-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Mon Jun  3 17:53:07 2024
-- Host        : ubuntu-MS-7D30 running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_sim_netlist.vhdl
-- Design      : vitis_design_noc_lpddr4_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \IOB_SINGLE[43].I_OBUF_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 21 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    pll_clktoxphy : in STD_LOGIC_VECTOR ( 0 to 0 );
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 36 downto 30 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[30].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[36].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[6].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[6].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[0].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[0].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[10].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[10].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[14].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[14].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[16].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[16].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[17].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[17].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[20].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[20].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[21].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[21].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[22].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[22].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[23].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[23].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[2].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[2].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[3].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[3].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[43].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[43].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[4].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[4].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[5].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[5].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[8].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[8].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[9].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[9].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE_0[24].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[42].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[38].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[44].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[39].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[45].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[40].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[46].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[41].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[47].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[18].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(18),
      O => \IOB_SINGLE[43].I_OBUF_0\(13),
      OB => \IOB_SINGLE[43].I_OBUF_0\(14)
    );
\IOB_DIFF_EVEN_0[30].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(30),
      I => O0(31),
      IBUFDISABLE => '1',
      IO => IOB(5),
      IOB => IOB(6),
      O => DATAIN(30),
      T => T_OUT(31)
    );
\IOB_DIFF_EVEN_0[36].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(36),
      I => O0(37),
      IBUFDISABLE => '1',
      IO => IOB(11),
      IOB => IOB(12),
      O => DATAIN(36),
      T => T_OUT(37)
    );
\IOB_DIFF_EVEN_0[6].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(6),
      O => \IOB_SINGLE[43].I_OBUF_0\(5),
      OB => \IOB_SINGLE[43].I_OBUF_0\(6)
    );
\IOB_SINGLE[0].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(0),
      O => \IOB_SINGLE[43].I_OBUF_0\(0)
    );
\IOB_SINGLE[10].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      O => \IOB_SINGLE[43].I_OBUF_0\(9)
    );
\IOB_SINGLE[14].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(14),
      O => \IOB_SINGLE[43].I_OBUF_0\(10)
    );
\IOB_SINGLE[16].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      O => \IOB_SINGLE[43].I_OBUF_0\(11)
    );
\IOB_SINGLE[17].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      O => \IOB_SINGLE[43].I_OBUF_0\(12)
    );
\IOB_SINGLE[20].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      O => \IOB_SINGLE[43].I_OBUF_0\(15)
    );
\IOB_SINGLE[21].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      O => \IOB_SINGLE[43].I_OBUF_0\(16)
    );
\IOB_SINGLE[22].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      O => \IOB_SINGLE[43].I_OBUF_0\(17)
    );
\IOB_SINGLE[23].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      O => \IOB_SINGLE[43].I_OBUF_0\(18)
    );
\IOB_SINGLE[2].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      O => \IOB_SINGLE[43].I_OBUF_0\(1)
    );
\IOB_SINGLE[3].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      O => \IOB_SINGLE[43].I_OBUF_0\(2)
    );
\IOB_SINGLE[43].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(43),
      O => \IOB_SINGLE[43].I_OBUF_0\(19)
    );
\IOB_SINGLE[4].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      O => \IOB_SINGLE[43].I_OBUF_0\(3)
    );
\IOB_SINGLE[5].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      O => \IOB_SINGLE[43].I_OBUF_0\(4)
    );
\IOB_SINGLE[8].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      O => \IOB_SINGLE[43].I_OBUF_0\(7)
    );
\IOB_SINGLE[9].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      O => \IOB_SINGLE[43].I_OBUF_0\(8)
    );
\IOB_SINGLE_0[24].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(24),
      IO => IOB(0),
      O => DATAIN(24),
      T => T_OUT(24)
    );
\IOB_SINGLE_0[42].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(42),
      IO => IOB(17),
      O => DATAIN(42),
      T => T_OUT(42)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(1),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(7),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[38].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      IO => IOB(13),
      O => DATAIN(38),
      T => T_OUT(38)
    );
\IOB_SINGLE_2[44].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      IO => IOB(18),
      O => DATAIN(44),
      T => T_OUT(44)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(2),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(8),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[39].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      IO => IOB(14),
      O => DATAIN(39),
      T => T_OUT(39)
    );
\IOB_SINGLE_3[45].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      IO => IOB(19),
      O => DATAIN(45),
      T => T_OUT(45)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(3),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(9),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[40].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      IO => IOB(15),
      O => DATAIN(40),
      T => T_OUT(40)
    );
\IOB_SINGLE_4[46].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      IO => IOB(20),
      O => DATAIN(46),
      T => T_OUT(46)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(4),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(10),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[41].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      IO => IOB(16),
      O => DATAIN(41),
      T => T_OUT(41)
    );
\IOB_SINGLE_5[47].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(47),
      IO => IOB(21),
      O => DATAIN(47),
      T => T_OUT(47)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 2) => O0(5 downto 2),
      O0(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "EXTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(5),
      O0(4 downto 2) => O0(10 downto 8),
      O0(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(6),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "EXTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "EXTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 4) => O0(17 downto 16),
      O0(3) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(3),
      O0(2) => O0(14),
      O0(1 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(1 downto 0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 2) => O0(23 downto 20),
      O0(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(18),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 2) => O0(29 downto 26),
      O0(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(24),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(29 downto 26),
      T_OUT(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(24)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(30),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 1) => O0(35 downto 31),
      O0(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(35 downto 31),
      T_OUT(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 2) => DATAIN(41 downto 38),
      DATAIN(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(36),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(36),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 1) => O0(41 downto 37),
      O0(0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(41 downto 37),
      T_OUT(0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 2) => DATAIN(47 downto 44),
      DATAIN(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(42),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5 downto 0) => O0(47 downto 42),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(47 downto 44),
      T_OUT(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0\ is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 43 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0\ : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0\;

architecture STRUCTURE of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0\ is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[0].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[30].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[42].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[12].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[24].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[36].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[6].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[14].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[20].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[2].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[38].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[44].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[8].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[15].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[21].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[39].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[3].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[45].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[9].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[10].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[16].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[22].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[40].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[46].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[4].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[11].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[17].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[23].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[41].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[47].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[5].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[0].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(0),
      I => O0(1),
      IBUFDISABLE => '1',
      IO => IOB(0),
      IOB => IOB(1),
      O => DATAIN(0),
      T => T_OUT(1)
    );
\IOB_DIFF_EVEN_0[18].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(18),
      I => O0(19),
      IBUFDISABLE => '1',
      IO => IOB(16),
      IOB => IOB(17),
      O => DATAIN(18),
      T => T_OUT(19)
    );
\IOB_DIFF_EVEN_0[30].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(30),
      I => O0(31),
      IBUFDISABLE => '1',
      IO => IOB(27),
      IOB => IOB(28),
      O => DATAIN(30),
      T => T_OUT(31)
    );
\IOB_DIFF_EVEN_0[42].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(42),
      I => O0(43),
      IBUFDISABLE => '1',
      IO => IOB(38),
      IOB => IOB(39),
      O => DATAIN(42),
      T => T_OUT(43)
    );
\IOB_SINGLE_0[12].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(12),
      IO => IOB(11),
      O => DATAIN(12),
      T => T_OUT(12)
    );
\IOB_SINGLE_0[24].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(24),
      IO => IOB(22),
      O => DATAIN(24),
      T => T_OUT(24)
    );
\IOB_SINGLE_0[36].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(36),
      IO => IOB(33),
      O => DATAIN(36),
      T => T_OUT(36)
    );
\IOB_SINGLE_0[6].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(6),
      IO => IOB(6),
      O => DATAIN(6),
      T => T_OUT(6)
    );
\IOB_SINGLE_2[14].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(14),
      IO => IOB(12),
      O => DATAIN(14),
      T => T_OUT(14)
    );
\IOB_SINGLE_2[20].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      IO => IOB(18),
      O => DATAIN(20),
      T => T_OUT(20)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(23),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[2].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      IO => IOB(2),
      O => DATAIN(2),
      T => T_OUT(2)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(29),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[38].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      IO => IOB(34),
      O => DATAIN(38),
      T => T_OUT(38)
    );
\IOB_SINGLE_2[44].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      IO => IOB(40),
      O => DATAIN(44),
      T => T_OUT(44)
    );
\IOB_SINGLE_2[8].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      IO => IOB(7),
      O => DATAIN(8),
      T => T_OUT(8)
    );
\IOB_SINGLE_3[15].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(15),
      IO => IOB(13),
      O => DATAIN(15),
      T => T_OUT(15)
    );
\IOB_SINGLE_3[21].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      IO => IOB(19),
      O => DATAIN(21),
      T => T_OUT(21)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(24),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(30),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[39].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      IO => IOB(35),
      O => DATAIN(39),
      T => T_OUT(39)
    );
\IOB_SINGLE_3[3].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      IO => IOB(3),
      O => DATAIN(3),
      T => T_OUT(3)
    );
\IOB_SINGLE_3[45].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      IO => IOB(41),
      O => DATAIN(45),
      T => T_OUT(45)
    );
\IOB_SINGLE_3[9].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      IO => IOB(8),
      O => DATAIN(9),
      T => T_OUT(9)
    );
\IOB_SINGLE_4[10].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      IO => IOB(9),
      O => DATAIN(10),
      T => T_OUT(10)
    );
\IOB_SINGLE_4[16].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      IO => IOB(14),
      O => DATAIN(16),
      T => T_OUT(16)
    );
\IOB_SINGLE_4[22].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      IO => IOB(20),
      O => DATAIN(22),
      T => T_OUT(22)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(25),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(31),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[40].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      IO => IOB(36),
      O => DATAIN(40),
      T => T_OUT(40)
    );
\IOB_SINGLE_4[46].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      IO => IOB(42),
      O => DATAIN(46),
      T => T_OUT(46)
    );
\IOB_SINGLE_4[4].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      IO => IOB(4),
      O => DATAIN(4),
      T => T_OUT(4)
    );
\IOB_SINGLE_5[11].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(11),
      IO => IOB(10),
      O => DATAIN(11),
      T => T_OUT(11)
    );
\IOB_SINGLE_5[17].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      IO => IOB(15),
      O => DATAIN(17),
      T => T_OUT(17)
    );
\IOB_SINGLE_5[23].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      IO => IOB(21),
      O => DATAIN(23),
      T => T_OUT(23)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(26),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(32),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[41].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      IO => IOB(37),
      O => DATAIN(41),
      T => T_OUT(41)
    );
\IOB_SINGLE_5[47].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(47),
      IO => IOB(43),
      O => DATAIN(47),
      T => T_OUT(47)
    );
\IOB_SINGLE_5[5].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      IO => IOB(5),
      O => DATAIN(5),
      T => T_OUT(5)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 2) => DATAIN(5 downto 2),
      DATAIN(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 1) => O0(5 downto 1),
      O0(0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(5 downto 1),
      T_OUT(0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 2) => DATAIN(11 downto 8),
      DATAIN(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(6),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5 downto 2) => O0(11 downto 8),
      O0(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(6),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(11 downto 8),
      T_OUT(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(6)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 2) => DATAIN(17 downto 14),
      DATAIN(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(12),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 2) => O0(17 downto 14),
      O0(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(12),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(17 downto 14),
      T_OUT(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(12)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 2) => DATAIN(23 downto 20),
      DATAIN(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(18),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(18),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 1) => O0(23 downto 19),
      O0(0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(23 downto 19),
      T_OUT(0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 2) => O0(29 downto 26),
      O0(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(24),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(29 downto 26),
      T_OUT(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(24)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(30),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 1) => O0(35 downto 31),
      O0(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(35 downto 31),
      T_OUT(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 2) => DATAIN(41 downto 38),
      DATAIN(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(36),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 2) => O0(41 downto 38),
      O0(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(36),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(41 downto 38),
      T_OUT(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(36)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 2) => DATAIN(47 downto 44),
      DATAIN(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(42),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(42),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5 downto 1) => O0(47 downto 43),
      O0(0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(47 downto 43),
      T_OUT(0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__xdcDup__1\ is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 43 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__xdcDup__1\ : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__xdcDup__1\;

architecture STRUCTURE of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__xdcDup__1\ is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[0].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[30].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[42].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[12].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[24].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[36].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[6].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[14].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[20].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[2].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[38].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[44].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[8].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[15].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[21].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[39].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[3].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[45].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[9].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[10].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[16].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[22].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[40].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[46].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[4].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[11].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[17].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[23].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[41].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[47].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[5].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[0].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(0),
      I => O0(1),
      IBUFDISABLE => '1',
      IO => IOB(0),
      IOB => IOB(1),
      O => DATAIN(0),
      T => T_OUT(1)
    );
\IOB_DIFF_EVEN_0[18].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(18),
      I => O0(19),
      IBUFDISABLE => '1',
      IO => IOB(16),
      IOB => IOB(17),
      O => DATAIN(18),
      T => T_OUT(19)
    );
\IOB_DIFF_EVEN_0[30].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(30),
      I => O0(31),
      IBUFDISABLE => '1',
      IO => IOB(27),
      IOB => IOB(28),
      O => DATAIN(30),
      T => T_OUT(31)
    );
\IOB_DIFF_EVEN_0[42].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(42),
      I => O0(43),
      IBUFDISABLE => '1',
      IO => IOB(38),
      IOB => IOB(39),
      O => DATAIN(42),
      T => T_OUT(43)
    );
\IOB_SINGLE_0[12].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(12),
      IO => IOB(11),
      O => DATAIN(12),
      T => T_OUT(12)
    );
\IOB_SINGLE_0[24].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(24),
      IO => IOB(22),
      O => DATAIN(24),
      T => T_OUT(24)
    );
\IOB_SINGLE_0[36].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(36),
      IO => IOB(33),
      O => DATAIN(36),
      T => T_OUT(36)
    );
\IOB_SINGLE_0[6].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(6),
      IO => IOB(6),
      O => DATAIN(6),
      T => T_OUT(6)
    );
\IOB_SINGLE_2[14].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(14),
      IO => IOB(12),
      O => DATAIN(14),
      T => T_OUT(14)
    );
\IOB_SINGLE_2[20].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      IO => IOB(18),
      O => DATAIN(20),
      T => T_OUT(20)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(23),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[2].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      IO => IOB(2),
      O => DATAIN(2),
      T => T_OUT(2)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(29),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[38].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      IO => IOB(34),
      O => DATAIN(38),
      T => T_OUT(38)
    );
\IOB_SINGLE_2[44].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      IO => IOB(40),
      O => DATAIN(44),
      T => T_OUT(44)
    );
\IOB_SINGLE_2[8].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      IO => IOB(7),
      O => DATAIN(8),
      T => T_OUT(8)
    );
\IOB_SINGLE_3[15].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(15),
      IO => IOB(13),
      O => DATAIN(15),
      T => T_OUT(15)
    );
\IOB_SINGLE_3[21].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      IO => IOB(19),
      O => DATAIN(21),
      T => T_OUT(21)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(24),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(30),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[39].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      IO => IOB(35),
      O => DATAIN(39),
      T => T_OUT(39)
    );
\IOB_SINGLE_3[3].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      IO => IOB(3),
      O => DATAIN(3),
      T => T_OUT(3)
    );
\IOB_SINGLE_3[45].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      IO => IOB(41),
      O => DATAIN(45),
      T => T_OUT(45)
    );
\IOB_SINGLE_3[9].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      IO => IOB(8),
      O => DATAIN(9),
      T => T_OUT(9)
    );
\IOB_SINGLE_4[10].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      IO => IOB(9),
      O => DATAIN(10),
      T => T_OUT(10)
    );
\IOB_SINGLE_4[16].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      IO => IOB(14),
      O => DATAIN(16),
      T => T_OUT(16)
    );
\IOB_SINGLE_4[22].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      IO => IOB(20),
      O => DATAIN(22),
      T => T_OUT(22)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(25),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(31),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[40].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      IO => IOB(36),
      O => DATAIN(40),
      T => T_OUT(40)
    );
\IOB_SINGLE_4[46].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      IO => IOB(42),
      O => DATAIN(46),
      T => T_OUT(46)
    );
\IOB_SINGLE_4[4].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      IO => IOB(4),
      O => DATAIN(4),
      T => T_OUT(4)
    );
\IOB_SINGLE_5[11].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(11),
      IO => IOB(10),
      O => DATAIN(11),
      T => T_OUT(11)
    );
\IOB_SINGLE_5[17].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      IO => IOB(15),
      O => DATAIN(17),
      T => T_OUT(17)
    );
\IOB_SINGLE_5[23].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      IO => IOB(21),
      O => DATAIN(23),
      T => T_OUT(23)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(26),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(32),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[41].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      IO => IOB(37),
      O => DATAIN(41),
      T => T_OUT(41)
    );
\IOB_SINGLE_5[47].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(47),
      IO => IOB(43),
      O => DATAIN(47),
      T => T_OUT(47)
    );
\IOB_SINGLE_5[5].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      IO => IOB(5),
      O => DATAIN(5),
      T => T_OUT(5)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 2) => DATAIN(5 downto 2),
      DATAIN(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 1) => O0(5 downto 1),
      O0(0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(5 downto 1),
      T_OUT(0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 2) => DATAIN(11 downto 8),
      DATAIN(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(6),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5 downto 2) => O0(11 downto 8),
      O0(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(6),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(11 downto 8),
      T_OUT(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(6)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 2) => DATAIN(17 downto 14),
      DATAIN(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(12),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 2) => O0(17 downto 14),
      O0(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(12),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(17 downto 14),
      T_OUT(1) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(12)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 2) => DATAIN(23 downto 20),
      DATAIN(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(18),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(18),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 1) => O0(23 downto 19),
      O0(0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(23 downto 19),
      T_OUT(0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 2) => O0(29 downto 26),
      O0(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(24),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(29 downto 26),
      T_OUT(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(24)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(30),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 1) => O0(35 downto 31),
      O0(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(35 downto 31),
      T_OUT(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 2) => DATAIN(41 downto 38),
      DATAIN(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(36),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 2) => O0(41 downto 38),
      O0(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(36),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(41 downto 38),
      T_OUT(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(36)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 2) => DATAIN(47 downto 44),
      DATAIN(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(42),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(42),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5 downto 1) => O0(47 downto 43),
      O0(0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => \out\,
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(47 downto 43),
      T_OUT(0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1\ is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \IOB_SINGLE[46].I_OBUF_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 21 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    pll_clktoxphy : in STD_LOGIC_VECTOR ( 0 to 0 );
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1\ : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1\;

architecture STRUCTURE of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1\ is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 24 downto 6 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[24].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[42].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[42].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[6].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE[13].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[13].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[16].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[16].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[17].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[17].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[20].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[20].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[21].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[21].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[22].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[22].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[23].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[23].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[31].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[31].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[36].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[36].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[38].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[38].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[39].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[39].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[40].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[40].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[41].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[41].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[44].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[44].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[45].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[45].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[46].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[46].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE_0[0].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[30].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[2].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[8].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[3].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[9].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[10].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[4].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[11].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[5].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[18].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(18),
      O => \IOB_SINGLE[46].I_OBUF_0\(3),
      OB => \IOB_SINGLE[46].I_OBUF_0\(4)
    );
\IOB_DIFF_EVEN_0[24].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(24),
      I => O0(25),
      IBUFDISABLE => '1',
      IO => IOB(11),
      IOB => IOB(12),
      O => DATAIN(24),
      T => T_OUT(25)
    );
\IOB_DIFF_EVEN_0[42].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(42),
      O => \IOB_SINGLE[46].I_OBUF_0\(15),
      OB => \IOB_SINGLE[46].I_OBUF_0\(16)
    );
\IOB_DIFF_EVEN_0[6].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(6),
      I => O0(7),
      IBUFDISABLE => '1',
      IO => IOB(5),
      IOB => IOB(6),
      O => DATAIN(6),
      T => T_OUT(7)
    );
\IOB_SINGLE[13].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(13),
      O => \IOB_SINGLE[46].I_OBUF_0\(0)
    );
\IOB_SINGLE[16].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      O => \IOB_SINGLE[46].I_OBUF_0\(1)
    );
\IOB_SINGLE[17].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      O => \IOB_SINGLE[46].I_OBUF_0\(2)
    );
\IOB_SINGLE[20].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      O => \IOB_SINGLE[46].I_OBUF_0\(5)
    );
\IOB_SINGLE[21].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      O => \IOB_SINGLE[46].I_OBUF_0\(6)
    );
\IOB_SINGLE[22].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      O => \IOB_SINGLE[46].I_OBUF_0\(7)
    );
\IOB_SINGLE[23].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      O => \IOB_SINGLE[46].I_OBUF_0\(8)
    );
\IOB_SINGLE[31].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(31),
      O => \IOB_SINGLE[46].I_OBUF_0\(9)
    );
\IOB_SINGLE[36].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(36),
      O => \IOB_SINGLE[46].I_OBUF_0\(10)
    );
\IOB_SINGLE[38].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      O => \IOB_SINGLE[46].I_OBUF_0\(11)
    );
\IOB_SINGLE[39].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      O => \IOB_SINGLE[46].I_OBUF_0\(12)
    );
\IOB_SINGLE[40].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      O => \IOB_SINGLE[46].I_OBUF_0\(13)
    );
\IOB_SINGLE[41].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      O => \IOB_SINGLE[46].I_OBUF_0\(14)
    );
\IOB_SINGLE[44].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      O => \IOB_SINGLE[46].I_OBUF_0\(17)
    );
\IOB_SINGLE[45].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      O => \IOB_SINGLE[46].I_OBUF_0\(18)
    );
\IOB_SINGLE[46].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      O => \IOB_SINGLE[46].I_OBUF_0\(19)
    );
\IOB_SINGLE_0[0].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(0),
      IO => IOB(0),
      O => DATAIN(0),
      T => T_OUT(0)
    );
\IOB_SINGLE_0[30].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(30),
      IO => IOB(17),
      O => DATAIN(30),
      T => T_OUT(30)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(13),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[2].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      IO => IOB(1),
      O => DATAIN(2),
      T => T_OUT(2)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(18),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[8].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      IO => IOB(7),
      O => DATAIN(8),
      T => T_OUT(8)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(14),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(19),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[3].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      IO => IOB(2),
      O => DATAIN(3),
      T => T_OUT(3)
    );
\IOB_SINGLE_3[9].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      IO => IOB(8),
      O => DATAIN(9),
      T => T_OUT(9)
    );
\IOB_SINGLE_4[10].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      IO => IOB(9),
      O => DATAIN(10),
      T => T_OUT(10)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(15),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(20),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[4].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      IO => IOB(3),
      O => DATAIN(4),
      T => T_OUT(4)
    );
\IOB_SINGLE_5[11].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(11),
      IO => IOB(10),
      O => DATAIN(11),
      T => T_OUT(11)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(16),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(21),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[5].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      IO => IOB(4),
      O => DATAIN(5),
      T => T_OUT(5)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 2) => DATAIN(5 downto 2),
      DATAIN(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 2) => O0(5 downto 2),
      O0(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(5 downto 2),
      T_OUT(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 2) => DATAIN(11 downto 8),
      DATAIN(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(6),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(6),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5 downto 1) => O0(11 downto 7),
      O0(0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(11 downto 7),
      T_OUT(0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "EXTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "EXTERNAL",
      ODT_SRC_3 => "EXTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 4) => O0(17 downto 16),
      O0(3 downto 2) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(3 downto 2),
      O0(1) => O0(13),
      O0(0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 2) => O0(23 downto 20),
      O0(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(18),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(24),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 1) => O0(29 downto 25),
      O0(0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(29 downto 25),
      T_OUT(0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 0) => O0(35 downto 30),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(35 downto 32),
      T_OUT(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(30)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '0',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 2) => O0(41 downto 38),
      O0(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(36),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "EXTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(5),
      O0(4 downto 2) => O0(46 downto 44),
      O0(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(42),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__xdcDup__1\ is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \IOB_SINGLE[46].I_OBUF_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 21 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    pll_clktoxphy : in STD_LOGIC_VECTOR ( 0 to 0 );
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__xdcDup__1\ : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__xdcDup__1\;

architecture STRUCTURE of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__xdcDup__1\ is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 24 downto 6 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[24].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[42].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[42].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[6].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE[13].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[13].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[16].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[16].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[17].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[17].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[20].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[20].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[21].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[21].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[22].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[22].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[23].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[23].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[31].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[31].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[36].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[36].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[38].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[38].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[39].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[39].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[40].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[40].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[41].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[41].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[44].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[44].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[45].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[45].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[46].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[46].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE_0[0].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[30].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[2].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[8].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[3].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[9].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[10].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[4].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[11].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[5].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[18].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(18),
      O => \IOB_SINGLE[46].I_OBUF_0\(3),
      OB => \IOB_SINGLE[46].I_OBUF_0\(4)
    );
\IOB_DIFF_EVEN_0[24].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(24),
      I => O0(25),
      IBUFDISABLE => '1',
      IO => IOB(11),
      IOB => IOB(12),
      O => DATAIN(24),
      T => T_OUT(25)
    );
\IOB_DIFF_EVEN_0[42].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(42),
      O => \IOB_SINGLE[46].I_OBUF_0\(15),
      OB => \IOB_SINGLE[46].I_OBUF_0\(16)
    );
\IOB_DIFF_EVEN_0[6].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(6),
      I => O0(7),
      IBUFDISABLE => '1',
      IO => IOB(5),
      IOB => IOB(6),
      O => DATAIN(6),
      T => T_OUT(7)
    );
\IOB_SINGLE[13].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(13),
      O => \IOB_SINGLE[46].I_OBUF_0\(0)
    );
\IOB_SINGLE[16].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      O => \IOB_SINGLE[46].I_OBUF_0\(1)
    );
\IOB_SINGLE[17].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      O => \IOB_SINGLE[46].I_OBUF_0\(2)
    );
\IOB_SINGLE[20].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      O => \IOB_SINGLE[46].I_OBUF_0\(5)
    );
\IOB_SINGLE[21].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      O => \IOB_SINGLE[46].I_OBUF_0\(6)
    );
\IOB_SINGLE[22].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      O => \IOB_SINGLE[46].I_OBUF_0\(7)
    );
\IOB_SINGLE[23].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      O => \IOB_SINGLE[46].I_OBUF_0\(8)
    );
\IOB_SINGLE[31].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(31),
      O => \IOB_SINGLE[46].I_OBUF_0\(9)
    );
\IOB_SINGLE[36].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(36),
      O => \IOB_SINGLE[46].I_OBUF_0\(10)
    );
\IOB_SINGLE[38].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      O => \IOB_SINGLE[46].I_OBUF_0\(11)
    );
\IOB_SINGLE[39].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      O => \IOB_SINGLE[46].I_OBUF_0\(12)
    );
\IOB_SINGLE[40].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      O => \IOB_SINGLE[46].I_OBUF_0\(13)
    );
\IOB_SINGLE[41].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      O => \IOB_SINGLE[46].I_OBUF_0\(14)
    );
\IOB_SINGLE[44].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      O => \IOB_SINGLE[46].I_OBUF_0\(17)
    );
\IOB_SINGLE[45].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      O => \IOB_SINGLE[46].I_OBUF_0\(18)
    );
\IOB_SINGLE[46].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      O => \IOB_SINGLE[46].I_OBUF_0\(19)
    );
\IOB_SINGLE_0[0].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(0),
      IO => IOB(0),
      O => DATAIN(0),
      T => T_OUT(0)
    );
\IOB_SINGLE_0[30].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(30),
      IO => IOB(17),
      O => DATAIN(30),
      T => T_OUT(30)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(13),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[2].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      IO => IOB(1),
      O => DATAIN(2),
      T => T_OUT(2)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(18),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[8].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      IO => IOB(7),
      O => DATAIN(8),
      T => T_OUT(8)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(14),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(19),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[3].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      IO => IOB(2),
      O => DATAIN(3),
      T => T_OUT(3)
    );
\IOB_SINGLE_3[9].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      IO => IOB(8),
      O => DATAIN(9),
      T => T_OUT(9)
    );
\IOB_SINGLE_4[10].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      IO => IOB(9),
      O => DATAIN(10),
      T => T_OUT(10)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(15),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(20),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[4].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      IO => IOB(3),
      O => DATAIN(4),
      T => T_OUT(4)
    );
\IOB_SINGLE_5[11].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(11),
      IO => IOB(10),
      O => DATAIN(11),
      T => T_OUT(11)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(16),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(21),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[5].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      IO => IOB(4),
      O => DATAIN(5),
      T => T_OUT(5)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 2) => DATAIN(5 downto 2),
      DATAIN(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 2) => O0(5 downto 2),
      O0(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(5 downto 2),
      T_OUT(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 2) => DATAIN(11 downto 8),
      DATAIN(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(6),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(6),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5 downto 1) => O0(11 downto 7),
      O0(0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(11 downto 7),
      T_OUT(0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "EXTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "EXTERNAL",
      ODT_SRC_3 => "EXTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 4) => O0(17 downto 16),
      O0(3 downto 2) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(3 downto 2),
      O0(1) => O0(13),
      O0(0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 2) => O0(23 downto 20),
      O0(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(18),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(24),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 1) => O0(29 downto 25),
      O0(0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(29 downto 25),
      T_OUT(0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 0) => O0(35 downto 30),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(35 downto 32),
      T_OUT(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(30)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '0',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 2) => O0(41 downto 38),
      O0(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(36),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "EXTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(5),
      O0(4 downto 2) => O0(46 downto 44),
      O0(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(42),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__xdcDup__1\ is
  port (
    FIFO_EMPTY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_VALID : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_RD_DATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \IOB_SINGLE[43].I_OBUF_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    IOB : inout STD_LOGIC_VECTOR ( 21 downto 0 );
    CTRL_CLK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIFO_RDEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank1_xpll0_fifo_rd_clk : in STD_LOGIC;
    pll_clktoxphy : in STD_LOGIC_VECTOR ( 0 to 0 );
    RIU_NIBBLE_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_EN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RIU_WR_DATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    PHY_RDCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_RDEN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WRCS1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_WREN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    T : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    RIU_ADDR : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__xdcDup__1\ : entity is "advanced_io_wizard_phy_v1_0_bank_wrapper";
end \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__xdcDup__1\;

architecture STRUCTURE of \vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__xdcDup__1\ is
  signal CLK_TO_LOWER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal CLK_TO_UPPER : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal DATAIN : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal DYN_DCI : STD_LOGIC_VECTOR ( 36 downto 30 );
  signal NCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NIBBLE[0].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[0].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[1].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[2].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[3].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[4].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[5].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[6].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_10\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_106\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_107\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_108\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_109\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_114\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_115\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_116\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_117\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_122\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_123\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_124\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_125\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_130\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_131\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_132\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_133\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_138\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_139\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_140\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_141\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_146\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_147\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_148\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_149\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_158\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_285\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_286\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_287\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_288\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_289\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_290\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_291\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_292\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_293\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_294\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_295\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_296\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_309\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_310\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_311\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_312\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_313\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_314\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_315\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_321\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_322\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_323\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_324\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_329\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_330\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_331\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_332\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_337\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_338\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_339\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_340\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_345\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_346\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_347\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_348\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_353\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_354\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_355\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_356\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_361\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_362\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_363\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_364\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_4\ : STD_LOGIC;
  signal \NIBBLE[7].UNISIM.I_XPHY_n_6\ : STD_LOGIC;
  signal O0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal PCLK_NIBBLE_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal T_OUT : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[18].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[30].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[36].I_IOBUFDS\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_DIFF_EVEN_0[6].I_OBUFDS\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_DIFF_EVEN_0[6].I_OBUFDS\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[0].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[0].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[10].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[10].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[14].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[14].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[16].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[16].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[17].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[17].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[20].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[20].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[21].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[21].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[22].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[22].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[23].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[23].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[2].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[2].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[3].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[3].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[43].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[43].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[4].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[4].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[5].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[5].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[8].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[8].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE[9].I_OBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IOB_SINGLE[9].I_OBUF\ : label is "DONT_CARE";
  attribute BOX_TYPE of \IOB_SINGLE_0[24].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_0[42].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[26].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[32].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[38].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_2[44].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[27].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[33].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[39].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_3[45].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[28].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[34].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[40].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_4[46].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[29].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[35].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[41].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \IOB_SINGLE_5[47].I_IOBUF\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[0].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[1].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[2].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[3].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[4].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[5].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[6].UNISIM.I_XPHY\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \NIBBLE[7].UNISIM.I_XPHY\ : label is "PRIMITIVE";
begin
  \NIBBLE[0].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[0].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[1].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[2].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[3].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[4].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[5].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[6].UNISIM.I_XPHY_n_364\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_158\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_285\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_286\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_287\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_288\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_289\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_290\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_291\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_292\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_293\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_294\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_295\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_296\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_309\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_310\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_311\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_312\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_313\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_314\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_315\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_321\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_322\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_323\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_324\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_329\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_330\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_331\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_332\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_337\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_338\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_339\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_340\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_345\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_346\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_347\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_348\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_353\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_354\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_355\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_356\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_361\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_362\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_363\ <= 'Z';
  \NIBBLE[7].UNISIM.I_XPHY_n_364\ <= 'Z';
\IOB_DIFF_EVEN_0[18].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(18),
      O => \IOB_SINGLE[43].I_OBUF_0\(13),
      OB => \IOB_SINGLE[43].I_OBUF_0\(14)
    );
\IOB_DIFF_EVEN_0[30].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(30),
      I => O0(31),
      IBUFDISABLE => '1',
      IO => IOB(5),
      IOB => IOB(6),
      O => DATAIN(30),
      T => T_OUT(31)
    );
\IOB_DIFF_EVEN_0[36].I_IOBUFDS\: unisim.vcomponents.IOBUFDS_COMP
    generic map(
      IOSTANDARD => "DEFAULT",
      USE_IBUFDISABLE => "FALSE"
    )
        port map (
      DCITERMDISABLE => DYN_DCI(36),
      I => O0(37),
      IBUFDISABLE => '1',
      IO => IOB(11),
      IOB => IOB(12),
      O => DATAIN(36),
      T => T_OUT(37)
    );
\IOB_DIFF_EVEN_0[6].I_OBUFDS\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(6),
      O => \IOB_SINGLE[43].I_OBUF_0\(5),
      OB => \IOB_SINGLE[43].I_OBUF_0\(6)
    );
\IOB_SINGLE[0].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(0),
      O => \IOB_SINGLE[43].I_OBUF_0\(0)
    );
\IOB_SINGLE[10].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(10),
      O => \IOB_SINGLE[43].I_OBUF_0\(9)
    );
\IOB_SINGLE[14].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(14),
      O => \IOB_SINGLE[43].I_OBUF_0\(10)
    );
\IOB_SINGLE[16].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(16),
      O => \IOB_SINGLE[43].I_OBUF_0\(11)
    );
\IOB_SINGLE[17].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(17),
      O => \IOB_SINGLE[43].I_OBUF_0\(12)
    );
\IOB_SINGLE[20].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(20),
      O => \IOB_SINGLE[43].I_OBUF_0\(15)
    );
\IOB_SINGLE[21].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(21),
      O => \IOB_SINGLE[43].I_OBUF_0\(16)
    );
\IOB_SINGLE[22].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(22),
      O => \IOB_SINGLE[43].I_OBUF_0\(17)
    );
\IOB_SINGLE[23].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(23),
      O => \IOB_SINGLE[43].I_OBUF_0\(18)
    );
\IOB_SINGLE[2].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(2),
      O => \IOB_SINGLE[43].I_OBUF_0\(1)
    );
\IOB_SINGLE[3].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(3),
      O => \IOB_SINGLE[43].I_OBUF_0\(2)
    );
\IOB_SINGLE[43].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(43),
      O => \IOB_SINGLE[43].I_OBUF_0\(19)
    );
\IOB_SINGLE[4].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(4),
      O => \IOB_SINGLE[43].I_OBUF_0\(3)
    );
\IOB_SINGLE[5].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(5),
      O => \IOB_SINGLE[43].I_OBUF_0\(4)
    );
\IOB_SINGLE[8].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(8),
      O => \IOB_SINGLE[43].I_OBUF_0\(7)
    );
\IOB_SINGLE[9].I_OBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(9),
      O => \IOB_SINGLE[43].I_OBUF_0\(8)
    );
\IOB_SINGLE_0[24].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(24),
      IO => IOB(0),
      O => DATAIN(24),
      T => T_OUT(24)
    );
\IOB_SINGLE_0[42].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(42),
      IO => IOB(17),
      O => DATAIN(42),
      T => T_OUT(42)
    );
\IOB_SINGLE_2[26].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(26),
      IO => IOB(1),
      O => DATAIN(26),
      T => T_OUT(26)
    );
\IOB_SINGLE_2[32].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(32),
      IO => IOB(7),
      O => DATAIN(32),
      T => T_OUT(32)
    );
\IOB_SINGLE_2[38].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(38),
      IO => IOB(13),
      O => DATAIN(38),
      T => T_OUT(38)
    );
\IOB_SINGLE_2[44].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(44),
      IO => IOB(18),
      O => DATAIN(44),
      T => T_OUT(44)
    );
\IOB_SINGLE_3[27].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(27),
      IO => IOB(2),
      O => DATAIN(27),
      T => T_OUT(27)
    );
\IOB_SINGLE_3[33].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(33),
      IO => IOB(8),
      O => DATAIN(33),
      T => T_OUT(33)
    );
\IOB_SINGLE_3[39].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(39),
      IO => IOB(14),
      O => DATAIN(39),
      T => T_OUT(39)
    );
\IOB_SINGLE_3[45].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(45),
      IO => IOB(19),
      O => DATAIN(45),
      T => T_OUT(45)
    );
\IOB_SINGLE_4[28].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(28),
      IO => IOB(3),
      O => DATAIN(28),
      T => T_OUT(28)
    );
\IOB_SINGLE_4[34].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(34),
      IO => IOB(9),
      O => DATAIN(34),
      T => T_OUT(34)
    );
\IOB_SINGLE_4[40].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(40),
      IO => IOB(15),
      O => DATAIN(40),
      T => T_OUT(40)
    );
\IOB_SINGLE_4[46].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(46),
      IO => IOB(20),
      O => DATAIN(46),
      T => T_OUT(46)
    );
\IOB_SINGLE_5[29].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(29),
      IO => IOB(4),
      O => DATAIN(29),
      T => T_OUT(29)
    );
\IOB_SINGLE_5[35].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(35),
      IO => IOB(10),
      O => DATAIN(35),
      T => T_OUT(35)
    );
\IOB_SINGLE_5[41].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(41),
      IO => IOB(16),
      O => DATAIN(41),
      T => T_OUT(41)
    );
\IOB_SINGLE_5[47].I_IOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => O0(47),
      IO => IOB(21),
      O => DATAIN(47),
      T => T_OUT(47)
    );
\NIBBLE[0].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[0].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(2),
      CLK_TO_LOWER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[0].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(0),
      D0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(3 downto 0),
      D1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(7 downto 4),
      D2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(11 downto 8),
      D3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(15 downto 12),
      D4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(19 downto 16),
      D5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(23 downto 20),
      DATAIN(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(0),
      FIFO_RDEN => FIFO_RDEN(0),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[0].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(0),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(1),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(0),
      O0(5 downto 2) => O0(5 downto 2),
      O0(1) => \NLW_NIBBLE[0].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(1),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(0),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(1 downto 0),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(1 downto 0),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(1 downto 0),
      PHY_RDY => \NIBBLE[0].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(1 downto 0),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(1 downto 0),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(1 downto 0),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[0].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[0].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[0].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[0].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(3 downto 0),
      Q1(7) => \NIBBLE[0].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[0].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[0].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[0].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(7 downto 4),
      Q2(7) => \NIBBLE[0].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[0].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[0].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[0].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(11 downto 8),
      Q3(7) => \NIBBLE[0].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[0].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[0].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[0].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(15 downto 12),
      Q4(7) => \NIBBLE[0].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[0].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[0].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[0].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(19 downto 16),
      Q5(7) => \NIBBLE[0].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[0].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[0].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[0].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(23 downto 20),
      RIU_ADDR(7 downto 0) => RIU_ADDR(7 downto 0),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(0),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(15 downto 0),
      RIU_RD_VALID => RIU_RD_VALID(0),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(15 downto 0),
      RIU_WR_EN => RIU_WR_EN(0),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[0].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[0].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[0].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[0].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[0].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[0].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(5 downto 0),
      TX_EN_VTC(5) => \NIBBLE[0].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[0].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[0].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[0].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[0].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[0].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[0].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[1].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "EXTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[1].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(3),
      CLK_TO_LOWER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[1].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(1),
      D0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(27 downto 24),
      D1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(31 downto 28),
      D2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(35 downto 32),
      D3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(39 downto 36),
      D4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(43 downto 40),
      D5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(47 downto 44),
      DATAIN(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(1),
      FIFO_RDEN => FIFO_RDEN(1),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[1].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(1),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(0),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(1),
      O0(5) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(5),
      O0(4 downto 2) => O0(10 downto 8),
      O0(1) => \NLW_NIBBLE[1].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(6),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(0),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(1),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(3 downto 2),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(3 downto 2),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(3 downto 2),
      PHY_RDY => \NIBBLE[1].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(3 downto 2),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(3 downto 2),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(3 downto 2),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[1].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[1].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[1].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[1].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(27 downto 24),
      Q1(7) => \NIBBLE[1].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[1].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[1].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[1].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(31 downto 28),
      Q2(7) => \NIBBLE[1].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[1].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[1].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[1].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(35 downto 32),
      Q3(7) => \NIBBLE[1].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[1].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[1].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[1].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(39 downto 36),
      Q4(7) => \NIBBLE[1].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[1].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[1].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[1].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(43 downto 40),
      Q5(7) => \NIBBLE[1].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[1].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[1].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[1].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(47 downto 44),
      RIU_ADDR(7 downto 0) => RIU_ADDR(15 downto 8),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(1),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(31 downto 16),
      RIU_RD_VALID => RIU_RD_VALID(1),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(31 downto 16),
      RIU_WR_EN => RIU_WR_EN(1),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[1].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[1].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[1].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[1].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[1].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[1].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(11 downto 6),
      TX_EN_VTC(5) => \NIBBLE[1].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[1].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[1].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[1].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[1].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[1].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[1].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[2].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "EXTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "EXTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[2].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(4),
      CLK_TO_LOWER => CLK_TO_LOWER(2),
      CLK_TO_UPPER => CLK_TO_UPPER(2),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(2),
      D0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(51 downto 48),
      D1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(55 downto 52),
      D2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(59 downto 56),
      D3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(63 downto 60),
      D4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(67 downto 64),
      D5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(71 downto 68),
      DATAIN(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(2),
      FIFO_RDEN => FIFO_RDEN(2),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[2].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(2),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(3),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(2),
      O0(5 downto 4) => O0(17 downto 16),
      O0(3) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(3),
      O0(2) => O0(14),
      O0(1 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_O0_UNCONNECTED\(1 downto 0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(3),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(2),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(5 downto 4),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(5 downto 4),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(5 downto 4),
      PHY_RDY => \NIBBLE[2].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(5 downto 4),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(5 downto 4),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(5 downto 4),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[2].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[2].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[2].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[2].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(51 downto 48),
      Q1(7) => \NIBBLE[2].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[2].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[2].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[2].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(55 downto 52),
      Q2(7) => \NIBBLE[2].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[2].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[2].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[2].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(59 downto 56),
      Q3(7) => \NIBBLE[2].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[2].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[2].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[2].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(63 downto 60),
      Q4(7) => \NIBBLE[2].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[2].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[2].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[2].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(67 downto 64),
      Q5(7) => \NIBBLE[2].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[2].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[2].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[2].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(71 downto 68),
      RIU_ADDR(7 downto 0) => RIU_ADDR(23 downto 16),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(2),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(47 downto 32),
      RIU_RD_VALID => RIU_RD_VALID(2),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(47 downto 32),
      RIU_WR_EN => RIU_WR_EN(2),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[2].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[2].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[2].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[2].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[2].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[2].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(17 downto 12),
      TX_EN_VTC(5) => \NIBBLE[2].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[2].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[2].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[2].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[2].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[2].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[2].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[3].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "TRUE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "FALSE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_DATA_WIDTH => 4,
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "T",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "T",
      TBYTE_CTL_3 => "T",
      TBYTE_CTL_4 => "T",
      TBYTE_CTL_5 => "T",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "DISABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '0',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[3].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_LOWER(5),
      CLK_TO_LOWER => CLK_TO_LOWER(3),
      CLK_TO_UPPER => CLK_TO_UPPER(3),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(3),
      D0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(75 downto 72),
      D1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(79 downto 76),
      D2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(83 downto 80),
      D3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(87 downto 84),
      D4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(91 downto 88),
      D5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(95 downto 92),
      DATAIN(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(5 downto 0),
      DLY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(3),
      FIFO_RDEN => FIFO_RDEN(3),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[3].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(3),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(2),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(3),
      O0(5 downto 2) => O0(23 downto 20),
      O0(1) => \NLW_NIBBLE[3].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(18),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(2),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(3),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(7 downto 6),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(7 downto 6),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(7 downto 6),
      PHY_RDY => \NIBBLE[3].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(7 downto 6),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(7 downto 6),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(7 downto 6),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[3].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[3].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[3].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[3].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(75 downto 72),
      Q1(7) => \NIBBLE[3].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[3].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[3].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[3].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(79 downto 76),
      Q2(7) => \NIBBLE[3].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[3].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[3].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[3].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(83 downto 80),
      Q3(7) => \NIBBLE[3].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[3].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[3].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[3].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(87 downto 84),
      Q4(7) => \NIBBLE[3].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[3].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[3].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[3].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(91 downto 88),
      Q5(7) => \NIBBLE[3].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[3].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[3].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[3].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(95 downto 92),
      RIU_ADDR(7 downto 0) => RIU_ADDR(31 downto 24),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(3),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(63 downto 48),
      RIU_RD_VALID => RIU_RD_VALID(3),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(63 downto 48),
      RIU_WR_EN => RIU_WR_EN(3),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[3].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[3].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[3].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[3].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[3].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[3].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(23 downto 18),
      TX_EN_VTC(5) => \NIBBLE[3].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[3].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[3].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[3].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[3].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[3].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 0) => \NLW_NIBBLE[3].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(5 downto 0)
    );
\NIBBLE[4].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "EXTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[4].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(2),
      CLK_TO_LOWER => CLK_TO_LOWER(4),
      CLK_TO_UPPER => CLK_TO_UPPER(4),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(4),
      D0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(99 downto 96),
      D1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(103 downto 100),
      D2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(107 downto 104),
      D3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(111 downto 108),
      D4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(115 downto 112),
      D5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(119 downto 116),
      DATAIN(5 downto 2) => DATAIN(29 downto 26),
      DATAIN(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(24),
      DLY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(4),
      FIFO_RDEN => FIFO_RDEN(4),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[4].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(4),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(5),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(4),
      O0(5 downto 2) => O0(29 downto 26),
      O0(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_O0_UNCONNECTED\(1),
      O0(0) => O0(24),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(5),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(4),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(9 downto 8),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(9 downto 8),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(9 downto 8),
      PHY_RDY => \NIBBLE[4].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(9 downto 8),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(9 downto 8),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(9 downto 8),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[4].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[4].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[4].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[4].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(99 downto 96),
      Q1(7) => \NIBBLE[4].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[4].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[4].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[4].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(103 downto 100),
      Q2(7) => \NIBBLE[4].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[4].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[4].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[4].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(107 downto 104),
      Q3(7) => \NIBBLE[4].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[4].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[4].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[4].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(111 downto 108),
      Q4(7) => \NIBBLE[4].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[4].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[4].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[4].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(115 downto 112),
      Q5(7) => \NIBBLE[4].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[4].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[4].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[4].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(119 downto 116),
      RIU_ADDR(7 downto 0) => RIU_ADDR(39 downto 32),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(4),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(79 downto 64),
      RIU_RD_VALID => RIU_RD_VALID(4),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(79 downto 64),
      RIU_WR_EN => RIU_WR_EN(4),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[4].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[4].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[4].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[4].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[4].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[4].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[4].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(29 downto 24),
      TX_EN_VTC(5) => \NIBBLE[4].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[4].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[4].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[4].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[4].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[4].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(29 downto 26),
      T_OUT(1) => \NLW_NIBBLE[4].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(24)
    );
\NIBBLE[5].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[5].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(3),
      CLK_TO_LOWER => CLK_TO_LOWER(5),
      CLK_TO_UPPER => CLK_TO_UPPER(5),
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(5),
      D0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(123 downto 120),
      D1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(127 downto 124),
      D2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(131 downto 128),
      D3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(135 downto 132),
      D4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(139 downto 136),
      D5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(143 downto 140),
      DATAIN(5 downto 2) => DATAIN(35 downto 32),
      DATAIN(1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(30),
      DLY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[5].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(30),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(5),
      FIFO_RDEN => FIFO_RDEN(5),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[5].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(5),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(4),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(5),
      O0(5 downto 1) => O0(35 downto 31),
      O0(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(4),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(5),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(11 downto 10),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(11 downto 10),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(11 downto 10),
      PHY_RDY => \NIBBLE[5].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(11 downto 10),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(11 downto 10),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(11 downto 10),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[5].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[5].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[5].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[5].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(123 downto 120),
      Q1(7) => \NIBBLE[5].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[5].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[5].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[5].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(127 downto 124),
      Q2(7) => \NIBBLE[5].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[5].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[5].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[5].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(131 downto 128),
      Q3(7) => \NIBBLE[5].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[5].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[5].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[5].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(135 downto 132),
      Q4(7) => \NIBBLE[5].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[5].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[5].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[5].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(139 downto 136),
      Q5(7) => \NIBBLE[5].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[5].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[5].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[5].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(143 downto 140),
      RIU_ADDR(7 downto 0) => RIU_ADDR(47 downto 40),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(5),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(95 downto 80),
      RIU_RD_VALID => RIU_RD_VALID(5),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(95 downto 80),
      RIU_WR_EN => RIU_WR_EN(5),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[5].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[5].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[5].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[5].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[5].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[5].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(35 downto 30),
      TX_EN_VTC(5) => \NIBBLE[5].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[5].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[5].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[5].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[5].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[5].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(35 downto 31),
      T_OUT(0) => \NLW_NIBBLE[5].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[6].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "LOCAL",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "PHY_WREN",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '1',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[6].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(4),
      CLK_TO_LOWER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[6].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(6),
      D0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(147 downto 144),
      D1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(151 downto 148),
      D2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(155 downto 152),
      D3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(159 downto 156),
      D4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(163 downto 160),
      D5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(167 downto 164),
      DATAIN(5 downto 2) => DATAIN(41 downto 38),
      DATAIN(1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(36),
      DLY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 1) => \NLW_NIBBLE[6].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 1),
      DYN_DCI(0) => DYN_DCI(36),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(6),
      FIFO_RDEN => FIFO_RDEN(6),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[6].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(6),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(7),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(6),
      O0(5 downto 1) => O0(41 downto 37),
      O0(0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_O0_UNCONNECTED\(0),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(7),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(6),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(13 downto 12),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(13 downto 12),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(13 downto 12),
      PHY_RDY => \NIBBLE[6].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(13 downto 12),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(13 downto 12),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(13 downto 12),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[6].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[6].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[6].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[6].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(147 downto 144),
      Q1(7) => \NIBBLE[6].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[6].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[6].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[6].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(151 downto 148),
      Q2(7) => \NIBBLE[6].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[6].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[6].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[6].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(155 downto 152),
      Q3(7) => \NIBBLE[6].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[6].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[6].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[6].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(159 downto 156),
      Q4(7) => \NIBBLE[6].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[6].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[6].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[6].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(163 downto 160),
      Q5(7) => \NIBBLE[6].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[6].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[6].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[6].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(167 downto 164),
      RIU_ADDR(7 downto 0) => RIU_ADDR(55 downto 48),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(6),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(111 downto 96),
      RIU_RD_VALID => RIU_RD_VALID(6),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(111 downto 96),
      RIU_WR_EN => RIU_WR_EN(6),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[6].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[6].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[6].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[6].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[6].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[6].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(41 downto 36),
      TX_EN_VTC(5) => \NIBBLE[6].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[6].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[6].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[6].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[6].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[6].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 1) => T_OUT(41 downto 37),
      T_OUT(0) => \NLW_NIBBLE[6].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(0)
    );
\NIBBLE[7].UNISIM.I_XPHY\: unisim.vcomponents.XPHY
    generic map(
      CASCADE_0 => "FALSE",
      CASCADE_1 => "FALSE",
      CASCADE_2 => "FALSE",
      CASCADE_3 => "FALSE",
      CASCADE_4 => "FALSE",
      CASCADE_5 => "FALSE",
      CONTINUOUS_DQS => "FALSE",
      CRSE_DLY_EN => "FALSE",
      DELAY_VALUE_0 => 0,
      DELAY_VALUE_1 => 0,
      DELAY_VALUE_2 => 0,
      DELAY_VALUE_3 => 0,
      DELAY_VALUE_4 => 0,
      DELAY_VALUE_5 => 0,
      DIS_IDLY_VT_TRACK => "FALSE",
      DIS_ODLY_VT_TRACK => "FALSE",
      DIS_QDLY_VT_TRACK => "FALSE",
      DQS_MODE => "LPDDR4",
      DQS_SRC => "EXTERN",
      EN_CLK_TO_LOWER => "DISABLE",
      EN_CLK_TO_UPPER => "DISABLE",
      EN_DYN_DLY_MODE => "TRUE",
      EN_OTHER_NCLK => "TRUE",
      EN_OTHER_PCLK => "TRUE",
      FAST_CK => "FALSE",
      FIFO_MODE_0 => "ASYNC",
      FIFO_MODE_1 => "ASYNC",
      FIFO_MODE_2 => "ASYNC",
      FIFO_MODE_3 => "ASYNC",
      FIFO_MODE_4 => "ASYNC",
      FIFO_MODE_5 => "ASYNC",
      IBUF_DIS_SRC_0 => "EXTERNAL",
      IBUF_DIS_SRC_1 => "EXTERNAL",
      IBUF_DIS_SRC_2 => "EXTERNAL",
      IBUF_DIS_SRC_3 => "EXTERNAL",
      IBUF_DIS_SRC_4 => "EXTERNAL",
      IBUF_DIS_SRC_5 => "EXTERNAL",
      INV_RXCLK => "FALSE",
      LP4_DQS => "TRUE",
      ODELAY_BYPASS_0 => "FALSE",
      ODELAY_BYPASS_1 => "FALSE",
      ODELAY_BYPASS_2 => "FALSE",
      ODELAY_BYPASS_3 => "FALSE",
      ODELAY_BYPASS_4 => "FALSE",
      ODELAY_BYPASS_5 => "FALSE",
      ODT_SRC_0 => "INTERNAL",
      ODT_SRC_1 => "INTERNAL",
      ODT_SRC_2 => "INTERNAL",
      ODT_SRC_3 => "INTERNAL",
      ODT_SRC_4 => "INTERNAL",
      ODT_SRC_5 => "INTERNAL",
      PRIME_VAL => '1',
      REFCLK_FREQUENCY => 3906.000000,
      RX_CLK_PHASE_N => "SHIFT_90",
      RX_CLK_PHASE_P => "SHIFT_90",
      RX_DATA_WIDTH => 4,
      RX_GATING => "ENABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      TBYTE_CTL_0 => "PHY_WREN",
      TBYTE_CTL_1 => "T",
      TBYTE_CTL_2 => "PHY_WREN",
      TBYTE_CTL_3 => "PHY_WREN",
      TBYTE_CTL_4 => "PHY_WREN",
      TBYTE_CTL_5 => "PHY_WREN",
      TXRX_LOOPBACK_0 => "FALSE",
      TXRX_LOOPBACK_1 => "FALSE",
      TXRX_LOOPBACK_2 => "FALSE",
      TXRX_LOOPBACK_3 => "FALSE",
      TXRX_LOOPBACK_4 => "FALSE",
      TXRX_LOOPBACK_5 => "FALSE",
      TX_DATA_WIDTH => 4,
      TX_GATING => "ENABLE",
      TX_INIT_0 => '1',
      TX_INIT_1 => '0',
      TX_INIT_2 => '1',
      TX_INIT_3 => '1',
      TX_INIT_4 => '1',
      TX_INIT_5 => '1',
      TX_INIT_TRI => '1',
      TX_OUTPUT_PHASE_90_0 => "FALSE",
      TX_OUTPUT_PHASE_90_1 => "FALSE",
      TX_OUTPUT_PHASE_90_2 => "FALSE",
      TX_OUTPUT_PHASE_90_3 => "FALSE",
      TX_OUTPUT_PHASE_90_4 => "FALSE",
      TX_OUTPUT_PHASE_90_5 => "FALSE",
      TX_OUTPUT_PHASE_90_TRI => "FALSE",
      WRITE_LEVELING => "TRUE"
    )
        port map (
      BISC_START_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_IN_UNCONNECTED\,
      BISC_START_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_START_OUT_UNCONNECTED\,
      BISC_STOP_IN => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_IN_UNCONNECTED\,
      BISC_STOP_OUT => \NLW_NIBBLE[7].UNISIM.I_XPHY_BISC_STOP_OUT_UNCONNECTED\,
      CE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CE_UNCONNECTED\(5 downto 0),
      CLK_FROM_OTHER_XPHY => CLK_TO_UPPER(5),
      CLK_TO_LOWER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_LOWER_UNCONNECTED\,
      CLK_TO_UPPER => \NLW_NIBBLE[7].UNISIM.I_XPHY_CLK_TO_UPPER_UNCONNECTED\,
      CNTVALUEIN(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEIN_UNCONNECTED\(53 downto 0),
      CNTVALUEOUT(53 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_CNTVALUEOUT_UNCONNECTED\(53 downto 0),
      CTRL_CLK => CTRL_CLK(7),
      D0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_321\,
      D0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_322\,
      D0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_323\,
      D0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_324\,
      D0(3 downto 0) => D(171 downto 168),
      D1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_329\,
      D1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_330\,
      D1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_331\,
      D1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_332\,
      D1(3 downto 0) => D(175 downto 172),
      D2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_337\,
      D2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_338\,
      D2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_339\,
      D2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_340\,
      D2(3 downto 0) => D(179 downto 176),
      D3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_345\,
      D3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_346\,
      D3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_347\,
      D3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_348\,
      D3(3 downto 0) => D(183 downto 180),
      D4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_353\,
      D4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_354\,
      D4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_355\,
      D4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_356\,
      D4(3 downto 0) => D(187 downto 184),
      D5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_361\,
      D5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_362\,
      D5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_363\,
      D5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_364\,
      D5(3 downto 0) => D(191 downto 188),
      DATAIN(5 downto 2) => DATAIN(47 downto 44),
      DATAIN(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DATAIN_UNCONNECTED\(1),
      DATAIN(0) => DATAIN(42),
      DLY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_4\,
      DYN_DCI(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_DYN_DCI_UNCONNECTED\(5 downto 0),
      EN_VTC => \NIBBLE[7].UNISIM.I_XPHY_n_158\,
      FIFO_EMPTY => FIFO_EMPTY(7),
      FIFO_RDEN => FIFO_RDEN(7),
      FIFO_RD_CLK => bank1_xpll0_fifo_rd_clk,
      FIFO_WR_CLK => \NIBBLE[7].UNISIM.I_XPHY_n_6\,
      GT_STATUS => GT_STATUS(7),
      IBUF_DISABLE(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_IBUF_DISABLE_UNCONNECTED\(5 downto 0),
      INC(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_INC_UNCONNECTED\(5 downto 0),
      LD(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_LD_UNCONNECTED\(5 downto 0),
      NCLK_NIBBLE_IN => NCLK_NIBBLE_OUT(6),
      NCLK_NIBBLE_OUT => NCLK_NIBBLE_OUT(7),
      O0(5 downto 0) => O0(47 downto 42),
      PCLK_NIBBLE_IN => PCLK_NIBBLE_OUT(6),
      PCLK_NIBBLE_OUT => PCLK_NIBBLE_OUT(7),
      PHY_RDCS0(3 downto 2) => B"00",
      PHY_RDCS0(1 downto 0) => PHY_RDCS0(15 downto 14),
      PHY_RDCS1(3 downto 2) => B"00",
      PHY_RDCS1(1 downto 0) => PHY_RDCS1(15 downto 14),
      PHY_RDEN(3 downto 2) => B"00",
      PHY_RDEN(1 downto 0) => PHY_RDEN(15 downto 14),
      PHY_RDY => \NIBBLE[7].UNISIM.I_XPHY_n_10\,
      PHY_WRCS0(3 downto 2) => B"00",
      PHY_WRCS0(1 downto 0) => PHY_WRCS0(15 downto 14),
      PHY_WRCS1(3 downto 2) => B"00",
      PHY_WRCS1(1 downto 0) => PHY_WRCS1(15 downto 14),
      PHY_WREN(3 downto 2) => B"00",
      PHY_WREN(1 downto 0) => PHY_WREN(15 downto 14),
      PLL_CLK => pll_clktoxphy(0),
      Q0(7) => \NIBBLE[7].UNISIM.I_XPHY_n_106\,
      Q0(6) => \NIBBLE[7].UNISIM.I_XPHY_n_107\,
      Q0(5) => \NIBBLE[7].UNISIM.I_XPHY_n_108\,
      Q0(4) => \NIBBLE[7].UNISIM.I_XPHY_n_109\,
      Q0(3 downto 0) => Q(171 downto 168),
      Q1(7) => \NIBBLE[7].UNISIM.I_XPHY_n_114\,
      Q1(6) => \NIBBLE[7].UNISIM.I_XPHY_n_115\,
      Q1(5) => \NIBBLE[7].UNISIM.I_XPHY_n_116\,
      Q1(4) => \NIBBLE[7].UNISIM.I_XPHY_n_117\,
      Q1(3 downto 0) => Q(175 downto 172),
      Q2(7) => \NIBBLE[7].UNISIM.I_XPHY_n_122\,
      Q2(6) => \NIBBLE[7].UNISIM.I_XPHY_n_123\,
      Q2(5) => \NIBBLE[7].UNISIM.I_XPHY_n_124\,
      Q2(4) => \NIBBLE[7].UNISIM.I_XPHY_n_125\,
      Q2(3 downto 0) => Q(179 downto 176),
      Q3(7) => \NIBBLE[7].UNISIM.I_XPHY_n_130\,
      Q3(6) => \NIBBLE[7].UNISIM.I_XPHY_n_131\,
      Q3(5) => \NIBBLE[7].UNISIM.I_XPHY_n_132\,
      Q3(4) => \NIBBLE[7].UNISIM.I_XPHY_n_133\,
      Q3(3 downto 0) => Q(183 downto 180),
      Q4(7) => \NIBBLE[7].UNISIM.I_XPHY_n_138\,
      Q4(6) => \NIBBLE[7].UNISIM.I_XPHY_n_139\,
      Q4(5) => \NIBBLE[7].UNISIM.I_XPHY_n_140\,
      Q4(4) => \NIBBLE[7].UNISIM.I_XPHY_n_141\,
      Q4(3 downto 0) => Q(187 downto 184),
      Q5(7) => \NIBBLE[7].UNISIM.I_XPHY_n_146\,
      Q5(6) => \NIBBLE[7].UNISIM.I_XPHY_n_147\,
      Q5(5) => \NIBBLE[7].UNISIM.I_XPHY_n_148\,
      Q5(4) => \NIBBLE[7].UNISIM.I_XPHY_n_149\,
      Q5(3 downto 0) => Q(191 downto 188),
      RIU_ADDR(7 downto 0) => RIU_ADDR(63 downto 56),
      RIU_NIBBLE_SEL => RIU_NIBBLE_SEL(7),
      RIU_RD_DATA(15 downto 0) => RIU_RD_DATA(127 downto 112),
      RIU_RD_VALID => RIU_RD_VALID(7),
      RIU_WR_DATA(15 downto 0) => RIU_WR_DATA(127 downto 112),
      RIU_WR_EN => RIU_WR_EN(7),
      RST => '1',
      RXTX_SEL(5) => \NIBBLE[7].UNISIM.I_XPHY_n_285\,
      RXTX_SEL(4) => \NIBBLE[7].UNISIM.I_XPHY_n_286\,
      RXTX_SEL(3) => \NIBBLE[7].UNISIM.I_XPHY_n_287\,
      RXTX_SEL(2) => \NIBBLE[7].UNISIM.I_XPHY_n_288\,
      RXTX_SEL(1) => \NIBBLE[7].UNISIM.I_XPHY_n_289\,
      RXTX_SEL(0) => \NIBBLE[7].UNISIM.I_XPHY_n_290\,
      RX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_291\,
      RX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_292\,
      RX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_293\,
      RX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_294\,
      RX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_295\,
      RX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_296\,
      RX_RST(5 downto 0) => \NLW_NIBBLE[7].UNISIM.I_XPHY_RX_RST_UNCONNECTED\(5 downto 0),
      T(5 downto 0) => T(47 downto 42),
      TX_EN_VTC(5) => \NIBBLE[7].UNISIM.I_XPHY_n_309\,
      TX_EN_VTC(4) => \NIBBLE[7].UNISIM.I_XPHY_n_310\,
      TX_EN_VTC(3) => \NIBBLE[7].UNISIM.I_XPHY_n_311\,
      TX_EN_VTC(2) => \NIBBLE[7].UNISIM.I_XPHY_n_312\,
      TX_EN_VTC(1) => \NIBBLE[7].UNISIM.I_XPHY_n_313\,
      TX_EN_VTC(0) => \NIBBLE[7].UNISIM.I_XPHY_n_314\,
      TX_RST(5) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(4) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(3) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(2) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(1) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      TX_RST(0) => \NIBBLE[7].UNISIM.I_XPHY_n_315\,
      T_OUT(5 downto 2) => T_OUT(47 downto 44),
      T_OUT(1) => \NLW_NIBBLE[7].UNISIM.I_XPHY_T_OUT_UNCONNECTED\(1),
      T_OUT(0) => T_OUT(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy_wrapper is
  port (
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy_wrapper : entity is "bd_28ba_MC0_ddrc_0_phy_wrapper";
end vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy_wrapper;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy_wrapper is
  signal DMC2PHY_FIFO_RDEN : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC2PHY_RDCS0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_RDCS1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_RDEN : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_B : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT2 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_WRCS0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_WRCS1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC_D : STD_LOGIC_VECTOR ( 1291 downto 0 );
  signal DMC_FIFO_EMPTY : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC_GT_STATUS : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC_Q0 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q1 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q2 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q3 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q4 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q5 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal bank1_clkout0 : STD_LOGIC;
  signal bank1_xpll0_fifo_rd_clk : STD_LOGIC;
  signal bank1_xpll_clkoutphy_casc_out : STD_LOGIC;
  signal mc_clk_xpll : STD_LOGIC;
  signal pll_clk_xpll : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of pll_clk_xpll : signal is std.standard.true;
  signal pll_clktoxphy : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal riu2dmc_rd_data_0 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_rd_data_1 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_rd_data_2 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_valid_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2dmc_valid_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2dmc_valid_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_addr0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_addr1 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_addr2 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_nibble_sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_nibble_sel1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_nibble_sel2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_data0 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_data1 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_data2 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_en0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_en1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_en2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sys_clk_O : STD_LOGIC;
  signal u_ddrmc_main_n_249 : STD_LOGIC;
  signal u_ddrmc_main_n_357 : STD_LOGIC;
  signal NLW_u_ddrmc_main_DBG_PLL1_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC2PHY_CSSD_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC_CLK_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_CAL_CAL_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_CAL_CAL_DONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_UART_RX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLOCK_PERIODIC_CAL_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_UART_TX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_RST_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PENABLE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSELX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSLVERR_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWRITE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_NOC_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_NOC_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_PL_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_PS_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC2PHY_WR_DQ2_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 105 );
  signal NLW_u_ddrmc_main_DMC2PHY_WR_DQ3_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 105 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_PADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 25 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_PRDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PRDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_IN_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_xpll0_bank0_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUTPHY_CASC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank0_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank0_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank1_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank1_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank1_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank2_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUTPHY_CASC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank2_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank2_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of CH0_RST0_OBUF : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of CH0_RST0_OBUF : label is "DONT_CARE";
  attribute BOX_TYPE of CH1_RST_OBUF : label is "PRIMITIVE";
  attribute CAPACITANCE of CH1_RST_OBUF : label is "DONT_CARE";
  attribute BOX_TYPE of u_SYS_CLK_O : label is "PRIMITIVE";
  attribute CAPACITANCE of u_SYS_CLK_O : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of u_SYS_CLK_O : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of u_SYS_CLK_O : label is "AUTO";
  attribute BOX_TYPE of u_ddrmc_main : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_ddrmc_main : label is std.standard.true;
  attribute BOX_TYPE of u_ddrmc_riu : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_ddrmc_riu : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank0 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank0 : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank1 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank1 : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank2 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank2 : label is std.standard.true;
begin
  DMC_FIFO_EMPTY(17) <= 'Z';
  DMC_FIFO_EMPTY(26) <= 'Z';
  DMC_FIFO_EMPTY(8) <= 'Z';
  DMC_GT_STATUS(17) <= 'Z';
  DMC_GT_STATUS(26) <= 'Z';
  DMC_GT_STATUS(8) <= 'Z';
  DMC_Q0(104) <= 'Z';
  DMC_Q0(105) <= 'Z';
  DMC_Q0(106) <= 'Z';
  DMC_Q0(107) <= 'Z';
  DMC_Q0(32) <= 'Z';
  DMC_Q0(33) <= 'Z';
  DMC_Q0(34) <= 'Z';
  DMC_Q0(35) <= 'Z';
  DMC_Q0(68) <= 'Z';
  DMC_Q0(69) <= 'Z';
  DMC_Q0(70) <= 'Z';
  DMC_Q0(71) <= 'Z';
  DMC_Q1(104) <= 'Z';
  DMC_Q1(105) <= 'Z';
  DMC_Q1(106) <= 'Z';
  DMC_Q1(107) <= 'Z';
  DMC_Q1(32) <= 'Z';
  DMC_Q1(33) <= 'Z';
  DMC_Q1(34) <= 'Z';
  DMC_Q1(35) <= 'Z';
  DMC_Q1(68) <= 'Z';
  DMC_Q1(69) <= 'Z';
  DMC_Q1(70) <= 'Z';
  DMC_Q1(71) <= 'Z';
  DMC_Q2(104) <= 'Z';
  DMC_Q2(105) <= 'Z';
  DMC_Q2(106) <= 'Z';
  DMC_Q2(107) <= 'Z';
  DMC_Q2(32) <= 'Z';
  DMC_Q2(33) <= 'Z';
  DMC_Q2(34) <= 'Z';
  DMC_Q2(35) <= 'Z';
  DMC_Q2(68) <= 'Z';
  DMC_Q2(69) <= 'Z';
  DMC_Q2(70) <= 'Z';
  DMC_Q2(71) <= 'Z';
  DMC_Q3(104) <= 'Z';
  DMC_Q3(105) <= 'Z';
  DMC_Q3(106) <= 'Z';
  DMC_Q3(107) <= 'Z';
  DMC_Q3(32) <= 'Z';
  DMC_Q3(33) <= 'Z';
  DMC_Q3(34) <= 'Z';
  DMC_Q3(35) <= 'Z';
  DMC_Q3(68) <= 'Z';
  DMC_Q3(69) <= 'Z';
  DMC_Q3(70) <= 'Z';
  DMC_Q3(71) <= 'Z';
  DMC_Q4(104) <= 'Z';
  DMC_Q4(105) <= 'Z';
  DMC_Q4(106) <= 'Z';
  DMC_Q4(107) <= 'Z';
  DMC_Q4(32) <= 'Z';
  DMC_Q4(33) <= 'Z';
  DMC_Q4(34) <= 'Z';
  DMC_Q4(35) <= 'Z';
  DMC_Q4(68) <= 'Z';
  DMC_Q4(69) <= 'Z';
  DMC_Q4(70) <= 'Z';
  DMC_Q4(71) <= 'Z';
  DMC_Q5(104) <= 'Z';
  DMC_Q5(105) <= 'Z';
  DMC_Q5(106) <= 'Z';
  DMC_Q5(107) <= 'Z';
  DMC_Q5(32) <= 'Z';
  DMC_Q5(33) <= 'Z';
  DMC_Q5(34) <= 'Z';
  DMC_Q5(35) <= 'Z';
  DMC_Q5(68) <= 'Z';
  DMC_Q5(69) <= 'Z';
  DMC_Q5(70) <= 'Z';
  DMC_Q5(71) <= 'Z';
  riu2dmc_rd_data_0(128) <= 'Z';
  riu2dmc_rd_data_0(129) <= 'Z';
  riu2dmc_rd_data_0(130) <= 'Z';
  riu2dmc_rd_data_0(131) <= 'Z';
  riu2dmc_rd_data_0(132) <= 'Z';
  riu2dmc_rd_data_0(133) <= 'Z';
  riu2dmc_rd_data_0(134) <= 'Z';
  riu2dmc_rd_data_0(135) <= 'Z';
  riu2dmc_rd_data_0(136) <= 'Z';
  riu2dmc_rd_data_0(137) <= 'Z';
  riu2dmc_rd_data_0(138) <= 'Z';
  riu2dmc_rd_data_0(139) <= 'Z';
  riu2dmc_rd_data_0(140) <= 'Z';
  riu2dmc_rd_data_0(141) <= 'Z';
  riu2dmc_rd_data_0(142) <= 'Z';
  riu2dmc_rd_data_0(143) <= 'Z';
  riu2dmc_rd_data_1(128) <= 'Z';
  riu2dmc_rd_data_1(129) <= 'Z';
  riu2dmc_rd_data_1(130) <= 'Z';
  riu2dmc_rd_data_1(131) <= 'Z';
  riu2dmc_rd_data_1(132) <= 'Z';
  riu2dmc_rd_data_1(133) <= 'Z';
  riu2dmc_rd_data_1(134) <= 'Z';
  riu2dmc_rd_data_1(135) <= 'Z';
  riu2dmc_rd_data_1(136) <= 'Z';
  riu2dmc_rd_data_1(137) <= 'Z';
  riu2dmc_rd_data_1(138) <= 'Z';
  riu2dmc_rd_data_1(139) <= 'Z';
  riu2dmc_rd_data_1(140) <= 'Z';
  riu2dmc_rd_data_1(141) <= 'Z';
  riu2dmc_rd_data_1(142) <= 'Z';
  riu2dmc_rd_data_1(143) <= 'Z';
  riu2dmc_rd_data_2(128) <= 'Z';
  riu2dmc_rd_data_2(129) <= 'Z';
  riu2dmc_rd_data_2(130) <= 'Z';
  riu2dmc_rd_data_2(131) <= 'Z';
  riu2dmc_rd_data_2(132) <= 'Z';
  riu2dmc_rd_data_2(133) <= 'Z';
  riu2dmc_rd_data_2(134) <= 'Z';
  riu2dmc_rd_data_2(135) <= 'Z';
  riu2dmc_rd_data_2(136) <= 'Z';
  riu2dmc_rd_data_2(137) <= 'Z';
  riu2dmc_rd_data_2(138) <= 'Z';
  riu2dmc_rd_data_2(139) <= 'Z';
  riu2dmc_rd_data_2(140) <= 'Z';
  riu2dmc_rd_data_2(141) <= 'Z';
  riu2dmc_rd_data_2(142) <= 'Z';
  riu2dmc_rd_data_2(143) <= 'Z';
BANK_WRAPPER_INST0: entity work.\vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__xdcDup__1\
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk0(7 downto 0),
      D(191 downto 188) => DMC_D(379 downto 376),
      D(187 downto 184) => DMC_D(371 downto 368),
      D(183 downto 180) => DMC_D(363 downto 360),
      D(179 downto 176) => DMC_D(355 downto 352),
      D(175 downto 172) => DMC_D(347 downto 344),
      D(171 downto 168) => DMC_D(339 downto 336),
      D(167 downto 164) => DMC_D(331 downto 328),
      D(163 downto 160) => DMC_D(323 downto 320),
      D(159 downto 156) => DMC_D(315 downto 312),
      D(155 downto 152) => DMC_D(307 downto 304),
      D(151 downto 148) => DMC_D(299 downto 296),
      D(147 downto 144) => DMC_D(291 downto 288),
      D(143 downto 140) => DMC_D(283 downto 280),
      D(139 downto 136) => DMC_D(275 downto 272),
      D(135 downto 132) => DMC_D(267 downto 264),
      D(131 downto 128) => DMC_D(259 downto 256),
      D(127 downto 124) => DMC_D(251 downto 248),
      D(123 downto 120) => DMC_D(243 downto 240),
      D(119 downto 116) => DMC_D(235 downto 232),
      D(115 downto 112) => DMC_D(227 downto 224),
      D(111 downto 108) => DMC_D(219 downto 216),
      D(107 downto 104) => DMC_D(211 downto 208),
      D(103 downto 100) => DMC_D(203 downto 200),
      D(99 downto 96) => DMC_D(195 downto 192),
      D(95 downto 92) => DMC_D(187 downto 184),
      D(91 downto 88) => DMC_D(179 downto 176),
      D(87 downto 84) => DMC_D(171 downto 168),
      D(83 downto 80) => DMC_D(163 downto 160),
      D(79 downto 76) => DMC_D(155 downto 152),
      D(75 downto 72) => DMC_D(147 downto 144),
      D(71 downto 68) => DMC_D(139 downto 136),
      D(67 downto 64) => DMC_D(131 downto 128),
      D(63 downto 60) => DMC_D(123 downto 120),
      D(59 downto 56) => DMC_D(115 downto 112),
      D(55 downto 52) => DMC_D(107 downto 104),
      D(51 downto 48) => DMC_D(99 downto 96),
      D(47 downto 44) => DMC_D(91 downto 88),
      D(43 downto 40) => DMC_D(83 downto 80),
      D(39 downto 36) => DMC_D(75 downto 72),
      D(35 downto 32) => DMC_D(67 downto 64),
      D(31 downto 28) => DMC_D(59 downto 56),
      D(27 downto 24) => DMC_D(51 downto 48),
      D(23 downto 20) => DMC_D(43 downto 40),
      D(19 downto 16) => DMC_D(35 downto 32),
      D(15 downto 12) => DMC_D(27 downto 24),
      D(11 downto 8) => DMC_D(19 downto 16),
      D(7 downto 4) => DMC_D(11 downto 8),
      D(3 downto 0) => DMC_D(3 downto 0),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(7 downto 0),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(7 downto 0),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(7 downto 0),
      IOB(21 downto 20) => ch1_lpddr4_dq_a(3 downto 2),
      IOB(19) => ch1_lpddr4_dq_a(0),
      IOB(18) => ch1_lpddr4_dq_a(7),
      IOB(17) => ch1_lpddr4_dmi_a(0),
      IOB(16) => ch1_lpddr4_dq_a(1),
      IOB(15 downto 13) => ch1_lpddr4_dq_a(6 downto 4),
      IOB(12) => ch1_lpddr4_dqs_c_a(0),
      IOB(11) => ch1_lpddr4_dqs_t_a(0),
      IOB(10) => ch1_lpddr4_dq_b(1),
      IOB(9 downto 7) => ch1_lpddr4_dq_b(6 downto 4),
      IOB(6) => ch1_lpddr4_dqs_c_b(0),
      IOB(5) => ch1_lpddr4_dqs_t_b(0),
      IOB(4 downto 3) => ch1_lpddr4_dq_b(3 downto 2),
      IOB(2) => ch1_lpddr4_dq_b(7),
      IOB(1) => ch1_lpddr4_dq_b(0),
      IOB(0) => ch1_lpddr4_dmi_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(19) => ch1_lpddr4_cke_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(18 downto 17) => ch1_lpddr4_ca_a(5 downto 4),
      \IOB_SINGLE[46].I_OBUF_0\(16) => ch1_lpddr4_ck_c_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(15) => ch1_lpddr4_ck_t_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(14) => ch1_lpddr4_ca_a(2),
      \IOB_SINGLE[46].I_OBUF_0\(13) => ch1_lpddr4_ca_a(3),
      \IOB_SINGLE[46].I_OBUF_0\(12) => ch1_lpddr4_ca_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(11) => ch1_lpddr4_ca_a(1),
      \IOB_SINGLE[46].I_OBUF_0\(10) => ch1_lpddr4_cs_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(9) => ch1_lpddr4_cs_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(8 downto 7) => ch1_lpddr4_ca_b(1 downto 0),
      \IOB_SINGLE[46].I_OBUF_0\(6) => ch1_lpddr4_ca_b(3),
      \IOB_SINGLE[46].I_OBUF_0\(5) => ch1_lpddr4_ca_b(4),
      \IOB_SINGLE[46].I_OBUF_0\(4) => ch1_lpddr4_ck_c_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(3) => ch1_lpddr4_ck_t_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(2) => ch1_lpddr4_ca_b(2),
      \IOB_SINGLE[46].I_OBUF_0\(1) => ch1_lpddr4_ca_b(5),
      \IOB_SINGLE[46].I_OBUF_0\(0) => ch1_lpddr4_cke_b(0),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(15 downto 0),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(15 downto 0),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(15 downto 0),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(15 downto 0),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(15 downto 0),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(15 downto 0),
      Q(191 downto 188) => DMC_Q5(31 downto 28),
      Q(187 downto 184) => DMC_Q4(31 downto 28),
      Q(183 downto 180) => DMC_Q3(31 downto 28),
      Q(179 downto 176) => DMC_Q2(31 downto 28),
      Q(175 downto 172) => DMC_Q1(31 downto 28),
      Q(171 downto 168) => DMC_Q0(31 downto 28),
      Q(167 downto 164) => DMC_Q5(27 downto 24),
      Q(163 downto 160) => DMC_Q4(27 downto 24),
      Q(159 downto 156) => DMC_Q3(27 downto 24),
      Q(155 downto 152) => DMC_Q2(27 downto 24),
      Q(151 downto 148) => DMC_Q1(27 downto 24),
      Q(147 downto 144) => DMC_Q0(27 downto 24),
      Q(143 downto 140) => DMC_Q5(23 downto 20),
      Q(139 downto 136) => DMC_Q4(23 downto 20),
      Q(135 downto 132) => DMC_Q3(23 downto 20),
      Q(131 downto 128) => DMC_Q2(23 downto 20),
      Q(127 downto 124) => DMC_Q1(23 downto 20),
      Q(123 downto 120) => DMC_Q0(23 downto 20),
      Q(119 downto 116) => DMC_Q5(19 downto 16),
      Q(115 downto 112) => DMC_Q4(19 downto 16),
      Q(111 downto 108) => DMC_Q3(19 downto 16),
      Q(107 downto 104) => DMC_Q2(19 downto 16),
      Q(103 downto 100) => DMC_Q1(19 downto 16),
      Q(99 downto 96) => DMC_Q0(19 downto 16),
      Q(95 downto 92) => DMC_Q5(15 downto 12),
      Q(91 downto 88) => DMC_Q4(15 downto 12),
      Q(87 downto 84) => DMC_Q3(15 downto 12),
      Q(83 downto 80) => DMC_Q2(15 downto 12),
      Q(79 downto 76) => DMC_Q1(15 downto 12),
      Q(75 downto 72) => DMC_Q0(15 downto 12),
      Q(71 downto 68) => DMC_Q5(11 downto 8),
      Q(67 downto 64) => DMC_Q4(11 downto 8),
      Q(63 downto 60) => DMC_Q3(11 downto 8),
      Q(59 downto 56) => DMC_Q2(11 downto 8),
      Q(55 downto 52) => DMC_Q1(11 downto 8),
      Q(51 downto 48) => DMC_Q0(11 downto 8),
      Q(47 downto 44) => DMC_Q5(7 downto 4),
      Q(43 downto 40) => DMC_Q4(7 downto 4),
      Q(39 downto 36) => DMC_Q3(7 downto 4),
      Q(35 downto 32) => DMC_Q2(7 downto 4),
      Q(31 downto 28) => DMC_Q1(7 downto 4),
      Q(27 downto 24) => DMC_Q0(7 downto 4),
      Q(23 downto 20) => DMC_Q5(3 downto 0),
      Q(19 downto 16) => DMC_Q4(3 downto 0),
      Q(15 downto 12) => DMC_Q3(3 downto 0),
      Q(11 downto 8) => DMC_Q2(3 downto 0),
      Q(7 downto 4) => DMC_Q1(3 downto 0),
      Q(3 downto 0) => DMC_Q0(3 downto 0),
      RIU_ADDR(63 downto 0) => riu2xphy_addr0(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel0(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_0(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_0(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data0(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en0(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT0(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      pll_clktoxphy(0) => pll_clktoxphy(0)
    );
BANK_WRAPPER_INST1: entity work.\vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__xdcDup__1\
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk1(7 downto 0),
      D(191 downto 188) => DMC_D(811 downto 808),
      D(187 downto 184) => DMC_D(803 downto 800),
      D(183 downto 180) => DMC_D(795 downto 792),
      D(179 downto 176) => DMC_D(787 downto 784),
      D(175 downto 172) => DMC_D(779 downto 776),
      D(171 downto 168) => DMC_D(771 downto 768),
      D(167 downto 164) => DMC_D(763 downto 760),
      D(163 downto 160) => DMC_D(755 downto 752),
      D(159 downto 156) => DMC_D(747 downto 744),
      D(155 downto 152) => DMC_D(739 downto 736),
      D(151 downto 148) => DMC_D(731 downto 728),
      D(147 downto 144) => DMC_D(723 downto 720),
      D(143 downto 140) => DMC_D(715 downto 712),
      D(139 downto 136) => DMC_D(707 downto 704),
      D(135 downto 132) => DMC_D(699 downto 696),
      D(131 downto 128) => DMC_D(691 downto 688),
      D(127 downto 124) => DMC_D(683 downto 680),
      D(123 downto 120) => DMC_D(675 downto 672),
      D(119 downto 116) => DMC_D(667 downto 664),
      D(115 downto 112) => DMC_D(659 downto 656),
      D(111 downto 108) => DMC_D(651 downto 648),
      D(107 downto 104) => DMC_D(643 downto 640),
      D(103 downto 100) => DMC_D(635 downto 632),
      D(99 downto 96) => DMC_D(627 downto 624),
      D(95 downto 92) => DMC_D(619 downto 616),
      D(91 downto 88) => DMC_D(611 downto 608),
      D(87 downto 84) => DMC_D(603 downto 600),
      D(83 downto 80) => DMC_D(595 downto 592),
      D(79 downto 76) => DMC_D(587 downto 584),
      D(75 downto 72) => DMC_D(579 downto 576),
      D(71 downto 68) => DMC_D(571 downto 568),
      D(67 downto 64) => DMC_D(563 downto 560),
      D(63 downto 60) => DMC_D(555 downto 552),
      D(59 downto 56) => DMC_D(547 downto 544),
      D(55 downto 52) => DMC_D(539 downto 536),
      D(51 downto 48) => DMC_D(531 downto 528),
      D(47 downto 44) => DMC_D(523 downto 520),
      D(43 downto 40) => DMC_D(515 downto 512),
      D(39 downto 36) => DMC_D(507 downto 504),
      D(35 downto 32) => DMC_D(499 downto 496),
      D(31 downto 28) => DMC_D(491 downto 488),
      D(27 downto 24) => DMC_D(483 downto 480),
      D(23 downto 20) => DMC_D(475 downto 472),
      D(19 downto 16) => DMC_D(467 downto 464),
      D(15 downto 12) => DMC_D(459 downto 456),
      D(11 downto 8) => DMC_D(451 downto 448),
      D(7 downto 4) => DMC_D(443 downto 440),
      D(3 downto 0) => DMC_D(435 downto 432),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(16 downto 9),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(16 downto 9),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(16 downto 9),
      IOB(43 downto 42) => ch0_lpddr4_dq_b(5 downto 4),
      IOB(41 downto 40) => ch0_lpddr4_dq_b(1 downto 0),
      IOB(39) => ch0_lpddr4_dqs_c_b(0),
      IOB(38) => ch0_lpddr4_dqs_t_b(0),
      IOB(37) => ch0_lpddr4_dq_b(2),
      IOB(36) => ch0_lpddr4_dq_b(3),
      IOB(35) => ch0_lpddr4_dq_b(6),
      IOB(34) => ch0_lpddr4_dq_b(7),
      IOB(33) => ch0_lpddr4_dmi_b(0),
      IOB(32 downto 31) => ch1_lpddr4_dq_b(10 downto 9),
      IOB(30) => ch1_lpddr4_dq_b(12),
      IOB(29) => ch1_lpddr4_dq_b(14),
      IOB(28) => ch1_lpddr4_dqs_c_b(1),
      IOB(27) => ch1_lpddr4_dqs_t_b(1),
      IOB(26) => ch1_lpddr4_dq_b(13),
      IOB(25) => ch1_lpddr4_dq_b(11),
      IOB(24) => ch1_lpddr4_dq_b(8),
      IOB(23) => ch1_lpddr4_dq_b(15),
      IOB(22) => ch1_lpddr4_dmi_b(1),
      IOB(21 downto 18) => ch0_lpddr4_dq_a(3 downto 0),
      IOB(17) => ch0_lpddr4_dqs_c_a(0),
      IOB(16) => ch0_lpddr4_dqs_t_a(0),
      IOB(15 downto 14) => ch0_lpddr4_dq_a(5 downto 4),
      IOB(13) => ch0_lpddr4_dq_a(6),
      IOB(12) => ch0_lpddr4_dq_a(7),
      IOB(11) => ch0_lpddr4_dmi_a(0),
      IOB(10 downto 9) => ch1_lpddr4_dq_a(13 downto 12),
      IOB(8) => ch1_lpddr4_dq_a(14),
      IOB(7) => ch1_lpddr4_dq_a(15),
      IOB(6) => ch1_lpddr4_dmi_a(1),
      IOB(5 downto 4) => ch1_lpddr4_dq_a(9 downto 8),
      IOB(3) => ch1_lpddr4_dq_a(10),
      IOB(2) => ch1_lpddr4_dq_a(11),
      IOB(1) => ch1_lpddr4_dqs_c_a(1),
      IOB(0) => ch1_lpddr4_dqs_t_a(1),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(33 downto 18),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(33 downto 18),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(33 downto 18),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(33 downto 18),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(33 downto 18),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(33 downto 18),
      Q(191 downto 188) => DMC_Q5(67 downto 64),
      Q(187 downto 184) => DMC_Q4(67 downto 64),
      Q(183 downto 180) => DMC_Q3(67 downto 64),
      Q(179 downto 176) => DMC_Q2(67 downto 64),
      Q(175 downto 172) => DMC_Q1(67 downto 64),
      Q(171 downto 168) => DMC_Q0(67 downto 64),
      Q(167 downto 164) => DMC_Q5(63 downto 60),
      Q(163 downto 160) => DMC_Q4(63 downto 60),
      Q(159 downto 156) => DMC_Q3(63 downto 60),
      Q(155 downto 152) => DMC_Q2(63 downto 60),
      Q(151 downto 148) => DMC_Q1(63 downto 60),
      Q(147 downto 144) => DMC_Q0(63 downto 60),
      Q(143 downto 140) => DMC_Q5(59 downto 56),
      Q(139 downto 136) => DMC_Q4(59 downto 56),
      Q(135 downto 132) => DMC_Q3(59 downto 56),
      Q(131 downto 128) => DMC_Q2(59 downto 56),
      Q(127 downto 124) => DMC_Q1(59 downto 56),
      Q(123 downto 120) => DMC_Q0(59 downto 56),
      Q(119 downto 116) => DMC_Q5(55 downto 52),
      Q(115 downto 112) => DMC_Q4(55 downto 52),
      Q(111 downto 108) => DMC_Q3(55 downto 52),
      Q(107 downto 104) => DMC_Q2(55 downto 52),
      Q(103 downto 100) => DMC_Q1(55 downto 52),
      Q(99 downto 96) => DMC_Q0(55 downto 52),
      Q(95 downto 92) => DMC_Q5(51 downto 48),
      Q(91 downto 88) => DMC_Q4(51 downto 48),
      Q(87 downto 84) => DMC_Q3(51 downto 48),
      Q(83 downto 80) => DMC_Q2(51 downto 48),
      Q(79 downto 76) => DMC_Q1(51 downto 48),
      Q(75 downto 72) => DMC_Q0(51 downto 48),
      Q(71 downto 68) => DMC_Q5(47 downto 44),
      Q(67 downto 64) => DMC_Q4(47 downto 44),
      Q(63 downto 60) => DMC_Q3(47 downto 44),
      Q(59 downto 56) => DMC_Q2(47 downto 44),
      Q(55 downto 52) => DMC_Q1(47 downto 44),
      Q(51 downto 48) => DMC_Q0(47 downto 44),
      Q(47 downto 44) => DMC_Q5(43 downto 40),
      Q(43 downto 40) => DMC_Q4(43 downto 40),
      Q(39 downto 36) => DMC_Q3(43 downto 40),
      Q(35 downto 32) => DMC_Q2(43 downto 40),
      Q(31 downto 28) => DMC_Q1(43 downto 40),
      Q(27 downto 24) => DMC_Q0(43 downto 40),
      Q(23 downto 20) => DMC_Q5(39 downto 36),
      Q(19 downto 16) => DMC_Q4(39 downto 36),
      Q(15 downto 12) => DMC_Q3(39 downto 36),
      Q(11 downto 8) => DMC_Q2(39 downto 36),
      Q(7 downto 4) => DMC_Q1(39 downto 36),
      Q(3 downto 0) => DMC_Q0(39 downto 36),
      RIU_ADDR(63 downto 0) => riu2xphy_addr1(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel1(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_1(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_1(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data1(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en1(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT1(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      \out\ => pll_clk_xpll
    );
BANK_WRAPPER_INST2: entity work.\vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__xdcDup__1\
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk2(7 downto 0),
      D(191 downto 188) => DMC_D(1243 downto 1240),
      D(187 downto 184) => DMC_D(1235 downto 1232),
      D(183 downto 180) => DMC_D(1227 downto 1224),
      D(179 downto 176) => DMC_D(1219 downto 1216),
      D(175 downto 172) => DMC_D(1211 downto 1208),
      D(171 downto 168) => DMC_D(1203 downto 1200),
      D(167 downto 164) => DMC_D(1195 downto 1192),
      D(163 downto 160) => DMC_D(1187 downto 1184),
      D(159 downto 156) => DMC_D(1179 downto 1176),
      D(155 downto 152) => DMC_D(1171 downto 1168),
      D(151 downto 148) => DMC_D(1163 downto 1160),
      D(147 downto 144) => DMC_D(1155 downto 1152),
      D(143 downto 140) => DMC_D(1147 downto 1144),
      D(139 downto 136) => DMC_D(1139 downto 1136),
      D(135 downto 132) => DMC_D(1131 downto 1128),
      D(131 downto 128) => DMC_D(1123 downto 1120),
      D(127 downto 124) => DMC_D(1115 downto 1112),
      D(123 downto 120) => DMC_D(1107 downto 1104),
      D(119 downto 116) => DMC_D(1099 downto 1096),
      D(115 downto 112) => DMC_D(1091 downto 1088),
      D(111 downto 108) => DMC_D(1083 downto 1080),
      D(107 downto 104) => DMC_D(1075 downto 1072),
      D(103 downto 100) => DMC_D(1067 downto 1064),
      D(99 downto 96) => DMC_D(1059 downto 1056),
      D(95 downto 92) => DMC_D(1051 downto 1048),
      D(91 downto 88) => DMC_D(1043 downto 1040),
      D(87 downto 84) => DMC_D(1035 downto 1032),
      D(83 downto 80) => DMC_D(1027 downto 1024),
      D(79 downto 76) => DMC_D(1019 downto 1016),
      D(75 downto 72) => DMC_D(1011 downto 1008),
      D(71 downto 68) => DMC_D(1003 downto 1000),
      D(67 downto 64) => DMC_D(995 downto 992),
      D(63 downto 60) => DMC_D(987 downto 984),
      D(59 downto 56) => DMC_D(979 downto 976),
      D(55 downto 52) => DMC_D(971 downto 968),
      D(51 downto 48) => DMC_D(963 downto 960),
      D(47 downto 44) => DMC_D(955 downto 952),
      D(43 downto 40) => DMC_D(947 downto 944),
      D(39 downto 36) => DMC_D(939 downto 936),
      D(35 downto 32) => DMC_D(931 downto 928),
      D(31 downto 28) => DMC_D(923 downto 920),
      D(27 downto 24) => DMC_D(915 downto 912),
      D(23 downto 20) => DMC_D(907 downto 904),
      D(19 downto 16) => DMC_D(899 downto 896),
      D(15 downto 12) => DMC_D(891 downto 888),
      D(11 downto 8) => DMC_D(883 downto 880),
      D(7 downto 4) => DMC_D(875 downto 872),
      D(3 downto 0) => DMC_D(867 downto 864),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(25 downto 18),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(25 downto 18),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(25 downto 18),
      IOB(21) => ch0_lpddr4_dq_b(10),
      IOB(20) => ch0_lpddr4_dq_b(11),
      IOB(19 downto 18) => ch0_lpddr4_dq_b(15 downto 14),
      IOB(17) => ch0_lpddr4_dmi_b(1),
      IOB(16 downto 15) => ch0_lpddr4_dq_b(9 downto 8),
      IOB(14) => ch0_lpddr4_dq_b(12),
      IOB(13) => ch0_lpddr4_dq_b(13),
      IOB(12) => ch0_lpddr4_dqs_c_b(1),
      IOB(11) => ch0_lpddr4_dqs_t_b(1),
      IOB(10) => ch0_lpddr4_dq_a(14),
      IOB(9) => ch0_lpddr4_dq_a(9),
      IOB(8) => ch0_lpddr4_dq_a(12),
      IOB(7) => ch0_lpddr4_dq_a(13),
      IOB(6) => ch0_lpddr4_dqs_c_a(1),
      IOB(5) => ch0_lpddr4_dqs_t_a(1),
      IOB(4 downto 3) => ch0_lpddr4_dq_a(11 downto 10),
      IOB(2) => ch0_lpddr4_dq_a(15),
      IOB(1) => ch0_lpddr4_dq_a(8),
      IOB(0) => ch0_lpddr4_dmi_a(1),
      \IOB_SINGLE[43].I_OBUF_0\(19) => ch0_lpddr4_cs_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(18) => ch0_lpddr4_ca_b(1),
      \IOB_SINGLE[43].I_OBUF_0\(17) => ch0_lpddr4_cke_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(16) => ch0_lpddr4_ca_b(4),
      \IOB_SINGLE[43].I_OBUF_0\(15) => ch0_lpddr4_ca_b(5),
      \IOB_SINGLE[43].I_OBUF_0\(14) => ch0_lpddr4_ck_c_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(13) => ch0_lpddr4_ck_t_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(12) => ch0_lpddr4_ca_b(2),
      \IOB_SINGLE[43].I_OBUF_0\(11) => ch0_lpddr4_ca_b(3),
      \IOB_SINGLE[43].I_OBUF_0\(10) => ch0_lpddr4_ca_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(9) => ch0_lpddr4_cke_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(8 downto 7) => ch0_lpddr4_ca_a(5 downto 4),
      \IOB_SINGLE[43].I_OBUF_0\(6) => ch0_lpddr4_ck_c_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(5) => ch0_lpddr4_ck_t_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(4) => ch0_lpddr4_ca_a(3),
      \IOB_SINGLE[43].I_OBUF_0\(3) => ch0_lpddr4_cs_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(2) => ch0_lpddr4_ca_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(1) => ch0_lpddr4_ca_a(1),
      \IOB_SINGLE[43].I_OBUF_0\(0) => ch0_lpddr4_ca_a(2),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(51 downto 36),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(51 downto 36),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(51 downto 36),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(51 downto 36),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(51 downto 36),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(51 downto 36),
      Q(191 downto 188) => DMC_Q5(103 downto 100),
      Q(187 downto 184) => DMC_Q4(103 downto 100),
      Q(183 downto 180) => DMC_Q3(103 downto 100),
      Q(179 downto 176) => DMC_Q2(103 downto 100),
      Q(175 downto 172) => DMC_Q1(103 downto 100),
      Q(171 downto 168) => DMC_Q0(103 downto 100),
      Q(167 downto 164) => DMC_Q5(99 downto 96),
      Q(163 downto 160) => DMC_Q4(99 downto 96),
      Q(159 downto 156) => DMC_Q3(99 downto 96),
      Q(155 downto 152) => DMC_Q2(99 downto 96),
      Q(151 downto 148) => DMC_Q1(99 downto 96),
      Q(147 downto 144) => DMC_Q0(99 downto 96),
      Q(143 downto 140) => DMC_Q5(95 downto 92),
      Q(139 downto 136) => DMC_Q4(95 downto 92),
      Q(135 downto 132) => DMC_Q3(95 downto 92),
      Q(131 downto 128) => DMC_Q2(95 downto 92),
      Q(127 downto 124) => DMC_Q1(95 downto 92),
      Q(123 downto 120) => DMC_Q0(95 downto 92),
      Q(119 downto 116) => DMC_Q5(91 downto 88),
      Q(115 downto 112) => DMC_Q4(91 downto 88),
      Q(111 downto 108) => DMC_Q3(91 downto 88),
      Q(107 downto 104) => DMC_Q2(91 downto 88),
      Q(103 downto 100) => DMC_Q1(91 downto 88),
      Q(99 downto 96) => DMC_Q0(91 downto 88),
      Q(95 downto 92) => DMC_Q5(87 downto 84),
      Q(91 downto 88) => DMC_Q4(87 downto 84),
      Q(87 downto 84) => DMC_Q3(87 downto 84),
      Q(83 downto 80) => DMC_Q2(87 downto 84),
      Q(79 downto 76) => DMC_Q1(87 downto 84),
      Q(75 downto 72) => DMC_Q0(87 downto 84),
      Q(71 downto 68) => DMC_Q5(83 downto 80),
      Q(67 downto 64) => DMC_Q4(83 downto 80),
      Q(63 downto 60) => DMC_Q3(83 downto 80),
      Q(59 downto 56) => DMC_Q2(83 downto 80),
      Q(55 downto 52) => DMC_Q1(83 downto 80),
      Q(51 downto 48) => DMC_Q0(83 downto 80),
      Q(47 downto 44) => DMC_Q5(79 downto 76),
      Q(43 downto 40) => DMC_Q4(79 downto 76),
      Q(39 downto 36) => DMC_Q3(79 downto 76),
      Q(35 downto 32) => DMC_Q2(79 downto 76),
      Q(31 downto 28) => DMC_Q1(79 downto 76),
      Q(27 downto 24) => DMC_Q0(79 downto 76),
      Q(23 downto 20) => DMC_Q5(75 downto 72),
      Q(19 downto 16) => DMC_Q4(75 downto 72),
      Q(15 downto 12) => DMC_Q3(75 downto 72),
      Q(11 downto 8) => DMC_Q2(75 downto 72),
      Q(7 downto 4) => DMC_Q1(75 downto 72),
      Q(3 downto 0) => DMC_Q0(75 downto 72),
      RIU_ADDR(63 downto 0) => riu2xphy_addr2(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel2(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_2(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_2(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data2(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en2(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT2(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      pll_clktoxphy(0) => pll_clktoxphy(2)
    );
CH0_RST0_OBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddrmc_main_n_249,
      O => ch0_lpddr4_reset_n(0)
    );
CH1_RST_OBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddrmc_main_n_357,
      O => ch1_lpddr4_reset_n(0)
    );
u_SYS_CLK_O: unisim.vcomponents.IBUFDS
    generic map(
      DIFF_TERM => false,
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_clk_p,
      IB => sys_clk_n,
      O => sys_clk_O
    );
u_ddrmc_main: unisim.vcomponents.DDRMC
    generic map(
      ARBITER_CONFIG => '1',
      CAL_CS_CH => B"00",
      CAL_MODE => '0',
      CHANNELS => 1,
      CLK_GATE => B"111" & X"FFFF",
      COMMAND_BUS_OPTION => "HIGHEST_DATA_RATE",
      CPLX_BURST_ARRAY0 => B"0" & X"1",
      CPLX_BURST_ARRAY1 => B"0" & X"2",
      CPLX_BURST_ARRAY10 => B"0" & X"5",
      CPLX_BURST_ARRAY11 => B"0" & X"6",
      CPLX_BURST_ARRAY12 => B"0" & X"3",
      CPLX_BURST_ARRAY13 => B"0" & X"4",
      CPLX_BURST_ARRAY14 => B"0" & X"5",
      CPLX_BURST_ARRAY15 => B"0" & X"7",
      CPLX_BURST_ARRAY16 => B"0" & X"8",
      CPLX_BURST_ARRAY17 => B"0" & X"9",
      CPLX_BURST_ARRAY18 => B"0" & X"A",
      CPLX_BURST_ARRAY19 => B"0" & X"C",
      CPLX_BURST_ARRAY2 => B"0" & X"3",
      CPLX_BURST_ARRAY20 => B"0" & X"D",
      CPLX_BURST_ARRAY21 => B"0" & X"E",
      CPLX_BURST_ARRAY22 => B"1" & X"E",
      CPLX_BURST_ARRAY3 => B"0" & X"4",
      CPLX_BURST_ARRAY4 => B"0" & X"5",
      CPLX_BURST_ARRAY5 => B"0" & X"6",
      CPLX_BURST_ARRAY6 => B"0" & X"1",
      CPLX_BURST_ARRAY7 => B"0" & X"2",
      CPLX_BURST_ARRAY8 => B"0" & X"3",
      CPLX_BURST_ARRAY9 => B"0" & X"4",
      CPLX_CONFIG => B"011" & X"B7F8084",
      CPLX_CONFIG2 => B"1" & X"5F8102",
      CPLX_CONFIG3 => B"00" & X"00",
      CPLX_PATTERN0 => X"AAAA",
      CPLX_PATTERN1 => X"CCCC",
      CPLX_PATTERN10 => X"F8F8",
      CPLX_PATTERN100 => X"AA31",
      CPLX_PATTERN101 => X"BF47",
      CPLX_PATTERN102 => X"F525",
      CPLX_PATTERN103 => X"549A",
      CPLX_PATTERN104 => X"007A",
      CPLX_PATTERN105 => X"AA95",
      CPLX_PATTERN106 => X"BFDB",
      CPLX_PATTERN107 => X"F5F0",
      CPLX_PATTERN108 => X"5421",
      CPLX_PATTERN109 => X"008A",
      CPLX_PATTERN11 => X"3E3E",
      CPLX_PATTERN110 => X"AA25",
      CPLX_PATTERN111 => X"BF9A",
      CPLX_PATTERN112 => X"F57A",
      CPLX_PATTERN113 => X"AABF",
      CPLX_PATTERN114 => X"A057",
      CPLX_PATTERN115 => X"026F",
      CPLX_PATTERN116 => X"AAC0",
      CPLX_PATTERN117 => X"8084",
      CPLX_PATTERN118 => X"0A31",
      CPLX_PATTERN119 => X"AA47",
      CPLX_PATTERN12 => X"0F0F",
      CPLX_PATTERN120 => X"0025",
      CPLX_PATTERN121 => X"2A9A",
      CPLX_PATTERN122 => X"A87A",
      CPLX_PATTERN123 => X"0095",
      CPLX_PATTERN124 => X"AADB",
      CPLX_PATTERN125 => X"A0F0",
      CPLX_PATTERN126 => X"0221",
      CPLX_PATTERN127 => X"5757",
      CPLX_PATTERN128 => X"6F6F",
      CPLX_PATTERN129 => X"C0C0",
      CPLX_PATTERN13 => X"8383",
      CPLX_PATTERN130 => X"8684",
      CPLX_PATTERN131 => X"2831",
      CPLX_PATTERN132 => X"E447",
      CPLX_PATTERN133 => X"B325",
      CPLX_PATTERN134 => X"4F9B",
      CPLX_PATTERN135 => X"B555",
      CPLX_PATTERN136 => X"B555",
      CPLX_PATTERN137 => X"8798",
      CPLX_PATTERN138 => X"E31C",
      CPLX_PATTERN139 => X"0AF5",
      CPLX_PATTERN14 => X"E0E0",
      CPLX_PATTERN140 => X"D42B",
      CPLX_PATTERN141 => X"48B7",
      CPLX_PATTERN142 => X"1FE0",
      CPLX_PATTERN143 => X"BC43",
      CPLX_PATTERN144 => X"8F14",
      CPLX_PATTERN145 => X"B44B",
      CPLX_PATTERN146 => X"CB34",
      CPLX_PATTERN147 => X"0AF5",
      CPLX_PATTERN148 => X"8000",
      CPLX_PATTERN149 => X"0000",
      CPLX_PATTERN15 => X"FCFC",
      CPLX_PATTERN150 => X"5555",
      CPLX_PATTERN151 => X"5555",
      CPLX_PATTERN152 => X"0000",
      CPLX_PATTERN153 => X"0000",
      CPLX_PATTERN154 => X"552A",
      CPLX_PATTERN155 => X"55AA",
      CPLX_PATTERN156 => X"0080",
      CPLX_PATTERN16 => X"0F0F",
      CPLX_PATTERN17 => X"C0C0",
      CPLX_PATTERN18 => X"FCFC",
      CPLX_PATTERN19 => X"0F0F",
      CPLX_PATTERN2 => X"CCCC",
      CPLX_PATTERN20 => X"C0C0",
      CPLX_PATTERN21 => X"AA55",
      CPLX_PATTERN22 => X"CC33",
      CPLX_PATTERN23 => X"CC33",
      CPLX_PATTERN24 => X"E31C",
      CPLX_PATTERN25 => X"FE71",
      CPLX_PATTERN26 => X"38C7",
      CPLX_PATTERN27 => X"F00F",
      CPLX_PATTERN28 => X"F00F",
      CPLX_PATTERN29 => X"F00F",
      CPLX_PATTERN3 => X"E3E3",
      CPLX_PATTERN30 => X"F00F",
      CPLX_PATTERN31 => X"F807",
      CPLX_PATTERN32 => X"3EC1",
      CPLX_PATTERN33 => X"0FF0",
      CPLX_PATTERN34 => X"837C",
      CPLX_PATTERN35 => X"E01F",
      CPLX_PATTERN36 => X"FC03",
      CPLX_PATTERN37 => X"0FF0",
      CPLX_PATTERN38 => X"C03F",
      CPLX_PATTERN39 => X"FC03",
      CPLX_PATTERN4 => X"8E8E",
      CPLX_PATTERN40 => X"0FF0",
      CPLX_PATTERN41 => X"C03F",
      CPLX_PATTERN42 => X"B457",
      CPLX_PATTERN43 => X"B46F",
      CPLX_PATTERN44 => X"B4C0",
      CPLX_PATTERN45 => X"A284",
      CPLX_PATTERN46 => X"8A31",
      CPLX_PATTERN47 => X"2847",
      CPLX_PATTERN48 => X"A225",
      CPLX_PATTERN49 => X"AF9A",
      CPLX_PATTERN5 => X"3838",
      CPLX_PATTERN50 => X"507A",
      CPLX_PATTERN51 => X"AF95",
      CPLX_PATTERN52 => X"50DB",
      CPLX_PATTERN53 => X"AFF0",
      CPLX_PATTERN54 => X"A821",
      CPLX_PATTERN55 => X"2A8A",
      CPLX_PATTERN56 => X"0A25",
      CPLX_PATTERN57 => X"829A",
      CPLX_PATTERN58 => X"A07A",
      CPLX_PATTERN59 => X"A8BF",
      CPLX_PATTERN6 => X"F0F0",
      CPLX_PATTERN60 => X"2A57",
      CPLX_PATTERN61 => X"AB6F",
      CPLX_PATTERN62 => X"F5C0",
      CPLX_PATTERN63 => X"4084",
      CPLX_PATTERN64 => X"AB31",
      CPLX_PATTERN65 => X"F547",
      CPLX_PATTERN66 => X"4025",
      CPLX_PATTERN67 => X"AB9A",
      CPLX_PATTERN68 => X"F57A",
      CPLX_PATTERN69 => X"AA95",
      CPLX_PATTERN7 => X"F0F0",
      CPLX_PATTERN70 => X"02DB",
      CPLX_PATTERN71 => X"A8F0",
      CPLX_PATTERN72 => X"0A21",
      CPLX_PATTERN73 => X"A08A",
      CPLX_PATTERN74 => X"2A25",
      CPLX_PATTERN75 => X"809A",
      CPLX_PATTERN76 => X"AA7A",
      CPLX_PATTERN77 => X"02BF",
      CPLX_PATTERN78 => X"AA57",
      CPLX_PATTERN79 => X"FF6F",
      CPLX_PATTERN8 => X"F0F0",
      CPLX_PATTERN80 => X"55C0",
      CPLX_PATTERN81 => X"0084",
      CPLX_PATTERN82 => X"AA31",
      CPLX_PATTERN83 => X"FF47",
      CPLX_PATTERN84 => X"5525",
      CPLX_PATTERN85 => X"009A",
      CPLX_PATTERN86 => X"AA7A",
      CPLX_PATTERN87 => X"FF95",
      CPLX_PATTERN88 => X"AADB",
      CPLX_PATTERN89 => X"80F0",
      CPLX_PATTERN9 => X"F0F0",
      CPLX_PATTERN90 => X"2A21",
      CPLX_PATTERN91 => X"A08A",
      CPLX_PATTERN92 => X"0A25",
      CPLX_PATTERN93 => X"A89A",
      CPLX_PATTERN94 => X"027A",
      CPLX_PATTERN95 => X"AABF",
      CPLX_PATTERN96 => X"0057",
      CPLX_PATTERN97 => X"AA6F",
      CPLX_PATTERN98 => X"80C0",
      CPLX_PATTERN99 => X"2A84",
      DATA_RATE => 4266.000000,
      DATA_WIDTH => 16,
      DBG_TRIGGER => B"000",
      DC_CMD_CREDITS => X"2A8",
      DDR_MODE => "DDR4",
      DEFAULT_PATTERN => B"00" & X"A5",
      ECC_USAGE => "FALSE",
      EXMON_CLR_EXE => B"1" & X"00",
      FIFO_RDEN => B"001" & X"B",
      INPUT_TERMINATION => 40,
      OUTPUT_TERMINATION => 40,
      PHY_RANK_READ_OVERRIDE => B"00" & X"0000",
      PHY_RANK_WRITE_OVERRIDE => B"00" & X"0000",
      PHY_RDEN0 => B"010" & X"E",
      PHY_RDEN1 => B"010" & X"E",
      PHY_RDEN10 => B"010" & X"E",
      PHY_RDEN11 => B"010" & X"E",
      PHY_RDEN12 => B"010" & X"E",
      PHY_RDEN13 => B"010" & X"E",
      PHY_RDEN14 => B"010" & X"E",
      PHY_RDEN15 => B"010" & X"E",
      PHY_RDEN16 => B"010" & X"E",
      PHY_RDEN17 => B"010" & X"E",
      PHY_RDEN18 => B"010" & X"E",
      PHY_RDEN19 => B"010" & X"E",
      PHY_RDEN2 => B"010" & X"E",
      PHY_RDEN20 => B"010" & X"E",
      PHY_RDEN21 => B"010" & X"E",
      PHY_RDEN22 => B"010" & X"E",
      PHY_RDEN23 => B"010" & X"E",
      PHY_RDEN24 => B"010" & X"E",
      PHY_RDEN25 => B"010" & X"E",
      PHY_RDEN26 => B"010" & X"E",
      PHY_RDEN3 => B"010" & X"E",
      PHY_RDEN4 => B"010" & X"E",
      PHY_RDEN5 => B"010" & X"E",
      PHY_RDEN6 => B"010" & X"E",
      PHY_RDEN7 => B"010" & X"E",
      PHY_RDEN8 => B"010" & X"E",
      PHY_RDEN9 => B"010" & X"E",
      PRBS_CNT => X"00020004",
      PRBS_CONFIG => B"0" & X"8244",
      PRBS_CONFIG2 => B"00" & X"0000",
      PRBS_SEED0 => B"000" & X"00001",
      PRBS_SEED1 => B"000" & X"00002",
      PRBS_SEED2 => B"000" & X"00004",
      PRBS_SEED3 => B"000" & X"00008",
      PRBS_SEED4 => B"000" & X"00010",
      PRBS_SEED5 => B"000" & X"00020",
      PRBS_SEED6 => B"000" & X"00040",
      PRBS_SEED7 => B"000" & X"00080",
      PRBS_SEED8 => B"000" & X"00100",
      RAM_SETTING_RF2PHS => X"12",
      RAM_SETTING_RFSPHD => B"000" & X"A",
      RAM_SETTING_SRSPHD => B"000" & X"A",
      READ_BANDWIDTH => 6400.000000,
      REG_ADEC0 => X"05000",
      REG_ADEC1 => X"05000",
      REG_ADEC10 => B"00" & X"D30B289",
      REG_ADEC11 => X"8303CE",
      REG_ADEC2 => B"0" & X"00000",
      REG_ADEC3 => X"00000",
      REG_ADEC4 => B"11" & X"0C30C30",
      REG_ADEC5 => B"01" & X"44D2450",
      REG_ADEC6 => B"01" & X"9617595",
      REG_ADEC7 => B"01" & X"E75C6DA",
      REG_ADEC8 => B"00" & X"2C30C1F",
      REG_ADEC9 => B"00" & X"8185103",
      REG_CMDQ_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_CTRL0 => B"1" & X"084210",
      REG_CMDQ_CTRL1 => B"1" & X"084210",
      REG_CMDQ_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_COM_1 => B"000" & X"020000",
      REG_COM_2 => B"000" & X"0000AA",
      REG_COM_3 => B"11" & X"ED8F",
      REG_CONFIG0 => B"100" & X"60431",
      REG_CONFIG1 => B"000",
      REG_CONFIG2 => B"000" & X"0000000",
      REG_CONFIG3 => X"FEC9FEC6",
      REG_CONFIG4 => B"010" & X"318A5",
      REG_DRAM_ARB => B"0" & X"910",
      REG_MRS_0 => B"00" & X"43FD9C",
      REG_MRS_1 => X"9002FAF1",
      REG_MRS_2 => B"000",
      REG_MRS_7 => X"53",
      REG_NSU0_PORT => X"380",
      REG_NSU1_PORT => X"3C0",
      REG_NSU2_PORT => X"400",
      REG_NSU3_PORT => X"440",
      REG_NSU_0_EGR => B"100" & X"73610",
      REG_NSU_0_ING => B"100" & X"534101",
      REG_NSU_0_R_EGR => X"1010100",
      REG_NSU_0_W_EGR => X"10100",
      REG_NSU_1_EGR => B"100" & X"73610",
      REG_NSU_1_ING => B"100" & X"534101",
      REG_NSU_1_R_EGR => X"1010100",
      REG_NSU_1_W_EGR => X"10100",
      REG_NSU_2_EGR => B"100" & X"73610",
      REG_NSU_2_ING => B"100" & X"534101",
      REG_NSU_2_R_EGR => X"1010100",
      REG_NSU_2_W_EGR => X"10100",
      REG_NSU_3_EGR => B"100" & X"73610",
      REG_NSU_3_ING => B"100" & X"534101",
      REG_NSU_3_R_EGR => X"1010100",
      REG_NSU_3_W_EGR => X"10100",
      REG_P0_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_PINOUT => B"01" & X"1A",
      REG_PT_CONFIG => X"00401",
      REG_QOS0 => X"01E01E0",
      REG_QOS1 => B"00" & X"FF00804",
      REG_QOS2 => X"3FC02",
      REG_QOS_RATE_CTRL_SCALE => B"0" & X"000000",
      REG_QOS_TIMEOUT0 => B"0" & X"421084",
      REG_QOS_TIMEOUT1 => X"BBBBBBBB",
      REG_QOS_TIMEOUT2 => X"BB",
      REG_RATE_CTRL_SCALE => B"0" & X"000000",
      REG_RD_CONFIG => B"01" & X"001001E",
      REG_RD_DRR_TKN_P0 => X"FF0404",
      REG_RD_DRR_TKN_P1 => X"F40404",
      REG_RD_DRR_TKN_P2 => X"F40404",
      REG_RD_DRR_TKN_P3 => X"F40404",
      REG_REF_0 => B"00",
      REG_REF_1 => X"0947A23B",
      REG_REF_2 => B"00",
      REG_REF_3 => X"4002",
      REG_RETRY_0 => B"1" & X"2AB704E",
      REG_RETRY_1 => B"00" & X"F068140",
      REG_SAFE_CONFIG0 => X"337BC408",
      REG_SAFE_CONFIG1 => X"40C20308",
      REG_SAFE_CONFIG2 => X"4184D69C",
      REG_SAFE_CONFIG3 => X"10193A7",
      REG_SAFE_CONFIG4 => B"011" & X"90065CA",
      REG_SAFE_CONFIG5 => X"0310172E",
      REG_SAFE_CONFIG6 => B"00" & X"C81DC9",
      REG_SAFE_CONFIG7 => B"00" & X"0042219",
      REG_SAFE_CONFIG8 => X"00000101",
      REG_SCRUB0 => X"FF020750",
      REG_SCRUB1 => X"FF004C4C",
      REG_SCRUB8 => B"10",
      REG_SCRUB9 => '0',
      REG_TXN_CONFIG => X"10500",
      REG_WR_CONFIG => X"05000500",
      REG_WR_DRR_TKN_P0 => X"FF04",
      REG_WR_DRR_TKN_P1 => X"F404",
      REG_WR_DRR_TKN_P2 => X"F404",
      REG_WR_DRR_TKN_P3 => X"F404",
      SEQ_ADDR_DEFAULT => '0',
      SEQ_BA_DEFAULT => '0',
      SEQ_BG_DEFAULT => '0',
      SEQ_CBIT_DEFAULT => '0',
      SEQ_CK_CAL => X"F0F0",
      SEQ_CMD_DEFAULT => B"110" & X"0",
      SEQ_CMD_POR => B"000" & X"0",
      SEQ_DQS_DEFAULT => B"000",
      SEQ_DQ_DEFAULT => B"0" & X"0",
      SEQ_INIT_ADDR0 => X"0000000",
      SEQ_INIT_ADDR1 => X"0000000",
      SEQ_INIT_ADDR10 => X"0016406",
      SEQ_INIT_ADDR11 => X"0016446",
      SEQ_INIT_ADDR12 => X"0576506",
      SEQ_INIT_ADDR13 => X"0196586",
      SEQ_INIT_ADDR14 => X"05762C6",
      SEQ_INIT_ADDR15 => X"0036346",
      SEQ_INIT_ADDR16 => X"0D36046",
      SEQ_INIT_ADDR17 => X"0FD6086",
      SEQ_INIT_ADDR18 => X"0C560C6",
      SEQ_INIT_ADDR19 => X"0376306",
      SEQ_INIT_ADDR2 => X"0000000",
      SEQ_INIT_ADDR20 => X"0796386",
      SEQ_INIT_ADDR21 => X"0196586",
      SEQ_INIT_ADDR22 => X"05762C6",
      SEQ_INIT_ADDR23 => X"0FD65C6",
      SEQ_INIT_ADDR24 => X"0016346",
      SEQ_INIT_ADDR25 => X"00003E0",
      SEQ_INIT_ADDR26 => X"0000460",
      SEQ_INIT_ADDR27 => X"0000000",
      SEQ_INIT_ADDR28 => X"0000000",
      SEQ_INIT_ADDR29 => X"0000000",
      SEQ_INIT_ADDR3 => X"0D36046",
      SEQ_INIT_ADDR30 => X"0000000",
      SEQ_INIT_ADDR31 => X"0000000",
      SEQ_INIT_ADDR32 => X"0000000",
      SEQ_INIT_ADDR33 => X"0000000",
      SEQ_INIT_ADDR34 => X"0000000",
      SEQ_INIT_ADDR35 => X"0000000",
      SEQ_INIT_ADDR36 => X"0000000",
      SEQ_INIT_ADDR37 => X"0000000",
      SEQ_INIT_ADDR38 => X"0000000",
      SEQ_INIT_ADDR39 => X"0000000",
      SEQ_INIT_ADDR4 => X"0FD6086",
      SEQ_INIT_ADDR40 => X"0000000",
      SEQ_INIT_ADDR41 => X"0000000",
      SEQ_INIT_ADDR42 => X"0000000",
      SEQ_INIT_ADDR43 => X"0000000",
      SEQ_INIT_ADDR44 => X"0000000",
      SEQ_INIT_ADDR45 => X"0000000",
      SEQ_INIT_ADDR46 => X"0000000",
      SEQ_INIT_ADDR47 => X"0000000",
      SEQ_INIT_ADDR48 => X"0000000",
      SEQ_INIT_ADDR49 => X"0000000",
      SEQ_INIT_ADDR5 => X"0C560C6",
      SEQ_INIT_ADDR50 => X"0000000",
      SEQ_INIT_ADDR51 => X"0000000",
      SEQ_INIT_ADDR52 => X"0000000",
      SEQ_INIT_ADDR53 => X"0000000",
      SEQ_INIT_ADDR54 => X"0000000",
      SEQ_INIT_ADDR55 => X"0000000",
      SEQ_INIT_ADDR56 => X"0000000",
      SEQ_INIT_ADDR57 => X"0000000",
      SEQ_INIT_ADDR58 => X"0000000",
      SEQ_INIT_ADDR59 => X"0000000",
      SEQ_INIT_ADDR6 => X"0016346",
      SEQ_INIT_ADDR60 => X"0000000",
      SEQ_INIT_ADDR61 => X"0000000",
      SEQ_INIT_ADDR62 => X"0000000",
      SEQ_INIT_ADDR63 => X"0000000",
      SEQ_INIT_ADDR64 => X"0000000",
      SEQ_INIT_ADDR65 => X"0000000",
      SEQ_INIT_ADDR66 => X"0000000",
      SEQ_INIT_ADDR67 => X"0000000",
      SEQ_INIT_ADDR68 => X"0000000",
      SEQ_INIT_ADDR69 => X"0000000",
      SEQ_INIT_ADDR7 => X"0376306",
      SEQ_INIT_ADDR70 => X"0000000",
      SEQ_INIT_ADDR71 => X"0000000",
      SEQ_INIT_ADDR72 => X"0000000",
      SEQ_INIT_ADDR73 => X"0000000",
      SEQ_INIT_ADDR74 => X"0000000",
      SEQ_INIT_ADDR75 => X"0000000",
      SEQ_INIT_ADDR76 => X"0000000",
      SEQ_INIT_ADDR77 => X"0000000",
      SEQ_INIT_ADDR78 => X"0000000",
      SEQ_INIT_ADDR79 => X"0000000",
      SEQ_INIT_ADDR8 => X"0796386",
      SEQ_INIT_ADDR80 => X"0000000",
      SEQ_INIT_ADDR81 => X"0000000",
      SEQ_INIT_ADDR82 => X"0000000",
      SEQ_INIT_ADDR83 => X"0000000",
      SEQ_INIT_ADDR84 => X"0000000",
      SEQ_INIT_ADDR85 => X"0000000",
      SEQ_INIT_ADDR86 => X"0000000",
      SEQ_INIT_ADDR87 => X"0000000",
      SEQ_INIT_ADDR88 => X"0000000",
      SEQ_INIT_ADDR89 => X"0000000",
      SEQ_INIT_ADDR9 => X"05763C6",
      SEQ_INIT_ADDR90 => X"0000000",
      SEQ_INIT_ADDR91 => X"0000000",
      SEQ_INIT_ADDR92 => X"0000000",
      SEQ_INIT_ADDR93 => X"0000000",
      SEQ_INIT_ADDR94 => X"0000000",
      SEQ_INIT_ADDR95 => X"0000000",
      SEQ_INIT_ADDR96 => X"0000000",
      SEQ_INIT_ADDR97 => X"0000000",
      SEQ_INIT_ADDR98 => X"0000000",
      SEQ_INIT_ADDR99 => X"0000000",
      SEQ_INIT_CMD0 => X"02FAF200",
      SEQ_INIT_CMD1 => X"1DCD6640",
      SEQ_INIT_CMD10 => X"00001465",
      SEQ_INIT_CMD11 => X"00001465",
      SEQ_INIT_CMD12 => X"00001465",
      SEQ_INIT_CMD13 => X"00001465",
      SEQ_INIT_CMD14 => X"00001465",
      SEQ_INIT_CMD15 => X"00001465",
      SEQ_INIT_CMD16 => X"00001465",
      SEQ_INIT_CMD17 => X"00001465",
      SEQ_INIT_CMD18 => X"00001465",
      SEQ_INIT_CMD19 => X"0EE6B465",
      SEQ_INIT_CMD2 => X"0007A260",
      SEQ_INIT_CMD20 => X"0EE6B465",
      SEQ_INIT_CMD21 => X"00001465",
      SEQ_INIT_CMD22 => X"00001465",
      SEQ_INIT_CMD23 => X"00001465",
      SEQ_INIT_CMD24 => X"00001465",
      SEQ_INIT_CMD25 => X"0003D261",
      SEQ_INIT_CMD26 => X"00001E61",
      SEQ_INIT_CMD27 => X"00000000",
      SEQ_INIT_CMD28 => X"00000000",
      SEQ_INIT_CMD29 => X"00000000",
      SEQ_INIT_CMD3 => X"00001465",
      SEQ_INIT_CMD30 => X"00000000",
      SEQ_INIT_CMD31 => X"00000000",
      SEQ_INIT_CMD32 => X"00000000",
      SEQ_INIT_CMD33 => X"00000000",
      SEQ_INIT_CMD34 => X"00000000",
      SEQ_INIT_CMD35 => X"00000000",
      SEQ_INIT_CMD36 => X"00000000",
      SEQ_INIT_CMD37 => X"00000000",
      SEQ_INIT_CMD38 => X"00000000",
      SEQ_INIT_CMD39 => X"00000000",
      SEQ_INIT_CMD4 => X"00001465",
      SEQ_INIT_CMD40 => X"00000000",
      SEQ_INIT_CMD41 => X"00000000",
      SEQ_INIT_CMD42 => X"00000000",
      SEQ_INIT_CMD43 => X"00000000",
      SEQ_INIT_CMD44 => X"00000000",
      SEQ_INIT_CMD45 => X"00000000",
      SEQ_INIT_CMD46 => X"00000000",
      SEQ_INIT_CMD47 => X"00000000",
      SEQ_INIT_CMD48 => X"00000000",
      SEQ_INIT_CMD49 => X"00000000",
      SEQ_INIT_CMD5 => X"00001465",
      SEQ_INIT_CMD50 => X"00000000",
      SEQ_INIT_CMD51 => X"00000000",
      SEQ_INIT_CMD52 => X"00000000",
      SEQ_INIT_CMD53 => X"00000000",
      SEQ_INIT_CMD54 => X"00000000",
      SEQ_INIT_CMD55 => X"00000000",
      SEQ_INIT_CMD56 => X"00000000",
      SEQ_INIT_CMD57 => X"00000000",
      SEQ_INIT_CMD58 => X"00000000",
      SEQ_INIT_CMD59 => X"00000000",
      SEQ_INIT_CMD6 => X"00001465",
      SEQ_INIT_CMD60 => X"00000000",
      SEQ_INIT_CMD61 => X"00000000",
      SEQ_INIT_CMD62 => X"00000000",
      SEQ_INIT_CMD63 => X"00000000",
      SEQ_INIT_CMD64 => X"00000000",
      SEQ_INIT_CMD65 => X"00000000",
      SEQ_INIT_CMD66 => X"00000000",
      SEQ_INIT_CMD67 => X"00000000",
      SEQ_INIT_CMD68 => X"00000000",
      SEQ_INIT_CMD69 => X"00000000",
      SEQ_INIT_CMD7 => X"0EE6B465",
      SEQ_INIT_CMD70 => X"00000000",
      SEQ_INIT_CMD71 => X"00000000",
      SEQ_INIT_CMD72 => X"00000000",
      SEQ_INIT_CMD73 => X"00000000",
      SEQ_INIT_CMD74 => X"00000000",
      SEQ_INIT_CMD75 => X"00000000",
      SEQ_INIT_CMD76 => X"00000000",
      SEQ_INIT_CMD77 => X"00000000",
      SEQ_INIT_CMD78 => X"00000000",
      SEQ_INIT_CMD79 => X"00000000",
      SEQ_INIT_CMD8 => X"0EE6B465",
      SEQ_INIT_CMD80 => X"00000000",
      SEQ_INIT_CMD81 => X"00000000",
      SEQ_INIT_CMD82 => X"00000000",
      SEQ_INIT_CMD83 => X"00000000",
      SEQ_INIT_CMD84 => X"00000000",
      SEQ_INIT_CMD85 => X"00000000",
      SEQ_INIT_CMD86 => X"00000000",
      SEQ_INIT_CMD87 => X"00000000",
      SEQ_INIT_CMD88 => X"00000000",
      SEQ_INIT_CMD89 => X"00000000",
      SEQ_INIT_CMD9 => X"00001465",
      SEQ_INIT_CMD90 => X"00000000",
      SEQ_INIT_CMD91 => X"00000000",
      SEQ_INIT_CMD92 => X"00000000",
      SEQ_INIT_CMD93 => X"00000000",
      SEQ_INIT_CMD94 => X"00000000",
      SEQ_INIT_CMD95 => X"00000000",
      SEQ_INIT_CMD96 => X"00000000",
      SEQ_INIT_CMD97 => X"00000000",
      SEQ_INIT_CMD98 => X"00000000",
      SEQ_INIT_CMD99 => X"00000000",
      SEQ_INIT_CMD_SET => B"0" & X"60",
      SEQ_INIT_CMD_VALID => B"001" & X"B",
      SEQ_INIT_CNTRL0 => B"00" & X"01",
      SEQ_INIT_CNTRL1 => B"00" & X"01",
      SEQ_INIT_CNTRL10 => B"00" & X"10",
      SEQ_INIT_CNTRL11 => B"00" & X"10",
      SEQ_INIT_CNTRL12 => B"00" & X"10",
      SEQ_INIT_CNTRL13 => B"00" & X"10",
      SEQ_INIT_CNTRL14 => B"00" & X"10",
      SEQ_INIT_CNTRL15 => B"00" & X"10",
      SEQ_INIT_CNTRL16 => B"00" & X"10",
      SEQ_INIT_CNTRL17 => B"00" & X"10",
      SEQ_INIT_CNTRL18 => B"00" & X"10",
      SEQ_INIT_CNTRL19 => B"00" & X"10",
      SEQ_INIT_CNTRL2 => B"00" & X"00",
      SEQ_INIT_CNTRL20 => B"00" & X"10",
      SEQ_INIT_CNTRL21 => B"00" & X"10",
      SEQ_INIT_CNTRL22 => B"00" & X"10",
      SEQ_INIT_CNTRL23 => B"00" & X"10",
      SEQ_INIT_CNTRL24 => B"00" & X"10",
      SEQ_INIT_CNTRL25 => B"00" & X"10",
      SEQ_INIT_CNTRL26 => B"00" & X"10",
      SEQ_INIT_CNTRL27 => B"00" & X"00",
      SEQ_INIT_CNTRL28 => B"00" & X"00",
      SEQ_INIT_CNTRL29 => B"00" & X"00",
      SEQ_INIT_CNTRL3 => B"00" & X"10",
      SEQ_INIT_CNTRL30 => B"00" & X"00",
      SEQ_INIT_CNTRL31 => B"00" & X"00",
      SEQ_INIT_CNTRL32 => B"00" & X"00",
      SEQ_INIT_CNTRL33 => B"00" & X"00",
      SEQ_INIT_CNTRL34 => B"00" & X"00",
      SEQ_INIT_CNTRL35 => B"00" & X"00",
      SEQ_INIT_CNTRL36 => B"00" & X"00",
      SEQ_INIT_CNTRL37 => B"00" & X"00",
      SEQ_INIT_CNTRL38 => B"00" & X"00",
      SEQ_INIT_CNTRL39 => B"00" & X"00",
      SEQ_INIT_CNTRL4 => B"00" & X"10",
      SEQ_INIT_CNTRL40 => B"00" & X"00",
      SEQ_INIT_CNTRL41 => B"00" & X"00",
      SEQ_INIT_CNTRL42 => B"00" & X"00",
      SEQ_INIT_CNTRL43 => B"00" & X"00",
      SEQ_INIT_CNTRL44 => B"00" & X"00",
      SEQ_INIT_CNTRL45 => B"00" & X"00",
      SEQ_INIT_CNTRL46 => B"00" & X"00",
      SEQ_INIT_CNTRL47 => B"00" & X"00",
      SEQ_INIT_CNTRL48 => B"00" & X"00",
      SEQ_INIT_CNTRL49 => B"00" & X"00",
      SEQ_INIT_CNTRL5 => B"00" & X"10",
      SEQ_INIT_CNTRL50 => B"00" & X"00",
      SEQ_INIT_CNTRL51 => B"00" & X"00",
      SEQ_INIT_CNTRL52 => B"00" & X"00",
      SEQ_INIT_CNTRL53 => B"00" & X"00",
      SEQ_INIT_CNTRL54 => B"00" & X"00",
      SEQ_INIT_CNTRL55 => B"00" & X"00",
      SEQ_INIT_CNTRL56 => B"00" & X"00",
      SEQ_INIT_CNTRL57 => B"00" & X"00",
      SEQ_INIT_CNTRL58 => B"00" & X"00",
      SEQ_INIT_CNTRL59 => B"00" & X"00",
      SEQ_INIT_CNTRL6 => B"00" & X"10",
      SEQ_INIT_CNTRL60 => B"00" & X"00",
      SEQ_INIT_CNTRL61 => B"00" & X"00",
      SEQ_INIT_CNTRL62 => B"00" & X"00",
      SEQ_INIT_CNTRL63 => B"00" & X"00",
      SEQ_INIT_CNTRL64 => B"00" & X"00",
      SEQ_INIT_CNTRL65 => B"00" & X"00",
      SEQ_INIT_CNTRL66 => B"00" & X"00",
      SEQ_INIT_CNTRL67 => B"00" & X"00",
      SEQ_INIT_CNTRL68 => B"00" & X"00",
      SEQ_INIT_CNTRL69 => B"00" & X"00",
      SEQ_INIT_CNTRL7 => B"00" & X"10",
      SEQ_INIT_CNTRL70 => B"00" & X"00",
      SEQ_INIT_CNTRL71 => B"00" & X"00",
      SEQ_INIT_CNTRL72 => B"00" & X"00",
      SEQ_INIT_CNTRL73 => B"00" & X"00",
      SEQ_INIT_CNTRL74 => B"00" & X"00",
      SEQ_INIT_CNTRL75 => B"00" & X"00",
      SEQ_INIT_CNTRL76 => B"00" & X"00",
      SEQ_INIT_CNTRL77 => B"00" & X"00",
      SEQ_INIT_CNTRL78 => B"00" & X"00",
      SEQ_INIT_CNTRL79 => B"00" & X"00",
      SEQ_INIT_CNTRL8 => B"00" & X"10",
      SEQ_INIT_CNTRL80 => B"00" & X"00",
      SEQ_INIT_CNTRL81 => B"00" & X"00",
      SEQ_INIT_CNTRL82 => B"00" & X"00",
      SEQ_INIT_CNTRL83 => B"00" & X"00",
      SEQ_INIT_CNTRL84 => B"00" & X"00",
      SEQ_INIT_CNTRL85 => B"00" & X"00",
      SEQ_INIT_CNTRL86 => B"00" & X"00",
      SEQ_INIT_CNTRL87 => B"00" & X"00",
      SEQ_INIT_CNTRL88 => B"00" & X"00",
      SEQ_INIT_CNTRL89 => B"00" & X"00",
      SEQ_INIT_CNTRL9 => B"00" & X"10",
      SEQ_INIT_CNTRL90 => B"00" & X"00",
      SEQ_INIT_CNTRL91 => B"00" & X"00",
      SEQ_INIT_CNTRL92 => B"00" & X"00",
      SEQ_INIT_CNTRL93 => B"00" & X"00",
      SEQ_INIT_CNTRL94 => B"00" & X"00",
      SEQ_INIT_CNTRL95 => B"00" & X"00",
      SEQ_INIT_CNTRL96 => B"00" & X"00",
      SEQ_INIT_CNTRL97 => B"00" & X"00",
      SEQ_INIT_CNTRL98 => B"00" & X"00",
      SEQ_INIT_CNTRL99 => B"00" & X"00",
      SEQ_INIT_CONFIG => B"1" & X"F0F0",
      SEQ_MODE => B"100",
      TXNQ_RD_PRIORITY => B"01" & X"142840",
      TXNQ_WR_PRIORITY => B"1" & X"142840",
      T_TXBIT => '1',
      UB_CLK_MUX => B"00",
      WRITE_BANDWIDTH => 6400.000000,
      XMPU_CONFIG0 => B"0" & X"8",
      XMPU_CONFIG1 => B"0" & X"8",
      XMPU_CONFIG10 => B"0" & X"8",
      XMPU_CONFIG11 => B"0" & X"8",
      XMPU_CONFIG12 => B"0" & X"8",
      XMPU_CONFIG13 => B"0" & X"8",
      XMPU_CONFIG14 => B"0" & X"8",
      XMPU_CONFIG15 => B"0" & X"8",
      XMPU_CONFIG2 => B"0" & X"8",
      XMPU_CONFIG3 => B"0" & X"8",
      XMPU_CONFIG4 => B"0" & X"8",
      XMPU_CONFIG5 => B"0" & X"8",
      XMPU_CONFIG6 => B"0" & X"8",
      XMPU_CONFIG7 => B"0" & X"8",
      XMPU_CONFIG8 => B"0" & X"8",
      XMPU_CONFIG9 => B"0" & X"8",
      XMPU_CTRL => X"B",
      XMPU_END_HI0 => X"0000",
      XMPU_END_HI1 => X"0000",
      XMPU_END_HI10 => X"0000",
      XMPU_END_HI11 => X"0000",
      XMPU_END_HI12 => X"0000",
      XMPU_END_HI13 => X"0000",
      XMPU_END_HI14 => X"0000",
      XMPU_END_HI15 => X"0000",
      XMPU_END_HI2 => X"0000",
      XMPU_END_HI3 => X"0000",
      XMPU_END_HI4 => X"0000",
      XMPU_END_HI5 => X"0000",
      XMPU_END_HI6 => X"0000",
      XMPU_END_HI7 => X"0000",
      XMPU_END_HI8 => X"0000",
      XMPU_END_HI9 => X"0000",
      XMPU_END_LO0 => X"00000000",
      XMPU_END_LO1 => X"00000000",
      XMPU_END_LO10 => X"00000000",
      XMPU_END_LO11 => X"00000000",
      XMPU_END_LO12 => X"00000000",
      XMPU_END_LO13 => X"00000000",
      XMPU_END_LO14 => X"00000000",
      XMPU_END_LO15 => X"00000000",
      XMPU_END_LO2 => X"00000000",
      XMPU_END_LO3 => X"00000000",
      XMPU_END_LO4 => X"00000000",
      XMPU_END_LO5 => X"00000000",
      XMPU_END_LO6 => X"00000000",
      XMPU_END_LO7 => X"00000000",
      XMPU_END_LO8 => X"00000000",
      XMPU_END_LO9 => X"00000000",
      XMPU_MASTER0 => B"00" & X"000000",
      XMPU_MASTER1 => B"00" & X"000000",
      XMPU_MASTER10 => B"00" & X"000000",
      XMPU_MASTER11 => B"00" & X"000000",
      XMPU_MASTER12 => B"00" & X"000000",
      XMPU_MASTER13 => B"00" & X"000000",
      XMPU_MASTER14 => B"00" & X"000000",
      XMPU_MASTER15 => B"00" & X"000000",
      XMPU_MASTER2 => B"00" & X"000000",
      XMPU_MASTER3 => B"00" & X"000000",
      XMPU_MASTER4 => B"00" & X"000000",
      XMPU_MASTER5 => B"00" & X"000000",
      XMPU_MASTER6 => B"00" & X"000000",
      XMPU_MASTER7 => B"00" & X"000000",
      XMPU_MASTER8 => B"00" & X"000000",
      XMPU_MASTER9 => B"00" & X"000000",
      XMPU_START_HI0 => X"0000",
      XMPU_START_HI1 => X"0000",
      XMPU_START_HI10 => X"0000",
      XMPU_START_HI11 => X"0000",
      XMPU_START_HI12 => X"0000",
      XMPU_START_HI13 => X"0000",
      XMPU_START_HI14 => X"0000",
      XMPU_START_HI15 => X"0000",
      XMPU_START_HI2 => X"0000",
      XMPU_START_HI3 => X"0000",
      XMPU_START_HI4 => X"0000",
      XMPU_START_HI5 => X"0000",
      XMPU_START_HI6 => X"0000",
      XMPU_START_HI7 => X"0000",
      XMPU_START_HI8 => X"0000",
      XMPU_START_HI9 => X"0000",
      XMPU_START_LO0 => X"00000000",
      XMPU_START_LO1 => X"00000000",
      XMPU_START_LO10 => X"00000000",
      XMPU_START_LO11 => X"00000000",
      XMPU_START_LO12 => X"00000000",
      XMPU_START_LO13 => X"00000000",
      XMPU_START_LO14 => X"00000000",
      XMPU_START_LO15 => X"00000000",
      XMPU_START_LO2 => X"00000000",
      XMPU_START_LO3 => X"00000000",
      XMPU_START_LO4 => X"00000000",
      XMPU_START_LO5 => X"00000000",
      XMPU_START_LO6 => X"00000000",
      XMPU_START_LO7 => X"00000000",
      XMPU_START_LO8 => X"00000000",
      XMPU_START_LO9 => X"00000000",
      XPI_DATA_NIB_CHAN => B"00" & X"0000",
      XPI_DQS => X"5F",
      XPI_NIB_CHAN => B"000" & X"000000",
      XPI_OE => X"02AB",
      XPI_OE_ALL_NIB => B"100" & X"17",
      XPI_PMI_CONFIG => B"0" & X"00",
      XPI_READ_DBI => B"00",
      XPI_READ_OFFSET => B"00" & X"895",
      XPI_WRDATA_ALL_NIB => B"100" & X"17",
      XPI_WRITE_DM_DBI => X"1"
    )
        port map (
      DBG_PLL1_CLK => NLW_u_ddrmc_main_DBG_PLL1_CLK_UNCONNECTED,
      DMC2PHY_CSSD_TRIG => NLW_u_ddrmc_main_DMC2PHY_CSSD_TRIG_UNCONNECTED,
      DMC2PHY_FIFO_RDEN(26 downto 0) => DMC2PHY_FIFO_RDEN(26 downto 0),
      DMC2PHY_RDCS0(53 downto 0) => DMC2PHY_RDCS0(53 downto 0),
      DMC2PHY_RDCS1(53 downto 0) => DMC2PHY_RDCS1(53 downto 0),
      DMC2PHY_RDEN(53 downto 0) => DMC2PHY_RDEN(53 downto 0),
      DMC2PHY_T_B(53 downto 0) => DMC2PHY_T_B(53 downto 0),
      DMC2PHY_T_TXBIT_0(53 downto 0) => DMC2PHY_T_TXBIT0(53 downto 0),
      DMC2PHY_T_TXBIT_1(53 downto 0) => DMC2PHY_T_TXBIT1(53 downto 0),
      DMC2PHY_T_TXBIT_2(53 downto 0) => DMC2PHY_T_TXBIT2(53 downto 0),
      DMC2PHY_WRCS0(53 downto 0) => DMC2PHY_WRCS0(53 downto 0),
      DMC2PHY_WRCS1(53 downto 0) => DMC2PHY_WRCS1(53 downto 0),
      DMC2PHY_WR_DQ0(107 downto 104) => DMC_D(1251 downto 1248),
      DMC2PHY_WR_DQ0(103 downto 100) => DMC_D(1203 downto 1200),
      DMC2PHY_WR_DQ0(99 downto 96) => DMC_D(1155 downto 1152),
      DMC2PHY_WR_DQ0(95 downto 92) => DMC_D(1107 downto 1104),
      DMC2PHY_WR_DQ0(91 downto 88) => DMC_D(1059 downto 1056),
      DMC2PHY_WR_DQ0(87 downto 84) => DMC_D(1011 downto 1008),
      DMC2PHY_WR_DQ0(83 downto 80) => DMC_D(963 downto 960),
      DMC2PHY_WR_DQ0(79 downto 76) => DMC_D(915 downto 912),
      DMC2PHY_WR_DQ0(75 downto 72) => DMC_D(867 downto 864),
      DMC2PHY_WR_DQ0(71 downto 68) => DMC_D(819 downto 816),
      DMC2PHY_WR_DQ0(67 downto 64) => DMC_D(771 downto 768),
      DMC2PHY_WR_DQ0(63 downto 60) => DMC_D(723 downto 720),
      DMC2PHY_WR_DQ0(59 downto 56) => DMC_D(675 downto 672),
      DMC2PHY_WR_DQ0(55 downto 52) => DMC_D(627 downto 624),
      DMC2PHY_WR_DQ0(51 downto 48) => DMC_D(579 downto 576),
      DMC2PHY_WR_DQ0(47 downto 44) => DMC_D(531 downto 528),
      DMC2PHY_WR_DQ0(43 downto 40) => DMC_D(483 downto 480),
      DMC2PHY_WR_DQ0(39 downto 36) => DMC_D(435 downto 432),
      DMC2PHY_WR_DQ0(35 downto 32) => DMC_D(387 downto 384),
      DMC2PHY_WR_DQ0(31 downto 28) => DMC_D(339 downto 336),
      DMC2PHY_WR_DQ0(27 downto 24) => DMC_D(291 downto 288),
      DMC2PHY_WR_DQ0(23 downto 20) => DMC_D(243 downto 240),
      DMC2PHY_WR_DQ0(19 downto 16) => DMC_D(195 downto 192),
      DMC2PHY_WR_DQ0(15 downto 12) => DMC_D(147 downto 144),
      DMC2PHY_WR_DQ0(11 downto 8) => DMC_D(99 downto 96),
      DMC2PHY_WR_DQ0(7 downto 4) => DMC_D(51 downto 48),
      DMC2PHY_WR_DQ0(3 downto 0) => DMC_D(3 downto 0),
      DMC2PHY_WR_DQ1(107 downto 104) => DMC_D(1259 downto 1256),
      DMC2PHY_WR_DQ1(103 downto 100) => DMC_D(1211 downto 1208),
      DMC2PHY_WR_DQ1(99 downto 96) => DMC_D(1163 downto 1160),
      DMC2PHY_WR_DQ1(95 downto 92) => DMC_D(1115 downto 1112),
      DMC2PHY_WR_DQ1(91 downto 88) => DMC_D(1067 downto 1064),
      DMC2PHY_WR_DQ1(87 downto 84) => DMC_D(1019 downto 1016),
      DMC2PHY_WR_DQ1(83 downto 80) => DMC_D(971 downto 968),
      DMC2PHY_WR_DQ1(79 downto 76) => DMC_D(923 downto 920),
      DMC2PHY_WR_DQ1(75 downto 72) => DMC_D(875 downto 872),
      DMC2PHY_WR_DQ1(71 downto 68) => DMC_D(827 downto 824),
      DMC2PHY_WR_DQ1(67 downto 64) => DMC_D(779 downto 776),
      DMC2PHY_WR_DQ1(63 downto 60) => DMC_D(731 downto 728),
      DMC2PHY_WR_DQ1(59 downto 56) => DMC_D(683 downto 680),
      DMC2PHY_WR_DQ1(55 downto 52) => DMC_D(635 downto 632),
      DMC2PHY_WR_DQ1(51 downto 48) => DMC_D(587 downto 584),
      DMC2PHY_WR_DQ1(47 downto 44) => DMC_D(539 downto 536),
      DMC2PHY_WR_DQ1(43 downto 40) => DMC_D(491 downto 488),
      DMC2PHY_WR_DQ1(39 downto 36) => DMC_D(443 downto 440),
      DMC2PHY_WR_DQ1(35 downto 32) => DMC_D(395 downto 392),
      DMC2PHY_WR_DQ1(31 downto 28) => DMC_D(347 downto 344),
      DMC2PHY_WR_DQ1(27 downto 24) => DMC_D(299 downto 296),
      DMC2PHY_WR_DQ1(23 downto 20) => DMC_D(251 downto 248),
      DMC2PHY_WR_DQ1(19 downto 16) => DMC_D(203 downto 200),
      DMC2PHY_WR_DQ1(15 downto 12) => DMC_D(155 downto 152),
      DMC2PHY_WR_DQ1(11 downto 8) => DMC_D(107 downto 104),
      DMC2PHY_WR_DQ1(7 downto 4) => DMC_D(59 downto 56),
      DMC2PHY_WR_DQ1(3 downto 0) => DMC_D(11 downto 8),
      DMC2PHY_WR_DQ2(107 downto 105) => NLW_u_ddrmc_main_DMC2PHY_WR_DQ2_UNCONNECTED(107 downto 105),
      DMC2PHY_WR_DQ2(104) => u_ddrmc_main_n_249,
      DMC2PHY_WR_DQ2(103 downto 100) => DMC_D(1219 downto 1216),
      DMC2PHY_WR_DQ2(99 downto 96) => DMC_D(1171 downto 1168),
      DMC2PHY_WR_DQ2(95 downto 92) => DMC_D(1123 downto 1120),
      DMC2PHY_WR_DQ2(91 downto 88) => DMC_D(1075 downto 1072),
      DMC2PHY_WR_DQ2(87 downto 84) => DMC_D(1027 downto 1024),
      DMC2PHY_WR_DQ2(83 downto 80) => DMC_D(979 downto 976),
      DMC2PHY_WR_DQ2(79 downto 76) => DMC_D(931 downto 928),
      DMC2PHY_WR_DQ2(75 downto 72) => DMC_D(883 downto 880),
      DMC2PHY_WR_DQ2(71 downto 68) => DMC_D(835 downto 832),
      DMC2PHY_WR_DQ2(67 downto 64) => DMC_D(787 downto 784),
      DMC2PHY_WR_DQ2(63 downto 60) => DMC_D(739 downto 736),
      DMC2PHY_WR_DQ2(59 downto 56) => DMC_D(691 downto 688),
      DMC2PHY_WR_DQ2(55 downto 52) => DMC_D(643 downto 640),
      DMC2PHY_WR_DQ2(51 downto 48) => DMC_D(595 downto 592),
      DMC2PHY_WR_DQ2(47 downto 44) => DMC_D(547 downto 544),
      DMC2PHY_WR_DQ2(43 downto 40) => DMC_D(499 downto 496),
      DMC2PHY_WR_DQ2(39 downto 36) => DMC_D(451 downto 448),
      DMC2PHY_WR_DQ2(35 downto 32) => DMC_D(403 downto 400),
      DMC2PHY_WR_DQ2(31 downto 28) => DMC_D(355 downto 352),
      DMC2PHY_WR_DQ2(27 downto 24) => DMC_D(307 downto 304),
      DMC2PHY_WR_DQ2(23 downto 20) => DMC_D(259 downto 256),
      DMC2PHY_WR_DQ2(19 downto 16) => DMC_D(211 downto 208),
      DMC2PHY_WR_DQ2(15 downto 12) => DMC_D(163 downto 160),
      DMC2PHY_WR_DQ2(11 downto 8) => DMC_D(115 downto 112),
      DMC2PHY_WR_DQ2(7 downto 4) => DMC_D(67 downto 64),
      DMC2PHY_WR_DQ2(3 downto 0) => DMC_D(19 downto 16),
      DMC2PHY_WR_DQ3(107 downto 105) => NLW_u_ddrmc_main_DMC2PHY_WR_DQ3_UNCONNECTED(107 downto 105),
      DMC2PHY_WR_DQ3(104) => u_ddrmc_main_n_357,
      DMC2PHY_WR_DQ3(103 downto 100) => DMC_D(1227 downto 1224),
      DMC2PHY_WR_DQ3(99 downto 96) => DMC_D(1179 downto 1176),
      DMC2PHY_WR_DQ3(95 downto 92) => DMC_D(1131 downto 1128),
      DMC2PHY_WR_DQ3(91 downto 88) => DMC_D(1083 downto 1080),
      DMC2PHY_WR_DQ3(87 downto 84) => DMC_D(1035 downto 1032),
      DMC2PHY_WR_DQ3(83 downto 80) => DMC_D(987 downto 984),
      DMC2PHY_WR_DQ3(79 downto 76) => DMC_D(939 downto 936),
      DMC2PHY_WR_DQ3(75 downto 72) => DMC_D(891 downto 888),
      DMC2PHY_WR_DQ3(71 downto 68) => DMC_D(843 downto 840),
      DMC2PHY_WR_DQ3(67 downto 64) => DMC_D(795 downto 792),
      DMC2PHY_WR_DQ3(63 downto 60) => DMC_D(747 downto 744),
      DMC2PHY_WR_DQ3(59 downto 56) => DMC_D(699 downto 696),
      DMC2PHY_WR_DQ3(55 downto 52) => DMC_D(651 downto 648),
      DMC2PHY_WR_DQ3(51 downto 48) => DMC_D(603 downto 600),
      DMC2PHY_WR_DQ3(47 downto 44) => DMC_D(555 downto 552),
      DMC2PHY_WR_DQ3(43 downto 40) => DMC_D(507 downto 504),
      DMC2PHY_WR_DQ3(39 downto 36) => DMC_D(459 downto 456),
      DMC2PHY_WR_DQ3(35 downto 32) => DMC_D(411 downto 408),
      DMC2PHY_WR_DQ3(31 downto 28) => DMC_D(363 downto 360),
      DMC2PHY_WR_DQ3(27 downto 24) => DMC_D(315 downto 312),
      DMC2PHY_WR_DQ3(23 downto 20) => DMC_D(267 downto 264),
      DMC2PHY_WR_DQ3(19 downto 16) => DMC_D(219 downto 216),
      DMC2PHY_WR_DQ3(15 downto 12) => DMC_D(171 downto 168),
      DMC2PHY_WR_DQ3(11 downto 8) => DMC_D(123 downto 120),
      DMC2PHY_WR_DQ3(7 downto 4) => DMC_D(75 downto 72),
      DMC2PHY_WR_DQ3(3 downto 0) => DMC_D(27 downto 24),
      DMC2PHY_WR_DQ4(107 downto 104) => DMC_D(1283 downto 1280),
      DMC2PHY_WR_DQ4(103 downto 100) => DMC_D(1235 downto 1232),
      DMC2PHY_WR_DQ4(99 downto 96) => DMC_D(1187 downto 1184),
      DMC2PHY_WR_DQ4(95 downto 92) => DMC_D(1139 downto 1136),
      DMC2PHY_WR_DQ4(91 downto 88) => DMC_D(1091 downto 1088),
      DMC2PHY_WR_DQ4(87 downto 84) => DMC_D(1043 downto 1040),
      DMC2PHY_WR_DQ4(83 downto 80) => DMC_D(995 downto 992),
      DMC2PHY_WR_DQ4(79 downto 76) => DMC_D(947 downto 944),
      DMC2PHY_WR_DQ4(75 downto 72) => DMC_D(899 downto 896),
      DMC2PHY_WR_DQ4(71 downto 68) => DMC_D(851 downto 848),
      DMC2PHY_WR_DQ4(67 downto 64) => DMC_D(803 downto 800),
      DMC2PHY_WR_DQ4(63 downto 60) => DMC_D(755 downto 752),
      DMC2PHY_WR_DQ4(59 downto 56) => DMC_D(707 downto 704),
      DMC2PHY_WR_DQ4(55 downto 52) => DMC_D(659 downto 656),
      DMC2PHY_WR_DQ4(51 downto 48) => DMC_D(611 downto 608),
      DMC2PHY_WR_DQ4(47 downto 44) => DMC_D(563 downto 560),
      DMC2PHY_WR_DQ4(43 downto 40) => DMC_D(515 downto 512),
      DMC2PHY_WR_DQ4(39 downto 36) => DMC_D(467 downto 464),
      DMC2PHY_WR_DQ4(35 downto 32) => DMC_D(419 downto 416),
      DMC2PHY_WR_DQ4(31 downto 28) => DMC_D(371 downto 368),
      DMC2PHY_WR_DQ4(27 downto 24) => DMC_D(323 downto 320),
      DMC2PHY_WR_DQ4(23 downto 20) => DMC_D(275 downto 272),
      DMC2PHY_WR_DQ4(19 downto 16) => DMC_D(227 downto 224),
      DMC2PHY_WR_DQ4(15 downto 12) => DMC_D(179 downto 176),
      DMC2PHY_WR_DQ4(11 downto 8) => DMC_D(131 downto 128),
      DMC2PHY_WR_DQ4(7 downto 4) => DMC_D(83 downto 80),
      DMC2PHY_WR_DQ4(3 downto 0) => DMC_D(35 downto 32),
      DMC2PHY_WR_DQ5(107 downto 104) => DMC_D(1291 downto 1288),
      DMC2PHY_WR_DQ5(103 downto 100) => DMC_D(1243 downto 1240),
      DMC2PHY_WR_DQ5(99 downto 96) => DMC_D(1195 downto 1192),
      DMC2PHY_WR_DQ5(95 downto 92) => DMC_D(1147 downto 1144),
      DMC2PHY_WR_DQ5(91 downto 88) => DMC_D(1099 downto 1096),
      DMC2PHY_WR_DQ5(87 downto 84) => DMC_D(1051 downto 1048),
      DMC2PHY_WR_DQ5(83 downto 80) => DMC_D(1003 downto 1000),
      DMC2PHY_WR_DQ5(79 downto 76) => DMC_D(955 downto 952),
      DMC2PHY_WR_DQ5(75 downto 72) => DMC_D(907 downto 904),
      DMC2PHY_WR_DQ5(71 downto 68) => DMC_D(859 downto 856),
      DMC2PHY_WR_DQ5(67 downto 64) => DMC_D(811 downto 808),
      DMC2PHY_WR_DQ5(63 downto 60) => DMC_D(763 downto 760),
      DMC2PHY_WR_DQ5(59 downto 56) => DMC_D(715 downto 712),
      DMC2PHY_WR_DQ5(55 downto 52) => DMC_D(667 downto 664),
      DMC2PHY_WR_DQ5(51 downto 48) => DMC_D(619 downto 616),
      DMC2PHY_WR_DQ5(47 downto 44) => DMC_D(571 downto 568),
      DMC2PHY_WR_DQ5(43 downto 40) => DMC_D(523 downto 520),
      DMC2PHY_WR_DQ5(39 downto 36) => DMC_D(475 downto 472),
      DMC2PHY_WR_DQ5(35 downto 32) => DMC_D(427 downto 424),
      DMC2PHY_WR_DQ5(31 downto 28) => DMC_D(379 downto 376),
      DMC2PHY_WR_DQ5(27 downto 24) => DMC_D(331 downto 328),
      DMC2PHY_WR_DQ5(23 downto 20) => DMC_D(283 downto 280),
      DMC2PHY_WR_DQ5(19 downto 16) => DMC_D(235 downto 232),
      DMC2PHY_WR_DQ5(15 downto 12) => DMC_D(187 downto 184),
      DMC2PHY_WR_DQ5(11 downto 8) => DMC_D(139 downto 136),
      DMC2PHY_WR_DQ5(7 downto 4) => DMC_D(91 downto 88),
      DMC2PHY_WR_DQ5(3 downto 0) => DMC_D(43 downto 40),
      DMC_CLK => mc_clk_xpll,
      DMC_CLK_DESKEW => NLW_u_ddrmc_main_DMC_CLK_DESKEW_UNCONNECTED,
      FROM_NOC_0 => from_noc_0,
      FROM_NOC_1 => from_noc_1,
      FROM_NOC_2 => from_noc_2,
      FROM_NOC_3 => from_noc_3,
      IF_CAL_CAL_BUSY => NLW_u_ddrmc_main_IF_CAL_CAL_BUSY_UNCONNECTED,
      IF_CAL_CAL_DONE => NLW_u_ddrmc_main_IF_CAL_CAL_DONE_UNCONNECTED,
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY => dmc2noc_credit_rdy_0,
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_0_NOC_FLIT(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      IF_DMC2NOC_OUT_0_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_0_NOC_VALID(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      IF_DMC2NOC_OUT_0_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY => dmc2noc_credit_rdy_1,
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_1_NOC_FLIT(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      IF_DMC2NOC_OUT_1_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_1_NOC_VALID(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      IF_DMC2NOC_OUT_1_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RDY => dmc2noc_credit_rdy_2,
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_2_NOC_FLIT(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      IF_DMC2NOC_OUT_2_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_2_NOC_VALID(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      IF_DMC2NOC_OUT_2_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RDY => dmc2noc_credit_rdy_3,
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_3_NOC_FLIT(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      IF_DMC2NOC_OUT_3_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_3_NOC_VALID(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      IF_DMC2NOC_OUT_3_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_VALID_EN_UNCONNECTED,
      IF_DMC_FABRIC_BLI2ILA_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_ACK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2ILA_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_ACK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRACE_CLK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_CLK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRACE_TREADY => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_TREADY_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_UART_RX => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_UART_RX_UNCONNECTED,
      IF_DMC_FABRIC_BLOCK_PERIODIC_CAL => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLOCK_PERIODIC_CAL_UNCONNECTED,
      IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT => NLW_u_ddrmc_main_IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT_UNCONNECTED,
      IF_DMC_FABRIC_ILA2BLI_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_ACK_UNCONNECTED,
      IF_DMC_FABRIC_ILA2BLI_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_PADDR(31 downto 25) => NLW_u_ddrmc_main_IF_DMC_FABRIC_PADDR_UNCONNECTED(31 downto 25),
      IF_DMC_FABRIC_PRDATA(31 downto 29) => NLW_u_ddrmc_main_IF_DMC_FABRIC_PRDATA_UNCONNECTED(31 downto 29),
      IF_DMC_FABRIC_REF_ACK_0(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_0_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_ACK_1(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_1_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_RANK_EN_0(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_0_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_RANK_EN_1(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_1_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_REQ_0 => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_0_UNCONNECTED,
      IF_DMC_FABRIC_REF_REQ_1 => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_1_UNCONNECTED,
      IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_ACK_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_TRACE_TDATA(15 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TDATA_UNCONNECTED(15 downto 0),
      IF_DMC_FABRIC_UB2BLI_TRACE_TVALID => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TVALID_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_UART_TX => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_UART_TX_UNCONNECTED,
      IF_NOC2DMC_IN_0_NOC_CREDIT_RDY => noc2dmc_credit_rdy_0,
      IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_0_NOC_FLIT(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      IF_NOC2DMC_IN_0_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_0_NOC_VALID(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      IF_NOC2DMC_IN_0_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_1_NOC_CREDIT_RDY => noc2dmc_credit_rdy_1,
      IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_1_NOC_FLIT(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      IF_NOC2DMC_IN_1_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_1_NOC_VALID(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      IF_NOC2DMC_IN_1_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_2_NOC_CREDIT_RDY => noc2dmc_credit_rdy_2,
      IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_2_NOC_FLIT(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      IF_NOC2DMC_IN_2_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_2_NOC_VALID(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      IF_NOC2DMC_IN_2_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_3_NOC_CREDIT_RDY => noc2dmc_credit_rdy_3,
      IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_3_NOC_FLIT(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      IF_NOC2DMC_IN_3_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_3_NOC_VALID(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      IF_NOC2DMC_IN_3_NOC_VALID_EN => '0',
      IF_UBLAZE_FABRIC_FABRIC_CLK => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_CLK_UNCONNECTED,
      IF_UBLAZE_FABRIC_FABRIC_RST_N => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_RST_N_UNCONNECTED,
      IF_UBLAZE_FABRIC_PADDR(24 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PADDR_UNCONNECTED(24 downto 0),
      IF_UBLAZE_FABRIC_PENABLE => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PENABLE_UNCONNECTED,
      IF_UBLAZE_FABRIC_PPROT(2 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PPROT_UNCONNECTED(2 downto 0),
      IF_UBLAZE_FABRIC_PRDATA(28 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PRDATA_UNCONNECTED(28 downto 0),
      IF_UBLAZE_FABRIC_PREADY => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PREADY_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSELX => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSELX_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSLVERR => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSLVERR_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSTRB(3 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSTRB_UNCONNECTED(3 downto 0),
      IF_UBLAZE_FABRIC_PWDATA(31 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWDATA_UNCONNECTED(31 downto 0),
      IF_UBLAZE_FABRIC_PWRITE => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWRITE_UNCONNECTED,
      IF_UBLAZE_FABRIC_UB_MISC_IN(2 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_IN_UNCONNECTED(2 downto 0),
      IF_UBLAZE_FABRIC_UB_MISC_OUT(1 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_OUT_UNCONNECTED(1 downto 0),
      NOC_CLK => NLW_u_ddrmc_main_NOC_CLK_UNCONNECTED,
      PHY2DMC_FIFO_EMPTY(26 downto 0) => DMC_FIFO_EMPTY(26 downto 0),
      PHY2DMC_GT_STATUS(26 downto 0) => DMC_GT_STATUS(26 downto 0),
      PHY2DMC_RD_DQ0(107 downto 0) => DMC_Q0(107 downto 0),
      PHY2DMC_RD_DQ1(107 downto 0) => DMC_Q1(107 downto 0),
      PHY2DMC_RD_DQ2(107 downto 0) => DMC_Q2(107 downto 0),
      PHY2DMC_RD_DQ3(107 downto 0) => DMC_Q3(107 downto 0),
      PHY2DMC_RD_DQ4(107 downto 0) => DMC_Q4(107 downto 0),
      PHY2DMC_RD_DQ5(107 downto 0) => DMC_Q5(107 downto 0),
      SYS_RST_NOC_N => NLW_u_ddrmc_main_SYS_RST_NOC_N_UNCONNECTED,
      SYS_RST_PL_N => NLW_u_ddrmc_main_SYS_RST_PL_N_UNCONNECTED,
      SYS_RST_PS_N => NLW_u_ddrmc_main_SYS_RST_PS_N_UNCONNECTED
    );
u_ddrmc_riu: unisim.vcomponents.DDRMC_RIU
     port map (
      IF_DMC2PHY0_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk0(9 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr0(79 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel0(9 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data0(159 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en0(9 downto 0),
      IF_DMC2PHY0_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_0(159 downto 0),
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_0(9),
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_0(7 downto 0),
      IF_DMC2PHY1_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk1(9 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr1(79 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel1(9 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data1(159 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en1(9 downto 0),
      IF_DMC2PHY1_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_1(159 downto 0),
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_1(9),
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_1(7 downto 0),
      IF_DMC2PHY2_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk2(9 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr2(79 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel2(9 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data2(159 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en2(9 downto 0),
      IF_DMC2PHY2_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_2(159 downto 0),
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_2(9),
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_2(7 downto 0)
    );
u_xpll0_bank0: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 1.024000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_PHASE_CTRL => B"00",
      CLKOUT2_DIVIDE => 2,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"00",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '0',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '0',
      DESKEW_DELAY1 => 0,
      DESKEW_DELAY2 => 0,
      DESKEW_DELAY_EN1 => "FALSE",
      DESKEW_DELAY_EN2 => "FALSE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "FALSE",
      DESKEW_MUXIN_SEL => '0',
      DIV4_CLKOUT012 => '0',
      DIV4_CLKOUT3 => '0',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank0_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank0_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => bank1_clkout0,
      CLKIN1_DESKEW => NLW_u_xpll0_bank0_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank0_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => NLW_u_xpll0_bank0_CLKOUT0_UNCONNECTED,
      CLKOUT1 => NLW_u_xpll0_bank0_CLKOUT1_UNCONNECTED,
      CLKOUT2 => NLW_u_xpll0_bank0_CLKOUT2_UNCONNECTED,
      CLKOUT3 => NLW_u_xpll0_bank0_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clktoxphy(0),
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => NLW_u_xpll0_bank0_CLKOUTPHY_CASC_OUT_UNCONNECTED,
      DADDR(6 downto 0) => NLW_u_xpll0_bank0_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank0_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank0_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank0_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank0_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank0_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank0_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank0_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank0_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank0_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank0_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank0_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank0_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank0_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank0_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr0(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk0(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel0(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_0(159 downto 144),
      RIU_VALID => riu2dmc_valid_0(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data0(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en0(9),
      RST => '0'
    );
u_xpll0_bank1: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 39,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 4.992000,
      CLKOUT0_DIVIDE => 4,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 213.750000,
      CLKOUT1_PHASE_CTRL => B"11",
      CLKOUT2_DIVIDE => 4,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"01",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '1',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '1',
      DESKEW_DELAY1 => 12,
      DESKEW_DELAY2 => 15,
      DESKEW_DELAY_EN1 => "TRUE",
      DESKEW_DELAY_EN2 => "TRUE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "TRUE",
      DESKEW_MUXIN_SEL => '1',
      DIV4_CLKOUT012 => '1',
      DIV4_CLKOUT3 => '1',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank1_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank1_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => sys_clk_O,
      CLKIN1_DESKEW => NLW_u_xpll0_bank1_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank1_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => bank1_clkout0,
      CLKOUT1 => mc_clk_xpll,
      CLKOUT2 => bank1_xpll0_fifo_rd_clk,
      CLKOUT3 => NLW_u_xpll0_bank1_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clk_xpll,
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => bank1_xpll_clkoutphy_casc_out,
      DADDR(6 downto 0) => NLW_u_xpll0_bank1_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank1_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank1_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank1_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank1_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank1_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank1_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank1_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank1_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank1_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank1_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank1_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank1_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank1_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank1_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr1(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk1(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel1(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_1(159 downto 144),
      RIU_VALID => riu2dmc_valid_1(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data1(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en1(9),
      RST => '0'
    );
u_xpll0_bank2: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 1.024000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_PHASE_CTRL => B"00",
      CLKOUT2_DIVIDE => 2,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"00",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '0',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '0',
      DESKEW_DELAY1 => 0,
      DESKEW_DELAY2 => 0,
      DESKEW_DELAY_EN1 => "FALSE",
      DESKEW_DELAY_EN2 => "FALSE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "FALSE",
      DESKEW_MUXIN_SEL => '0',
      DIV4_CLKOUT012 => '0',
      DIV4_CLKOUT3 => '0',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank2_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank2_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => bank1_clkout0,
      CLKIN1_DESKEW => NLW_u_xpll0_bank2_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank2_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => NLW_u_xpll0_bank2_CLKOUT0_UNCONNECTED,
      CLKOUT1 => NLW_u_xpll0_bank2_CLKOUT1_UNCONNECTED,
      CLKOUT2 => NLW_u_xpll0_bank2_CLKOUT2_UNCONNECTED,
      CLKOUT3 => NLW_u_xpll0_bank2_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clktoxphy(2),
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => NLW_u_xpll0_bank2_CLKOUTPHY_CASC_OUT_UNCONNECTED,
      DADDR(6 downto 0) => NLW_u_xpll0_bank2_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank2_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank2_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank2_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank2_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank2_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank2_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank2_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank2_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank2_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank2_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank2_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank2_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank2_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank2_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr2(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk2(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel2(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_2(159 downto 144),
      RIU_VALID => riu2dmc_valid_2(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data2(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en2(9),
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy_wrapper is
  port (
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy_wrapper : entity is "bd_28ba_MC1_ddrc_0_phy_wrapper";
end vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy_wrapper;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy_wrapper is
  signal DMC2PHY_FIFO_RDEN : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC2PHY_RDCS0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_RDCS1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_RDEN : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_B : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_T_TXBIT2 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_WRCS0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC2PHY_WRCS1 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal DMC_D : STD_LOGIC_VECTOR ( 1291 downto 0 );
  signal DMC_FIFO_EMPTY : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC_GT_STATUS : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal DMC_Q0 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q1 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q2 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q3 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q4 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal DMC_Q5 : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal bank1_clkout0 : STD_LOGIC;
  signal bank1_xpll0_fifo_rd_clk : STD_LOGIC;
  signal bank1_xpll_clkoutphy_casc_out : STD_LOGIC;
  signal mc_clk_xpll : STD_LOGIC;
  signal pll_clk_xpll : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of pll_clk_xpll : signal is std.standard.true;
  signal pll_clktoxphy : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal riu2dmc_rd_data_0 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_rd_data_1 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_rd_data_2 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2dmc_valid_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2dmc_valid_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2dmc_valid_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2phy_ctrl_clk2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_addr0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_addr1 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_addr2 : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal riu2xphy_nibble_sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_nibble_sel1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_nibble_sel2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_data0 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_data1 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_data2 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal riu2xphy_wr_en0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_en1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal riu2xphy_wr_en2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sys_clk_O : STD_LOGIC;
  signal u_ddrmc_main_n_249 : STD_LOGIC;
  signal u_ddrmc_main_n_357 : STD_LOGIC;
  signal NLW_u_ddrmc_main_DBG_PLL1_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC2PHY_CSSD_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC_CLK_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_CAL_CAL_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_CAL_CAL_DONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_FLIT_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_VALID_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_UART_RX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_BLOCK_PERIODIC_CAL_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_ACK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRIG_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_UART_TX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_RST_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PENABLE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSELX_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSLVERR_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWRITE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_NOC_CLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_NOC_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_PL_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_SYS_RST_PS_N_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddrmc_main_DMC2PHY_WR_DQ2_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 105 );
  signal NLW_u_ddrmc_main_DMC2PHY_WR_DQ3_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 105 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_PADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 25 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_PRDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PRDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_IN_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_ddrmc_riu_IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED : STD_LOGIC_VECTOR ( 10 to 10 );
  signal NLW_u_xpll0_bank0_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_CLKOUTPHY_CASC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank0_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank0_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank0_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank1_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank1_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank1_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank1_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank2_CLKFB1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKFB2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKIN1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKIN2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_CLKOUTPHY_CASC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED1_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED2_DESKEW_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_LOCKED_FB_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSEN_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_PSINCDEC_UNCONNECTED : STD_LOGIC;
  signal NLW_u_xpll0_bank2_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_u_xpll0_bank2_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_u_xpll0_bank2_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of CH0_RST0_OBUF : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of CH0_RST0_OBUF : label is "DONT_CARE";
  attribute BOX_TYPE of CH1_RST_OBUF : label is "PRIMITIVE";
  attribute CAPACITANCE of CH1_RST_OBUF : label is "DONT_CARE";
  attribute BOX_TYPE of u_SYS_CLK_O : label is "PRIMITIVE";
  attribute CAPACITANCE of u_SYS_CLK_O : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of u_SYS_CLK_O : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of u_SYS_CLK_O : label is "AUTO";
  attribute BOX_TYPE of u_ddrmc_main : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_ddrmc_main : label is std.standard.true;
  attribute BOX_TYPE of u_ddrmc_riu : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_ddrmc_riu : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank0 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank0 : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank1 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank1 : label is std.standard.true;
  attribute BOX_TYPE of u_xpll0_bank2 : label is "PRIMITIVE";
  attribute DONT_TOUCH of u_xpll0_bank2 : label is std.standard.true;
begin
  DMC_FIFO_EMPTY(17) <= 'Z';
  DMC_FIFO_EMPTY(26) <= 'Z';
  DMC_FIFO_EMPTY(8) <= 'Z';
  DMC_GT_STATUS(17) <= 'Z';
  DMC_GT_STATUS(26) <= 'Z';
  DMC_GT_STATUS(8) <= 'Z';
  DMC_Q0(104) <= 'Z';
  DMC_Q0(105) <= 'Z';
  DMC_Q0(106) <= 'Z';
  DMC_Q0(107) <= 'Z';
  DMC_Q0(32) <= 'Z';
  DMC_Q0(33) <= 'Z';
  DMC_Q0(34) <= 'Z';
  DMC_Q0(35) <= 'Z';
  DMC_Q0(68) <= 'Z';
  DMC_Q0(69) <= 'Z';
  DMC_Q0(70) <= 'Z';
  DMC_Q0(71) <= 'Z';
  DMC_Q1(104) <= 'Z';
  DMC_Q1(105) <= 'Z';
  DMC_Q1(106) <= 'Z';
  DMC_Q1(107) <= 'Z';
  DMC_Q1(32) <= 'Z';
  DMC_Q1(33) <= 'Z';
  DMC_Q1(34) <= 'Z';
  DMC_Q1(35) <= 'Z';
  DMC_Q1(68) <= 'Z';
  DMC_Q1(69) <= 'Z';
  DMC_Q1(70) <= 'Z';
  DMC_Q1(71) <= 'Z';
  DMC_Q2(104) <= 'Z';
  DMC_Q2(105) <= 'Z';
  DMC_Q2(106) <= 'Z';
  DMC_Q2(107) <= 'Z';
  DMC_Q2(32) <= 'Z';
  DMC_Q2(33) <= 'Z';
  DMC_Q2(34) <= 'Z';
  DMC_Q2(35) <= 'Z';
  DMC_Q2(68) <= 'Z';
  DMC_Q2(69) <= 'Z';
  DMC_Q2(70) <= 'Z';
  DMC_Q2(71) <= 'Z';
  DMC_Q3(104) <= 'Z';
  DMC_Q3(105) <= 'Z';
  DMC_Q3(106) <= 'Z';
  DMC_Q3(107) <= 'Z';
  DMC_Q3(32) <= 'Z';
  DMC_Q3(33) <= 'Z';
  DMC_Q3(34) <= 'Z';
  DMC_Q3(35) <= 'Z';
  DMC_Q3(68) <= 'Z';
  DMC_Q3(69) <= 'Z';
  DMC_Q3(70) <= 'Z';
  DMC_Q3(71) <= 'Z';
  DMC_Q4(104) <= 'Z';
  DMC_Q4(105) <= 'Z';
  DMC_Q4(106) <= 'Z';
  DMC_Q4(107) <= 'Z';
  DMC_Q4(32) <= 'Z';
  DMC_Q4(33) <= 'Z';
  DMC_Q4(34) <= 'Z';
  DMC_Q4(35) <= 'Z';
  DMC_Q4(68) <= 'Z';
  DMC_Q4(69) <= 'Z';
  DMC_Q4(70) <= 'Z';
  DMC_Q4(71) <= 'Z';
  DMC_Q5(104) <= 'Z';
  DMC_Q5(105) <= 'Z';
  DMC_Q5(106) <= 'Z';
  DMC_Q5(107) <= 'Z';
  DMC_Q5(32) <= 'Z';
  DMC_Q5(33) <= 'Z';
  DMC_Q5(34) <= 'Z';
  DMC_Q5(35) <= 'Z';
  DMC_Q5(68) <= 'Z';
  DMC_Q5(69) <= 'Z';
  DMC_Q5(70) <= 'Z';
  DMC_Q5(71) <= 'Z';
  riu2dmc_rd_data_0(128) <= 'Z';
  riu2dmc_rd_data_0(129) <= 'Z';
  riu2dmc_rd_data_0(130) <= 'Z';
  riu2dmc_rd_data_0(131) <= 'Z';
  riu2dmc_rd_data_0(132) <= 'Z';
  riu2dmc_rd_data_0(133) <= 'Z';
  riu2dmc_rd_data_0(134) <= 'Z';
  riu2dmc_rd_data_0(135) <= 'Z';
  riu2dmc_rd_data_0(136) <= 'Z';
  riu2dmc_rd_data_0(137) <= 'Z';
  riu2dmc_rd_data_0(138) <= 'Z';
  riu2dmc_rd_data_0(139) <= 'Z';
  riu2dmc_rd_data_0(140) <= 'Z';
  riu2dmc_rd_data_0(141) <= 'Z';
  riu2dmc_rd_data_0(142) <= 'Z';
  riu2dmc_rd_data_0(143) <= 'Z';
  riu2dmc_rd_data_1(128) <= 'Z';
  riu2dmc_rd_data_1(129) <= 'Z';
  riu2dmc_rd_data_1(130) <= 'Z';
  riu2dmc_rd_data_1(131) <= 'Z';
  riu2dmc_rd_data_1(132) <= 'Z';
  riu2dmc_rd_data_1(133) <= 'Z';
  riu2dmc_rd_data_1(134) <= 'Z';
  riu2dmc_rd_data_1(135) <= 'Z';
  riu2dmc_rd_data_1(136) <= 'Z';
  riu2dmc_rd_data_1(137) <= 'Z';
  riu2dmc_rd_data_1(138) <= 'Z';
  riu2dmc_rd_data_1(139) <= 'Z';
  riu2dmc_rd_data_1(140) <= 'Z';
  riu2dmc_rd_data_1(141) <= 'Z';
  riu2dmc_rd_data_1(142) <= 'Z';
  riu2dmc_rd_data_1(143) <= 'Z';
  riu2dmc_rd_data_2(128) <= 'Z';
  riu2dmc_rd_data_2(129) <= 'Z';
  riu2dmc_rd_data_2(130) <= 'Z';
  riu2dmc_rd_data_2(131) <= 'Z';
  riu2dmc_rd_data_2(132) <= 'Z';
  riu2dmc_rd_data_2(133) <= 'Z';
  riu2dmc_rd_data_2(134) <= 'Z';
  riu2dmc_rd_data_2(135) <= 'Z';
  riu2dmc_rd_data_2(136) <= 'Z';
  riu2dmc_rd_data_2(137) <= 'Z';
  riu2dmc_rd_data_2(138) <= 'Z';
  riu2dmc_rd_data_2(139) <= 'Z';
  riu2dmc_rd_data_2(140) <= 'Z';
  riu2dmc_rd_data_2(141) <= 'Z';
  riu2dmc_rd_data_2(142) <= 'Z';
  riu2dmc_rd_data_2(143) <= 'Z';
BANK_WRAPPER_INST0: entity work.\vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1\
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk0(7 downto 0),
      D(191 downto 188) => DMC_D(379 downto 376),
      D(187 downto 184) => DMC_D(371 downto 368),
      D(183 downto 180) => DMC_D(363 downto 360),
      D(179 downto 176) => DMC_D(355 downto 352),
      D(175 downto 172) => DMC_D(347 downto 344),
      D(171 downto 168) => DMC_D(339 downto 336),
      D(167 downto 164) => DMC_D(331 downto 328),
      D(163 downto 160) => DMC_D(323 downto 320),
      D(159 downto 156) => DMC_D(315 downto 312),
      D(155 downto 152) => DMC_D(307 downto 304),
      D(151 downto 148) => DMC_D(299 downto 296),
      D(147 downto 144) => DMC_D(291 downto 288),
      D(143 downto 140) => DMC_D(283 downto 280),
      D(139 downto 136) => DMC_D(275 downto 272),
      D(135 downto 132) => DMC_D(267 downto 264),
      D(131 downto 128) => DMC_D(259 downto 256),
      D(127 downto 124) => DMC_D(251 downto 248),
      D(123 downto 120) => DMC_D(243 downto 240),
      D(119 downto 116) => DMC_D(235 downto 232),
      D(115 downto 112) => DMC_D(227 downto 224),
      D(111 downto 108) => DMC_D(219 downto 216),
      D(107 downto 104) => DMC_D(211 downto 208),
      D(103 downto 100) => DMC_D(203 downto 200),
      D(99 downto 96) => DMC_D(195 downto 192),
      D(95 downto 92) => DMC_D(187 downto 184),
      D(91 downto 88) => DMC_D(179 downto 176),
      D(87 downto 84) => DMC_D(171 downto 168),
      D(83 downto 80) => DMC_D(163 downto 160),
      D(79 downto 76) => DMC_D(155 downto 152),
      D(75 downto 72) => DMC_D(147 downto 144),
      D(71 downto 68) => DMC_D(139 downto 136),
      D(67 downto 64) => DMC_D(131 downto 128),
      D(63 downto 60) => DMC_D(123 downto 120),
      D(59 downto 56) => DMC_D(115 downto 112),
      D(55 downto 52) => DMC_D(107 downto 104),
      D(51 downto 48) => DMC_D(99 downto 96),
      D(47 downto 44) => DMC_D(91 downto 88),
      D(43 downto 40) => DMC_D(83 downto 80),
      D(39 downto 36) => DMC_D(75 downto 72),
      D(35 downto 32) => DMC_D(67 downto 64),
      D(31 downto 28) => DMC_D(59 downto 56),
      D(27 downto 24) => DMC_D(51 downto 48),
      D(23 downto 20) => DMC_D(43 downto 40),
      D(19 downto 16) => DMC_D(35 downto 32),
      D(15 downto 12) => DMC_D(27 downto 24),
      D(11 downto 8) => DMC_D(19 downto 16),
      D(7 downto 4) => DMC_D(11 downto 8),
      D(3 downto 0) => DMC_D(3 downto 0),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(7 downto 0),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(7 downto 0),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(7 downto 0),
      IOB(21 downto 20) => ch1_lpddr4_dq_a(3 downto 2),
      IOB(19) => ch1_lpddr4_dq_a(0),
      IOB(18) => ch1_lpddr4_dq_a(7),
      IOB(17) => ch1_lpddr4_dmi_a(0),
      IOB(16) => ch1_lpddr4_dq_a(1),
      IOB(15 downto 13) => ch1_lpddr4_dq_a(6 downto 4),
      IOB(12) => ch1_lpddr4_dqs_c_a(0),
      IOB(11) => ch1_lpddr4_dqs_t_a(0),
      IOB(10) => ch1_lpddr4_dq_b(1),
      IOB(9 downto 7) => ch1_lpddr4_dq_b(6 downto 4),
      IOB(6) => ch1_lpddr4_dqs_c_b(0),
      IOB(5) => ch1_lpddr4_dqs_t_b(0),
      IOB(4 downto 3) => ch1_lpddr4_dq_b(3 downto 2),
      IOB(2) => ch1_lpddr4_dq_b(7),
      IOB(1) => ch1_lpddr4_dq_b(0),
      IOB(0) => ch1_lpddr4_dmi_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(19) => ch1_lpddr4_cke_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(18 downto 17) => ch1_lpddr4_ca_a(5 downto 4),
      \IOB_SINGLE[46].I_OBUF_0\(16) => ch1_lpddr4_ck_c_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(15) => ch1_lpddr4_ck_t_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(14) => ch1_lpddr4_ca_a(2),
      \IOB_SINGLE[46].I_OBUF_0\(13) => ch1_lpddr4_ca_a(3),
      \IOB_SINGLE[46].I_OBUF_0\(12) => ch1_lpddr4_ca_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(11) => ch1_lpddr4_ca_a(1),
      \IOB_SINGLE[46].I_OBUF_0\(10) => ch1_lpddr4_cs_a(0),
      \IOB_SINGLE[46].I_OBUF_0\(9) => ch1_lpddr4_cs_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(8 downto 7) => ch1_lpddr4_ca_b(1 downto 0),
      \IOB_SINGLE[46].I_OBUF_0\(6) => ch1_lpddr4_ca_b(3),
      \IOB_SINGLE[46].I_OBUF_0\(5) => ch1_lpddr4_ca_b(4),
      \IOB_SINGLE[46].I_OBUF_0\(4) => ch1_lpddr4_ck_c_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(3) => ch1_lpddr4_ck_t_b(0),
      \IOB_SINGLE[46].I_OBUF_0\(2) => ch1_lpddr4_ca_b(2),
      \IOB_SINGLE[46].I_OBUF_0\(1) => ch1_lpddr4_ca_b(5),
      \IOB_SINGLE[46].I_OBUF_0\(0) => ch1_lpddr4_cke_b(0),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(15 downto 0),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(15 downto 0),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(15 downto 0),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(15 downto 0),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(15 downto 0),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(15 downto 0),
      Q(191 downto 188) => DMC_Q5(31 downto 28),
      Q(187 downto 184) => DMC_Q4(31 downto 28),
      Q(183 downto 180) => DMC_Q3(31 downto 28),
      Q(179 downto 176) => DMC_Q2(31 downto 28),
      Q(175 downto 172) => DMC_Q1(31 downto 28),
      Q(171 downto 168) => DMC_Q0(31 downto 28),
      Q(167 downto 164) => DMC_Q5(27 downto 24),
      Q(163 downto 160) => DMC_Q4(27 downto 24),
      Q(159 downto 156) => DMC_Q3(27 downto 24),
      Q(155 downto 152) => DMC_Q2(27 downto 24),
      Q(151 downto 148) => DMC_Q1(27 downto 24),
      Q(147 downto 144) => DMC_Q0(27 downto 24),
      Q(143 downto 140) => DMC_Q5(23 downto 20),
      Q(139 downto 136) => DMC_Q4(23 downto 20),
      Q(135 downto 132) => DMC_Q3(23 downto 20),
      Q(131 downto 128) => DMC_Q2(23 downto 20),
      Q(127 downto 124) => DMC_Q1(23 downto 20),
      Q(123 downto 120) => DMC_Q0(23 downto 20),
      Q(119 downto 116) => DMC_Q5(19 downto 16),
      Q(115 downto 112) => DMC_Q4(19 downto 16),
      Q(111 downto 108) => DMC_Q3(19 downto 16),
      Q(107 downto 104) => DMC_Q2(19 downto 16),
      Q(103 downto 100) => DMC_Q1(19 downto 16),
      Q(99 downto 96) => DMC_Q0(19 downto 16),
      Q(95 downto 92) => DMC_Q5(15 downto 12),
      Q(91 downto 88) => DMC_Q4(15 downto 12),
      Q(87 downto 84) => DMC_Q3(15 downto 12),
      Q(83 downto 80) => DMC_Q2(15 downto 12),
      Q(79 downto 76) => DMC_Q1(15 downto 12),
      Q(75 downto 72) => DMC_Q0(15 downto 12),
      Q(71 downto 68) => DMC_Q5(11 downto 8),
      Q(67 downto 64) => DMC_Q4(11 downto 8),
      Q(63 downto 60) => DMC_Q3(11 downto 8),
      Q(59 downto 56) => DMC_Q2(11 downto 8),
      Q(55 downto 52) => DMC_Q1(11 downto 8),
      Q(51 downto 48) => DMC_Q0(11 downto 8),
      Q(47 downto 44) => DMC_Q5(7 downto 4),
      Q(43 downto 40) => DMC_Q4(7 downto 4),
      Q(39 downto 36) => DMC_Q3(7 downto 4),
      Q(35 downto 32) => DMC_Q2(7 downto 4),
      Q(31 downto 28) => DMC_Q1(7 downto 4),
      Q(27 downto 24) => DMC_Q0(7 downto 4),
      Q(23 downto 20) => DMC_Q5(3 downto 0),
      Q(19 downto 16) => DMC_Q4(3 downto 0),
      Q(15 downto 12) => DMC_Q3(3 downto 0),
      Q(11 downto 8) => DMC_Q2(3 downto 0),
      Q(7 downto 4) => DMC_Q1(3 downto 0),
      Q(3 downto 0) => DMC_Q0(3 downto 0),
      RIU_ADDR(63 downto 0) => riu2xphy_addr0(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel0(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_0(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_0(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data0(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en0(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT0(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      pll_clktoxphy(0) => pll_clktoxphy(0)
    );
BANK_WRAPPER_INST1: entity work.\vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0\
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk1(7 downto 0),
      D(191 downto 188) => DMC_D(811 downto 808),
      D(187 downto 184) => DMC_D(803 downto 800),
      D(183 downto 180) => DMC_D(795 downto 792),
      D(179 downto 176) => DMC_D(787 downto 784),
      D(175 downto 172) => DMC_D(779 downto 776),
      D(171 downto 168) => DMC_D(771 downto 768),
      D(167 downto 164) => DMC_D(763 downto 760),
      D(163 downto 160) => DMC_D(755 downto 752),
      D(159 downto 156) => DMC_D(747 downto 744),
      D(155 downto 152) => DMC_D(739 downto 736),
      D(151 downto 148) => DMC_D(731 downto 728),
      D(147 downto 144) => DMC_D(723 downto 720),
      D(143 downto 140) => DMC_D(715 downto 712),
      D(139 downto 136) => DMC_D(707 downto 704),
      D(135 downto 132) => DMC_D(699 downto 696),
      D(131 downto 128) => DMC_D(691 downto 688),
      D(127 downto 124) => DMC_D(683 downto 680),
      D(123 downto 120) => DMC_D(675 downto 672),
      D(119 downto 116) => DMC_D(667 downto 664),
      D(115 downto 112) => DMC_D(659 downto 656),
      D(111 downto 108) => DMC_D(651 downto 648),
      D(107 downto 104) => DMC_D(643 downto 640),
      D(103 downto 100) => DMC_D(635 downto 632),
      D(99 downto 96) => DMC_D(627 downto 624),
      D(95 downto 92) => DMC_D(619 downto 616),
      D(91 downto 88) => DMC_D(611 downto 608),
      D(87 downto 84) => DMC_D(603 downto 600),
      D(83 downto 80) => DMC_D(595 downto 592),
      D(79 downto 76) => DMC_D(587 downto 584),
      D(75 downto 72) => DMC_D(579 downto 576),
      D(71 downto 68) => DMC_D(571 downto 568),
      D(67 downto 64) => DMC_D(563 downto 560),
      D(63 downto 60) => DMC_D(555 downto 552),
      D(59 downto 56) => DMC_D(547 downto 544),
      D(55 downto 52) => DMC_D(539 downto 536),
      D(51 downto 48) => DMC_D(531 downto 528),
      D(47 downto 44) => DMC_D(523 downto 520),
      D(43 downto 40) => DMC_D(515 downto 512),
      D(39 downto 36) => DMC_D(507 downto 504),
      D(35 downto 32) => DMC_D(499 downto 496),
      D(31 downto 28) => DMC_D(491 downto 488),
      D(27 downto 24) => DMC_D(483 downto 480),
      D(23 downto 20) => DMC_D(475 downto 472),
      D(19 downto 16) => DMC_D(467 downto 464),
      D(15 downto 12) => DMC_D(459 downto 456),
      D(11 downto 8) => DMC_D(451 downto 448),
      D(7 downto 4) => DMC_D(443 downto 440),
      D(3 downto 0) => DMC_D(435 downto 432),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(16 downto 9),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(16 downto 9),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(16 downto 9),
      IOB(43 downto 42) => ch0_lpddr4_dq_b(5 downto 4),
      IOB(41 downto 40) => ch0_lpddr4_dq_b(1 downto 0),
      IOB(39) => ch0_lpddr4_dqs_c_b(0),
      IOB(38) => ch0_lpddr4_dqs_t_b(0),
      IOB(37) => ch0_lpddr4_dq_b(2),
      IOB(36) => ch0_lpddr4_dq_b(3),
      IOB(35) => ch0_lpddr4_dq_b(6),
      IOB(34) => ch0_lpddr4_dq_b(7),
      IOB(33) => ch0_lpddr4_dmi_b(0),
      IOB(32 downto 31) => ch1_lpddr4_dq_b(10 downto 9),
      IOB(30) => ch1_lpddr4_dq_b(12),
      IOB(29) => ch1_lpddr4_dq_b(14),
      IOB(28) => ch1_lpddr4_dqs_c_b(1),
      IOB(27) => ch1_lpddr4_dqs_t_b(1),
      IOB(26) => ch1_lpddr4_dq_b(13),
      IOB(25) => ch1_lpddr4_dq_b(11),
      IOB(24) => ch1_lpddr4_dq_b(8),
      IOB(23) => ch1_lpddr4_dq_b(15),
      IOB(22) => ch1_lpddr4_dmi_b(1),
      IOB(21 downto 18) => ch0_lpddr4_dq_a(3 downto 0),
      IOB(17) => ch0_lpddr4_dqs_c_a(0),
      IOB(16) => ch0_lpddr4_dqs_t_a(0),
      IOB(15 downto 14) => ch0_lpddr4_dq_a(5 downto 4),
      IOB(13) => ch0_lpddr4_dq_a(6),
      IOB(12) => ch0_lpddr4_dq_a(7),
      IOB(11) => ch0_lpddr4_dmi_a(0),
      IOB(10 downto 9) => ch1_lpddr4_dq_a(13 downto 12),
      IOB(8) => ch1_lpddr4_dq_a(14),
      IOB(7) => ch1_lpddr4_dq_a(15),
      IOB(6) => ch1_lpddr4_dmi_a(1),
      IOB(5 downto 4) => ch1_lpddr4_dq_a(9 downto 8),
      IOB(3) => ch1_lpddr4_dq_a(10),
      IOB(2) => ch1_lpddr4_dq_a(11),
      IOB(1) => ch1_lpddr4_dqs_c_a(1),
      IOB(0) => ch1_lpddr4_dqs_t_a(1),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(33 downto 18),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(33 downto 18),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(33 downto 18),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(33 downto 18),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(33 downto 18),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(33 downto 18),
      Q(191 downto 188) => DMC_Q5(67 downto 64),
      Q(187 downto 184) => DMC_Q4(67 downto 64),
      Q(183 downto 180) => DMC_Q3(67 downto 64),
      Q(179 downto 176) => DMC_Q2(67 downto 64),
      Q(175 downto 172) => DMC_Q1(67 downto 64),
      Q(171 downto 168) => DMC_Q0(67 downto 64),
      Q(167 downto 164) => DMC_Q5(63 downto 60),
      Q(163 downto 160) => DMC_Q4(63 downto 60),
      Q(159 downto 156) => DMC_Q3(63 downto 60),
      Q(155 downto 152) => DMC_Q2(63 downto 60),
      Q(151 downto 148) => DMC_Q1(63 downto 60),
      Q(147 downto 144) => DMC_Q0(63 downto 60),
      Q(143 downto 140) => DMC_Q5(59 downto 56),
      Q(139 downto 136) => DMC_Q4(59 downto 56),
      Q(135 downto 132) => DMC_Q3(59 downto 56),
      Q(131 downto 128) => DMC_Q2(59 downto 56),
      Q(127 downto 124) => DMC_Q1(59 downto 56),
      Q(123 downto 120) => DMC_Q0(59 downto 56),
      Q(119 downto 116) => DMC_Q5(55 downto 52),
      Q(115 downto 112) => DMC_Q4(55 downto 52),
      Q(111 downto 108) => DMC_Q3(55 downto 52),
      Q(107 downto 104) => DMC_Q2(55 downto 52),
      Q(103 downto 100) => DMC_Q1(55 downto 52),
      Q(99 downto 96) => DMC_Q0(55 downto 52),
      Q(95 downto 92) => DMC_Q5(51 downto 48),
      Q(91 downto 88) => DMC_Q4(51 downto 48),
      Q(87 downto 84) => DMC_Q3(51 downto 48),
      Q(83 downto 80) => DMC_Q2(51 downto 48),
      Q(79 downto 76) => DMC_Q1(51 downto 48),
      Q(75 downto 72) => DMC_Q0(51 downto 48),
      Q(71 downto 68) => DMC_Q5(47 downto 44),
      Q(67 downto 64) => DMC_Q4(47 downto 44),
      Q(63 downto 60) => DMC_Q3(47 downto 44),
      Q(59 downto 56) => DMC_Q2(47 downto 44),
      Q(55 downto 52) => DMC_Q1(47 downto 44),
      Q(51 downto 48) => DMC_Q0(47 downto 44),
      Q(47 downto 44) => DMC_Q5(43 downto 40),
      Q(43 downto 40) => DMC_Q4(43 downto 40),
      Q(39 downto 36) => DMC_Q3(43 downto 40),
      Q(35 downto 32) => DMC_Q2(43 downto 40),
      Q(31 downto 28) => DMC_Q1(43 downto 40),
      Q(27 downto 24) => DMC_Q0(43 downto 40),
      Q(23 downto 20) => DMC_Q5(39 downto 36),
      Q(19 downto 16) => DMC_Q4(39 downto 36),
      Q(15 downto 12) => DMC_Q3(39 downto 36),
      Q(11 downto 8) => DMC_Q2(39 downto 36),
      Q(7 downto 4) => DMC_Q1(39 downto 36),
      Q(3 downto 0) => DMC_Q0(39 downto 36),
      RIU_ADDR(63 downto 0) => riu2xphy_addr1(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel1(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_1(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_1(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data1(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en1(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT1(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      \out\ => pll_clk_xpll
    );
BANK_WRAPPER_INST2: entity work.vitis_design_noc_lpddr4_0_advanced_io_wizard_phy_v1_0_bank_wrapper
     port map (
      CTRL_CLK(7 downto 0) => riu2phy_ctrl_clk2(7 downto 0),
      D(191 downto 188) => DMC_D(1243 downto 1240),
      D(187 downto 184) => DMC_D(1235 downto 1232),
      D(183 downto 180) => DMC_D(1227 downto 1224),
      D(179 downto 176) => DMC_D(1219 downto 1216),
      D(175 downto 172) => DMC_D(1211 downto 1208),
      D(171 downto 168) => DMC_D(1203 downto 1200),
      D(167 downto 164) => DMC_D(1195 downto 1192),
      D(163 downto 160) => DMC_D(1187 downto 1184),
      D(159 downto 156) => DMC_D(1179 downto 1176),
      D(155 downto 152) => DMC_D(1171 downto 1168),
      D(151 downto 148) => DMC_D(1163 downto 1160),
      D(147 downto 144) => DMC_D(1155 downto 1152),
      D(143 downto 140) => DMC_D(1147 downto 1144),
      D(139 downto 136) => DMC_D(1139 downto 1136),
      D(135 downto 132) => DMC_D(1131 downto 1128),
      D(131 downto 128) => DMC_D(1123 downto 1120),
      D(127 downto 124) => DMC_D(1115 downto 1112),
      D(123 downto 120) => DMC_D(1107 downto 1104),
      D(119 downto 116) => DMC_D(1099 downto 1096),
      D(115 downto 112) => DMC_D(1091 downto 1088),
      D(111 downto 108) => DMC_D(1083 downto 1080),
      D(107 downto 104) => DMC_D(1075 downto 1072),
      D(103 downto 100) => DMC_D(1067 downto 1064),
      D(99 downto 96) => DMC_D(1059 downto 1056),
      D(95 downto 92) => DMC_D(1051 downto 1048),
      D(91 downto 88) => DMC_D(1043 downto 1040),
      D(87 downto 84) => DMC_D(1035 downto 1032),
      D(83 downto 80) => DMC_D(1027 downto 1024),
      D(79 downto 76) => DMC_D(1019 downto 1016),
      D(75 downto 72) => DMC_D(1011 downto 1008),
      D(71 downto 68) => DMC_D(1003 downto 1000),
      D(67 downto 64) => DMC_D(995 downto 992),
      D(63 downto 60) => DMC_D(987 downto 984),
      D(59 downto 56) => DMC_D(979 downto 976),
      D(55 downto 52) => DMC_D(971 downto 968),
      D(51 downto 48) => DMC_D(963 downto 960),
      D(47 downto 44) => DMC_D(955 downto 952),
      D(43 downto 40) => DMC_D(947 downto 944),
      D(39 downto 36) => DMC_D(939 downto 936),
      D(35 downto 32) => DMC_D(931 downto 928),
      D(31 downto 28) => DMC_D(923 downto 920),
      D(27 downto 24) => DMC_D(915 downto 912),
      D(23 downto 20) => DMC_D(907 downto 904),
      D(19 downto 16) => DMC_D(899 downto 896),
      D(15 downto 12) => DMC_D(891 downto 888),
      D(11 downto 8) => DMC_D(883 downto 880),
      D(7 downto 4) => DMC_D(875 downto 872),
      D(3 downto 0) => DMC_D(867 downto 864),
      FIFO_EMPTY(7 downto 0) => DMC_FIFO_EMPTY(25 downto 18),
      FIFO_RDEN(7 downto 0) => DMC2PHY_FIFO_RDEN(25 downto 18),
      GT_STATUS(7 downto 0) => DMC_GT_STATUS(25 downto 18),
      IOB(21) => ch0_lpddr4_dq_b(10),
      IOB(20) => ch0_lpddr4_dq_b(11),
      IOB(19 downto 18) => ch0_lpddr4_dq_b(15 downto 14),
      IOB(17) => ch0_lpddr4_dmi_b(1),
      IOB(16 downto 15) => ch0_lpddr4_dq_b(9 downto 8),
      IOB(14) => ch0_lpddr4_dq_b(12),
      IOB(13) => ch0_lpddr4_dq_b(13),
      IOB(12) => ch0_lpddr4_dqs_c_b(1),
      IOB(11) => ch0_lpddr4_dqs_t_b(1),
      IOB(10) => ch0_lpddr4_dq_a(14),
      IOB(9) => ch0_lpddr4_dq_a(9),
      IOB(8) => ch0_lpddr4_dq_a(12),
      IOB(7) => ch0_lpddr4_dq_a(13),
      IOB(6) => ch0_lpddr4_dqs_c_a(1),
      IOB(5) => ch0_lpddr4_dqs_t_a(1),
      IOB(4 downto 3) => ch0_lpddr4_dq_a(11 downto 10),
      IOB(2) => ch0_lpddr4_dq_a(15),
      IOB(1) => ch0_lpddr4_dq_a(8),
      IOB(0) => ch0_lpddr4_dmi_a(1),
      \IOB_SINGLE[43].I_OBUF_0\(19) => ch0_lpddr4_cs_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(18) => ch0_lpddr4_ca_b(1),
      \IOB_SINGLE[43].I_OBUF_0\(17) => ch0_lpddr4_cke_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(16) => ch0_lpddr4_ca_b(4),
      \IOB_SINGLE[43].I_OBUF_0\(15) => ch0_lpddr4_ca_b(5),
      \IOB_SINGLE[43].I_OBUF_0\(14) => ch0_lpddr4_ck_c_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(13) => ch0_lpddr4_ck_t_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(12) => ch0_lpddr4_ca_b(2),
      \IOB_SINGLE[43].I_OBUF_0\(11) => ch0_lpddr4_ca_b(3),
      \IOB_SINGLE[43].I_OBUF_0\(10) => ch0_lpddr4_ca_b(0),
      \IOB_SINGLE[43].I_OBUF_0\(9) => ch0_lpddr4_cke_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(8 downto 7) => ch0_lpddr4_ca_a(5 downto 4),
      \IOB_SINGLE[43].I_OBUF_0\(6) => ch0_lpddr4_ck_c_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(5) => ch0_lpddr4_ck_t_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(4) => ch0_lpddr4_ca_a(3),
      \IOB_SINGLE[43].I_OBUF_0\(3) => ch0_lpddr4_cs_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(2) => ch0_lpddr4_ca_a(0),
      \IOB_SINGLE[43].I_OBUF_0\(1) => ch0_lpddr4_ca_a(1),
      \IOB_SINGLE[43].I_OBUF_0\(0) => ch0_lpddr4_ca_a(2),
      PHY_RDCS0(15 downto 0) => DMC2PHY_RDCS0(51 downto 36),
      PHY_RDCS1(15 downto 0) => DMC2PHY_RDCS1(51 downto 36),
      PHY_RDEN(15 downto 0) => DMC2PHY_RDEN(51 downto 36),
      PHY_WRCS0(15 downto 0) => DMC2PHY_WRCS0(51 downto 36),
      PHY_WRCS1(15 downto 0) => DMC2PHY_WRCS1(51 downto 36),
      PHY_WREN(15 downto 0) => DMC2PHY_T_B(51 downto 36),
      Q(191 downto 188) => DMC_Q5(103 downto 100),
      Q(187 downto 184) => DMC_Q4(103 downto 100),
      Q(183 downto 180) => DMC_Q3(103 downto 100),
      Q(179 downto 176) => DMC_Q2(103 downto 100),
      Q(175 downto 172) => DMC_Q1(103 downto 100),
      Q(171 downto 168) => DMC_Q0(103 downto 100),
      Q(167 downto 164) => DMC_Q5(99 downto 96),
      Q(163 downto 160) => DMC_Q4(99 downto 96),
      Q(159 downto 156) => DMC_Q3(99 downto 96),
      Q(155 downto 152) => DMC_Q2(99 downto 96),
      Q(151 downto 148) => DMC_Q1(99 downto 96),
      Q(147 downto 144) => DMC_Q0(99 downto 96),
      Q(143 downto 140) => DMC_Q5(95 downto 92),
      Q(139 downto 136) => DMC_Q4(95 downto 92),
      Q(135 downto 132) => DMC_Q3(95 downto 92),
      Q(131 downto 128) => DMC_Q2(95 downto 92),
      Q(127 downto 124) => DMC_Q1(95 downto 92),
      Q(123 downto 120) => DMC_Q0(95 downto 92),
      Q(119 downto 116) => DMC_Q5(91 downto 88),
      Q(115 downto 112) => DMC_Q4(91 downto 88),
      Q(111 downto 108) => DMC_Q3(91 downto 88),
      Q(107 downto 104) => DMC_Q2(91 downto 88),
      Q(103 downto 100) => DMC_Q1(91 downto 88),
      Q(99 downto 96) => DMC_Q0(91 downto 88),
      Q(95 downto 92) => DMC_Q5(87 downto 84),
      Q(91 downto 88) => DMC_Q4(87 downto 84),
      Q(87 downto 84) => DMC_Q3(87 downto 84),
      Q(83 downto 80) => DMC_Q2(87 downto 84),
      Q(79 downto 76) => DMC_Q1(87 downto 84),
      Q(75 downto 72) => DMC_Q0(87 downto 84),
      Q(71 downto 68) => DMC_Q5(83 downto 80),
      Q(67 downto 64) => DMC_Q4(83 downto 80),
      Q(63 downto 60) => DMC_Q3(83 downto 80),
      Q(59 downto 56) => DMC_Q2(83 downto 80),
      Q(55 downto 52) => DMC_Q1(83 downto 80),
      Q(51 downto 48) => DMC_Q0(83 downto 80),
      Q(47 downto 44) => DMC_Q5(79 downto 76),
      Q(43 downto 40) => DMC_Q4(79 downto 76),
      Q(39 downto 36) => DMC_Q3(79 downto 76),
      Q(35 downto 32) => DMC_Q2(79 downto 76),
      Q(31 downto 28) => DMC_Q1(79 downto 76),
      Q(27 downto 24) => DMC_Q0(79 downto 76),
      Q(23 downto 20) => DMC_Q5(75 downto 72),
      Q(19 downto 16) => DMC_Q4(75 downto 72),
      Q(15 downto 12) => DMC_Q3(75 downto 72),
      Q(11 downto 8) => DMC_Q2(75 downto 72),
      Q(7 downto 4) => DMC_Q1(75 downto 72),
      Q(3 downto 0) => DMC_Q0(75 downto 72),
      RIU_ADDR(63 downto 0) => riu2xphy_addr2(63 downto 0),
      RIU_NIBBLE_SEL(7 downto 0) => riu2xphy_nibble_sel2(7 downto 0),
      RIU_RD_DATA(127 downto 0) => riu2dmc_rd_data_2(127 downto 0),
      RIU_RD_VALID(7 downto 0) => riu2dmc_valid_2(7 downto 0),
      RIU_WR_DATA(127 downto 0) => riu2xphy_wr_data2(127 downto 0),
      RIU_WR_EN(7 downto 0) => riu2xphy_wr_en2(7 downto 0),
      T(47 downto 0) => DMC2PHY_T_TXBIT2(47 downto 0),
      bank1_xpll0_fifo_rd_clk => bank1_xpll0_fifo_rd_clk,
      pll_clktoxphy(0) => pll_clktoxphy(2)
    );
CH0_RST0_OBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddrmc_main_n_249,
      O => ch0_lpddr4_reset_n(0)
    );
CH1_RST_OBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddrmc_main_n_357,
      O => ch1_lpddr4_reset_n(0)
    );
u_SYS_CLK_O: unisim.vcomponents.IBUFDS
    generic map(
      DIFF_TERM => false,
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_clk_p,
      IB => sys_clk_n,
      O => sys_clk_O
    );
u_ddrmc_main: unisim.vcomponents.DDRMC
    generic map(
      ARBITER_CONFIG => '1',
      CAL_CS_CH => B"00",
      CAL_MODE => '0',
      CHANNELS => 1,
      CLK_GATE => B"111" & X"FFFF",
      COMMAND_BUS_OPTION => "HIGHEST_DATA_RATE",
      CPLX_BURST_ARRAY0 => B"0" & X"1",
      CPLX_BURST_ARRAY1 => B"0" & X"2",
      CPLX_BURST_ARRAY10 => B"0" & X"5",
      CPLX_BURST_ARRAY11 => B"0" & X"6",
      CPLX_BURST_ARRAY12 => B"0" & X"3",
      CPLX_BURST_ARRAY13 => B"0" & X"4",
      CPLX_BURST_ARRAY14 => B"0" & X"5",
      CPLX_BURST_ARRAY15 => B"0" & X"7",
      CPLX_BURST_ARRAY16 => B"0" & X"8",
      CPLX_BURST_ARRAY17 => B"0" & X"9",
      CPLX_BURST_ARRAY18 => B"0" & X"A",
      CPLX_BURST_ARRAY19 => B"0" & X"C",
      CPLX_BURST_ARRAY2 => B"0" & X"3",
      CPLX_BURST_ARRAY20 => B"0" & X"D",
      CPLX_BURST_ARRAY21 => B"0" & X"E",
      CPLX_BURST_ARRAY22 => B"1" & X"E",
      CPLX_BURST_ARRAY3 => B"0" & X"4",
      CPLX_BURST_ARRAY4 => B"0" & X"5",
      CPLX_BURST_ARRAY5 => B"0" & X"6",
      CPLX_BURST_ARRAY6 => B"0" & X"1",
      CPLX_BURST_ARRAY7 => B"0" & X"2",
      CPLX_BURST_ARRAY8 => B"0" & X"3",
      CPLX_BURST_ARRAY9 => B"0" & X"4",
      CPLX_CONFIG => B"011" & X"B7F8084",
      CPLX_CONFIG2 => B"1" & X"5F8102",
      CPLX_CONFIG3 => B"00" & X"00",
      CPLX_PATTERN0 => X"AAAA",
      CPLX_PATTERN1 => X"CCCC",
      CPLX_PATTERN10 => X"F8F8",
      CPLX_PATTERN100 => X"AA31",
      CPLX_PATTERN101 => X"BF47",
      CPLX_PATTERN102 => X"F525",
      CPLX_PATTERN103 => X"549A",
      CPLX_PATTERN104 => X"007A",
      CPLX_PATTERN105 => X"AA95",
      CPLX_PATTERN106 => X"BFDB",
      CPLX_PATTERN107 => X"F5F0",
      CPLX_PATTERN108 => X"5421",
      CPLX_PATTERN109 => X"008A",
      CPLX_PATTERN11 => X"3E3E",
      CPLX_PATTERN110 => X"AA25",
      CPLX_PATTERN111 => X"BF9A",
      CPLX_PATTERN112 => X"F57A",
      CPLX_PATTERN113 => X"AABF",
      CPLX_PATTERN114 => X"A057",
      CPLX_PATTERN115 => X"026F",
      CPLX_PATTERN116 => X"AAC0",
      CPLX_PATTERN117 => X"8084",
      CPLX_PATTERN118 => X"0A31",
      CPLX_PATTERN119 => X"AA47",
      CPLX_PATTERN12 => X"0F0F",
      CPLX_PATTERN120 => X"0025",
      CPLX_PATTERN121 => X"2A9A",
      CPLX_PATTERN122 => X"A87A",
      CPLX_PATTERN123 => X"0095",
      CPLX_PATTERN124 => X"AADB",
      CPLX_PATTERN125 => X"A0F0",
      CPLX_PATTERN126 => X"0221",
      CPLX_PATTERN127 => X"5757",
      CPLX_PATTERN128 => X"6F6F",
      CPLX_PATTERN129 => X"C0C0",
      CPLX_PATTERN13 => X"8383",
      CPLX_PATTERN130 => X"8684",
      CPLX_PATTERN131 => X"2831",
      CPLX_PATTERN132 => X"E447",
      CPLX_PATTERN133 => X"B325",
      CPLX_PATTERN134 => X"4F9B",
      CPLX_PATTERN135 => X"B555",
      CPLX_PATTERN136 => X"B555",
      CPLX_PATTERN137 => X"8798",
      CPLX_PATTERN138 => X"E31C",
      CPLX_PATTERN139 => X"0AF5",
      CPLX_PATTERN14 => X"E0E0",
      CPLX_PATTERN140 => X"D42B",
      CPLX_PATTERN141 => X"48B7",
      CPLX_PATTERN142 => X"1FE0",
      CPLX_PATTERN143 => X"BC43",
      CPLX_PATTERN144 => X"8F14",
      CPLX_PATTERN145 => X"B44B",
      CPLX_PATTERN146 => X"CB34",
      CPLX_PATTERN147 => X"0AF5",
      CPLX_PATTERN148 => X"8000",
      CPLX_PATTERN149 => X"0000",
      CPLX_PATTERN15 => X"FCFC",
      CPLX_PATTERN150 => X"5555",
      CPLX_PATTERN151 => X"5555",
      CPLX_PATTERN152 => X"0000",
      CPLX_PATTERN153 => X"0000",
      CPLX_PATTERN154 => X"552A",
      CPLX_PATTERN155 => X"55AA",
      CPLX_PATTERN156 => X"0080",
      CPLX_PATTERN16 => X"0F0F",
      CPLX_PATTERN17 => X"C0C0",
      CPLX_PATTERN18 => X"FCFC",
      CPLX_PATTERN19 => X"0F0F",
      CPLX_PATTERN2 => X"CCCC",
      CPLX_PATTERN20 => X"C0C0",
      CPLX_PATTERN21 => X"AA55",
      CPLX_PATTERN22 => X"CC33",
      CPLX_PATTERN23 => X"CC33",
      CPLX_PATTERN24 => X"E31C",
      CPLX_PATTERN25 => X"FE71",
      CPLX_PATTERN26 => X"38C7",
      CPLX_PATTERN27 => X"F00F",
      CPLX_PATTERN28 => X"F00F",
      CPLX_PATTERN29 => X"F00F",
      CPLX_PATTERN3 => X"E3E3",
      CPLX_PATTERN30 => X"F00F",
      CPLX_PATTERN31 => X"F807",
      CPLX_PATTERN32 => X"3EC1",
      CPLX_PATTERN33 => X"0FF0",
      CPLX_PATTERN34 => X"837C",
      CPLX_PATTERN35 => X"E01F",
      CPLX_PATTERN36 => X"FC03",
      CPLX_PATTERN37 => X"0FF0",
      CPLX_PATTERN38 => X"C03F",
      CPLX_PATTERN39 => X"FC03",
      CPLX_PATTERN4 => X"8E8E",
      CPLX_PATTERN40 => X"0FF0",
      CPLX_PATTERN41 => X"C03F",
      CPLX_PATTERN42 => X"B457",
      CPLX_PATTERN43 => X"B46F",
      CPLX_PATTERN44 => X"B4C0",
      CPLX_PATTERN45 => X"A284",
      CPLX_PATTERN46 => X"8A31",
      CPLX_PATTERN47 => X"2847",
      CPLX_PATTERN48 => X"A225",
      CPLX_PATTERN49 => X"AF9A",
      CPLX_PATTERN5 => X"3838",
      CPLX_PATTERN50 => X"507A",
      CPLX_PATTERN51 => X"AF95",
      CPLX_PATTERN52 => X"50DB",
      CPLX_PATTERN53 => X"AFF0",
      CPLX_PATTERN54 => X"A821",
      CPLX_PATTERN55 => X"2A8A",
      CPLX_PATTERN56 => X"0A25",
      CPLX_PATTERN57 => X"829A",
      CPLX_PATTERN58 => X"A07A",
      CPLX_PATTERN59 => X"A8BF",
      CPLX_PATTERN6 => X"F0F0",
      CPLX_PATTERN60 => X"2A57",
      CPLX_PATTERN61 => X"AB6F",
      CPLX_PATTERN62 => X"F5C0",
      CPLX_PATTERN63 => X"4084",
      CPLX_PATTERN64 => X"AB31",
      CPLX_PATTERN65 => X"F547",
      CPLX_PATTERN66 => X"4025",
      CPLX_PATTERN67 => X"AB9A",
      CPLX_PATTERN68 => X"F57A",
      CPLX_PATTERN69 => X"AA95",
      CPLX_PATTERN7 => X"F0F0",
      CPLX_PATTERN70 => X"02DB",
      CPLX_PATTERN71 => X"A8F0",
      CPLX_PATTERN72 => X"0A21",
      CPLX_PATTERN73 => X"A08A",
      CPLX_PATTERN74 => X"2A25",
      CPLX_PATTERN75 => X"809A",
      CPLX_PATTERN76 => X"AA7A",
      CPLX_PATTERN77 => X"02BF",
      CPLX_PATTERN78 => X"AA57",
      CPLX_PATTERN79 => X"FF6F",
      CPLX_PATTERN8 => X"F0F0",
      CPLX_PATTERN80 => X"55C0",
      CPLX_PATTERN81 => X"0084",
      CPLX_PATTERN82 => X"AA31",
      CPLX_PATTERN83 => X"FF47",
      CPLX_PATTERN84 => X"5525",
      CPLX_PATTERN85 => X"009A",
      CPLX_PATTERN86 => X"AA7A",
      CPLX_PATTERN87 => X"FF95",
      CPLX_PATTERN88 => X"AADB",
      CPLX_PATTERN89 => X"80F0",
      CPLX_PATTERN9 => X"F0F0",
      CPLX_PATTERN90 => X"2A21",
      CPLX_PATTERN91 => X"A08A",
      CPLX_PATTERN92 => X"0A25",
      CPLX_PATTERN93 => X"A89A",
      CPLX_PATTERN94 => X"027A",
      CPLX_PATTERN95 => X"AABF",
      CPLX_PATTERN96 => X"0057",
      CPLX_PATTERN97 => X"AA6F",
      CPLX_PATTERN98 => X"80C0",
      CPLX_PATTERN99 => X"2A84",
      DATA_RATE => 4266.000000,
      DATA_WIDTH => 16,
      DBG_TRIGGER => B"000",
      DC_CMD_CREDITS => X"2A8",
      DDR_MODE => "DDR4",
      DEFAULT_PATTERN => B"00" & X"A5",
      ECC_USAGE => "FALSE",
      EXMON_CLR_EXE => B"1" & X"00",
      FIFO_RDEN => B"001" & X"B",
      INPUT_TERMINATION => 40,
      OUTPUT_TERMINATION => 40,
      PHY_RANK_READ_OVERRIDE => B"00" & X"0000",
      PHY_RANK_WRITE_OVERRIDE => B"00" & X"0000",
      PHY_RDEN0 => B"010" & X"E",
      PHY_RDEN1 => B"010" & X"E",
      PHY_RDEN10 => B"010" & X"E",
      PHY_RDEN11 => B"010" & X"E",
      PHY_RDEN12 => B"010" & X"E",
      PHY_RDEN13 => B"010" & X"E",
      PHY_RDEN14 => B"010" & X"E",
      PHY_RDEN15 => B"010" & X"E",
      PHY_RDEN16 => B"010" & X"E",
      PHY_RDEN17 => B"010" & X"E",
      PHY_RDEN18 => B"010" & X"E",
      PHY_RDEN19 => B"010" & X"E",
      PHY_RDEN2 => B"010" & X"E",
      PHY_RDEN20 => B"010" & X"E",
      PHY_RDEN21 => B"010" & X"E",
      PHY_RDEN22 => B"010" & X"E",
      PHY_RDEN23 => B"010" & X"E",
      PHY_RDEN24 => B"010" & X"E",
      PHY_RDEN25 => B"010" & X"E",
      PHY_RDEN26 => B"010" & X"E",
      PHY_RDEN3 => B"010" & X"E",
      PHY_RDEN4 => B"010" & X"E",
      PHY_RDEN5 => B"010" & X"E",
      PHY_RDEN6 => B"010" & X"E",
      PHY_RDEN7 => B"010" & X"E",
      PHY_RDEN8 => B"010" & X"E",
      PHY_RDEN9 => B"010" & X"E",
      PRBS_CNT => X"00020004",
      PRBS_CONFIG => B"0" & X"8244",
      PRBS_CONFIG2 => B"00" & X"0000",
      PRBS_SEED0 => B"000" & X"00001",
      PRBS_SEED1 => B"000" & X"00002",
      PRBS_SEED2 => B"000" & X"00004",
      PRBS_SEED3 => B"000" & X"00008",
      PRBS_SEED4 => B"000" & X"00010",
      PRBS_SEED5 => B"000" & X"00020",
      PRBS_SEED6 => B"000" & X"00040",
      PRBS_SEED7 => B"000" & X"00080",
      PRBS_SEED8 => B"000" & X"00100",
      RAM_SETTING_RF2PHS => X"12",
      RAM_SETTING_RFSPHD => B"000" & X"A",
      RAM_SETTING_SRSPHD => B"000" & X"A",
      READ_BANDWIDTH => 6400.000000,
      REG_ADEC0 => X"05000",
      REG_ADEC1 => X"05000",
      REG_ADEC10 => B"00" & X"D30B289",
      REG_ADEC11 => X"8303CE",
      REG_ADEC2 => B"0" & X"00000",
      REG_ADEC3 => X"00000",
      REG_ADEC4 => B"11" & X"0C30C30",
      REG_ADEC5 => B"01" & X"44D2450",
      REG_ADEC6 => B"01" & X"9617595",
      REG_ADEC7 => B"01" & X"E75C6DA",
      REG_ADEC8 => B"00" & X"2C30C1F",
      REG_ADEC9 => B"00" & X"8185103",
      REG_CMDQ_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_CTRL0 => B"1" & X"084210",
      REG_CMDQ_CTRL1 => B"1" & X"084210",
      REG_CMDQ_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_CMDQ_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_COM_1 => B"000" & X"020000",
      REG_COM_2 => B"000" & X"0000AA",
      REG_COM_3 => B"11" & X"ED8F",
      REG_CONFIG0 => B"100" & X"60431",
      REG_CONFIG1 => B"000",
      REG_CONFIG2 => B"000" & X"0000000",
      REG_CONFIG3 => X"FEC9FEC6",
      REG_CONFIG4 => B"010" & X"318A5",
      REG_DRAM_ARB => B"0" & X"910",
      REG_MRS_0 => B"00" & X"43FD9C",
      REG_MRS_1 => X"9002FAF1",
      REG_MRS_2 => B"000",
      REG_MRS_7 => X"53",
      REG_NSU0_PORT => X"480",
      REG_NSU1_PORT => X"4C0",
      REG_NSU2_PORT => X"500",
      REG_NSU3_PORT => X"540",
      REG_NSU_0_EGR => B"100" & X"73610",
      REG_NSU_0_ING => B"100" & X"534101",
      REG_NSU_0_R_EGR => X"1010100",
      REG_NSU_0_W_EGR => X"10100",
      REG_NSU_1_EGR => B"100" & X"73610",
      REG_NSU_1_ING => B"100" & X"534101",
      REG_NSU_1_R_EGR => X"1010100",
      REG_NSU_1_W_EGR => X"10100",
      REG_NSU_2_EGR => B"100" & X"73610",
      REG_NSU_2_ING => B"100" & X"534101",
      REG_NSU_2_R_EGR => X"1010100",
      REG_NSU_2_W_EGR => X"10100",
      REG_NSU_3_EGR => B"100" & X"73610",
      REG_NSU_3_ING => B"100" & X"534101",
      REG_NSU_3_R_EGR => X"1010100",
      REG_NSU_3_W_EGR => X"10100",
      REG_P0_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P0_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P1_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P2_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_BER_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_BEW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_ISR_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_ISW_RATE_CTRL => B"11" & X"FFC0F",
      REG_P3_LLR_RATE_CTRL => B"11" & X"FFC0F",
      REG_PINOUT => B"01" & X"1A",
      REG_PT_CONFIG => X"00401",
      REG_QOS0 => X"01E01E0",
      REG_QOS1 => B"00" & X"FF00804",
      REG_QOS2 => X"3FC02",
      REG_QOS_RATE_CTRL_SCALE => B"0" & X"000000",
      REG_QOS_TIMEOUT0 => B"0" & X"421084",
      REG_QOS_TIMEOUT1 => X"BBBBBBBB",
      REG_QOS_TIMEOUT2 => X"BB",
      REG_RATE_CTRL_SCALE => B"0" & X"000000",
      REG_RD_CONFIG => B"01" & X"001001E",
      REG_RD_DRR_TKN_P0 => X"FF0404",
      REG_RD_DRR_TKN_P1 => X"F40404",
      REG_RD_DRR_TKN_P2 => X"F40404",
      REG_RD_DRR_TKN_P3 => X"F40404",
      REG_REF_0 => B"00",
      REG_REF_1 => X"0947A23B",
      REG_REF_2 => B"00",
      REG_REF_3 => X"4002",
      REG_RETRY_0 => B"1" & X"2AB704E",
      REG_RETRY_1 => B"00" & X"F068140",
      REG_SAFE_CONFIG0 => X"337BC408",
      REG_SAFE_CONFIG1 => X"40C20308",
      REG_SAFE_CONFIG2 => X"4184D69C",
      REG_SAFE_CONFIG3 => X"10193A7",
      REG_SAFE_CONFIG4 => B"011" & X"90065CA",
      REG_SAFE_CONFIG5 => X"0310172E",
      REG_SAFE_CONFIG6 => B"00" & X"C81DC9",
      REG_SAFE_CONFIG7 => B"00" & X"0042219",
      REG_SAFE_CONFIG8 => X"00000101",
      REG_SCRUB0 => X"FF020750",
      REG_SCRUB1 => X"FF004C4C",
      REG_SCRUB8 => B"10",
      REG_SCRUB9 => '0',
      REG_TXN_CONFIG => X"10500",
      REG_WR_CONFIG => X"05000500",
      REG_WR_DRR_TKN_P0 => X"FF04",
      REG_WR_DRR_TKN_P1 => X"F404",
      REG_WR_DRR_TKN_P2 => X"F404",
      REG_WR_DRR_TKN_P3 => X"F404",
      SEQ_ADDR_DEFAULT => '0',
      SEQ_BA_DEFAULT => '0',
      SEQ_BG_DEFAULT => '0',
      SEQ_CBIT_DEFAULT => '0',
      SEQ_CK_CAL => X"F0F0",
      SEQ_CMD_DEFAULT => B"110" & X"0",
      SEQ_CMD_POR => B"000" & X"0",
      SEQ_DQS_DEFAULT => B"000",
      SEQ_DQ_DEFAULT => B"0" & X"0",
      SEQ_INIT_ADDR0 => X"0000000",
      SEQ_INIT_ADDR1 => X"0000000",
      SEQ_INIT_ADDR10 => X"0016406",
      SEQ_INIT_ADDR11 => X"0016446",
      SEQ_INIT_ADDR12 => X"0576506",
      SEQ_INIT_ADDR13 => X"0196586",
      SEQ_INIT_ADDR14 => X"05762C6",
      SEQ_INIT_ADDR15 => X"0036346",
      SEQ_INIT_ADDR16 => X"0D36046",
      SEQ_INIT_ADDR17 => X"0FD6086",
      SEQ_INIT_ADDR18 => X"0C560C6",
      SEQ_INIT_ADDR19 => X"0376306",
      SEQ_INIT_ADDR2 => X"0000000",
      SEQ_INIT_ADDR20 => X"0796386",
      SEQ_INIT_ADDR21 => X"0196586",
      SEQ_INIT_ADDR22 => X"05762C6",
      SEQ_INIT_ADDR23 => X"0FD65C6",
      SEQ_INIT_ADDR24 => X"0016346",
      SEQ_INIT_ADDR25 => X"00003E0",
      SEQ_INIT_ADDR26 => X"0000460",
      SEQ_INIT_ADDR27 => X"0000000",
      SEQ_INIT_ADDR28 => X"0000000",
      SEQ_INIT_ADDR29 => X"0000000",
      SEQ_INIT_ADDR3 => X"0D36046",
      SEQ_INIT_ADDR30 => X"0000000",
      SEQ_INIT_ADDR31 => X"0000000",
      SEQ_INIT_ADDR32 => X"0000000",
      SEQ_INIT_ADDR33 => X"0000000",
      SEQ_INIT_ADDR34 => X"0000000",
      SEQ_INIT_ADDR35 => X"0000000",
      SEQ_INIT_ADDR36 => X"0000000",
      SEQ_INIT_ADDR37 => X"0000000",
      SEQ_INIT_ADDR38 => X"0000000",
      SEQ_INIT_ADDR39 => X"0000000",
      SEQ_INIT_ADDR4 => X"0FD6086",
      SEQ_INIT_ADDR40 => X"0000000",
      SEQ_INIT_ADDR41 => X"0000000",
      SEQ_INIT_ADDR42 => X"0000000",
      SEQ_INIT_ADDR43 => X"0000000",
      SEQ_INIT_ADDR44 => X"0000000",
      SEQ_INIT_ADDR45 => X"0000000",
      SEQ_INIT_ADDR46 => X"0000000",
      SEQ_INIT_ADDR47 => X"0000000",
      SEQ_INIT_ADDR48 => X"0000000",
      SEQ_INIT_ADDR49 => X"0000000",
      SEQ_INIT_ADDR5 => X"0C560C6",
      SEQ_INIT_ADDR50 => X"0000000",
      SEQ_INIT_ADDR51 => X"0000000",
      SEQ_INIT_ADDR52 => X"0000000",
      SEQ_INIT_ADDR53 => X"0000000",
      SEQ_INIT_ADDR54 => X"0000000",
      SEQ_INIT_ADDR55 => X"0000000",
      SEQ_INIT_ADDR56 => X"0000000",
      SEQ_INIT_ADDR57 => X"0000000",
      SEQ_INIT_ADDR58 => X"0000000",
      SEQ_INIT_ADDR59 => X"0000000",
      SEQ_INIT_ADDR6 => X"0016346",
      SEQ_INIT_ADDR60 => X"0000000",
      SEQ_INIT_ADDR61 => X"0000000",
      SEQ_INIT_ADDR62 => X"0000000",
      SEQ_INIT_ADDR63 => X"0000000",
      SEQ_INIT_ADDR64 => X"0000000",
      SEQ_INIT_ADDR65 => X"0000000",
      SEQ_INIT_ADDR66 => X"0000000",
      SEQ_INIT_ADDR67 => X"0000000",
      SEQ_INIT_ADDR68 => X"0000000",
      SEQ_INIT_ADDR69 => X"0000000",
      SEQ_INIT_ADDR7 => X"0376306",
      SEQ_INIT_ADDR70 => X"0000000",
      SEQ_INIT_ADDR71 => X"0000000",
      SEQ_INIT_ADDR72 => X"0000000",
      SEQ_INIT_ADDR73 => X"0000000",
      SEQ_INIT_ADDR74 => X"0000000",
      SEQ_INIT_ADDR75 => X"0000000",
      SEQ_INIT_ADDR76 => X"0000000",
      SEQ_INIT_ADDR77 => X"0000000",
      SEQ_INIT_ADDR78 => X"0000000",
      SEQ_INIT_ADDR79 => X"0000000",
      SEQ_INIT_ADDR8 => X"0796386",
      SEQ_INIT_ADDR80 => X"0000000",
      SEQ_INIT_ADDR81 => X"0000000",
      SEQ_INIT_ADDR82 => X"0000000",
      SEQ_INIT_ADDR83 => X"0000000",
      SEQ_INIT_ADDR84 => X"0000000",
      SEQ_INIT_ADDR85 => X"0000000",
      SEQ_INIT_ADDR86 => X"0000000",
      SEQ_INIT_ADDR87 => X"0000000",
      SEQ_INIT_ADDR88 => X"0000000",
      SEQ_INIT_ADDR89 => X"0000000",
      SEQ_INIT_ADDR9 => X"05763C6",
      SEQ_INIT_ADDR90 => X"0000000",
      SEQ_INIT_ADDR91 => X"0000000",
      SEQ_INIT_ADDR92 => X"0000000",
      SEQ_INIT_ADDR93 => X"0000000",
      SEQ_INIT_ADDR94 => X"0000000",
      SEQ_INIT_ADDR95 => X"0000000",
      SEQ_INIT_ADDR96 => X"0000000",
      SEQ_INIT_ADDR97 => X"0000000",
      SEQ_INIT_ADDR98 => X"0000000",
      SEQ_INIT_ADDR99 => X"0000000",
      SEQ_INIT_CMD0 => X"02FAF200",
      SEQ_INIT_CMD1 => X"1DCD6640",
      SEQ_INIT_CMD10 => X"00001465",
      SEQ_INIT_CMD11 => X"00001465",
      SEQ_INIT_CMD12 => X"00001465",
      SEQ_INIT_CMD13 => X"00001465",
      SEQ_INIT_CMD14 => X"00001465",
      SEQ_INIT_CMD15 => X"00001465",
      SEQ_INIT_CMD16 => X"00001465",
      SEQ_INIT_CMD17 => X"00001465",
      SEQ_INIT_CMD18 => X"00001465",
      SEQ_INIT_CMD19 => X"0EE6B465",
      SEQ_INIT_CMD2 => X"0007A260",
      SEQ_INIT_CMD20 => X"0EE6B465",
      SEQ_INIT_CMD21 => X"00001465",
      SEQ_INIT_CMD22 => X"00001465",
      SEQ_INIT_CMD23 => X"00001465",
      SEQ_INIT_CMD24 => X"00001465",
      SEQ_INIT_CMD25 => X"0003D261",
      SEQ_INIT_CMD26 => X"00001E61",
      SEQ_INIT_CMD27 => X"00000000",
      SEQ_INIT_CMD28 => X"00000000",
      SEQ_INIT_CMD29 => X"00000000",
      SEQ_INIT_CMD3 => X"00001465",
      SEQ_INIT_CMD30 => X"00000000",
      SEQ_INIT_CMD31 => X"00000000",
      SEQ_INIT_CMD32 => X"00000000",
      SEQ_INIT_CMD33 => X"00000000",
      SEQ_INIT_CMD34 => X"00000000",
      SEQ_INIT_CMD35 => X"00000000",
      SEQ_INIT_CMD36 => X"00000000",
      SEQ_INIT_CMD37 => X"00000000",
      SEQ_INIT_CMD38 => X"00000000",
      SEQ_INIT_CMD39 => X"00000000",
      SEQ_INIT_CMD4 => X"00001465",
      SEQ_INIT_CMD40 => X"00000000",
      SEQ_INIT_CMD41 => X"00000000",
      SEQ_INIT_CMD42 => X"00000000",
      SEQ_INIT_CMD43 => X"00000000",
      SEQ_INIT_CMD44 => X"00000000",
      SEQ_INIT_CMD45 => X"00000000",
      SEQ_INIT_CMD46 => X"00000000",
      SEQ_INIT_CMD47 => X"00000000",
      SEQ_INIT_CMD48 => X"00000000",
      SEQ_INIT_CMD49 => X"00000000",
      SEQ_INIT_CMD5 => X"00001465",
      SEQ_INIT_CMD50 => X"00000000",
      SEQ_INIT_CMD51 => X"00000000",
      SEQ_INIT_CMD52 => X"00000000",
      SEQ_INIT_CMD53 => X"00000000",
      SEQ_INIT_CMD54 => X"00000000",
      SEQ_INIT_CMD55 => X"00000000",
      SEQ_INIT_CMD56 => X"00000000",
      SEQ_INIT_CMD57 => X"00000000",
      SEQ_INIT_CMD58 => X"00000000",
      SEQ_INIT_CMD59 => X"00000000",
      SEQ_INIT_CMD6 => X"00001465",
      SEQ_INIT_CMD60 => X"00000000",
      SEQ_INIT_CMD61 => X"00000000",
      SEQ_INIT_CMD62 => X"00000000",
      SEQ_INIT_CMD63 => X"00000000",
      SEQ_INIT_CMD64 => X"00000000",
      SEQ_INIT_CMD65 => X"00000000",
      SEQ_INIT_CMD66 => X"00000000",
      SEQ_INIT_CMD67 => X"00000000",
      SEQ_INIT_CMD68 => X"00000000",
      SEQ_INIT_CMD69 => X"00000000",
      SEQ_INIT_CMD7 => X"0EE6B465",
      SEQ_INIT_CMD70 => X"00000000",
      SEQ_INIT_CMD71 => X"00000000",
      SEQ_INIT_CMD72 => X"00000000",
      SEQ_INIT_CMD73 => X"00000000",
      SEQ_INIT_CMD74 => X"00000000",
      SEQ_INIT_CMD75 => X"00000000",
      SEQ_INIT_CMD76 => X"00000000",
      SEQ_INIT_CMD77 => X"00000000",
      SEQ_INIT_CMD78 => X"00000000",
      SEQ_INIT_CMD79 => X"00000000",
      SEQ_INIT_CMD8 => X"0EE6B465",
      SEQ_INIT_CMD80 => X"00000000",
      SEQ_INIT_CMD81 => X"00000000",
      SEQ_INIT_CMD82 => X"00000000",
      SEQ_INIT_CMD83 => X"00000000",
      SEQ_INIT_CMD84 => X"00000000",
      SEQ_INIT_CMD85 => X"00000000",
      SEQ_INIT_CMD86 => X"00000000",
      SEQ_INIT_CMD87 => X"00000000",
      SEQ_INIT_CMD88 => X"00000000",
      SEQ_INIT_CMD89 => X"00000000",
      SEQ_INIT_CMD9 => X"00001465",
      SEQ_INIT_CMD90 => X"00000000",
      SEQ_INIT_CMD91 => X"00000000",
      SEQ_INIT_CMD92 => X"00000000",
      SEQ_INIT_CMD93 => X"00000000",
      SEQ_INIT_CMD94 => X"00000000",
      SEQ_INIT_CMD95 => X"00000000",
      SEQ_INIT_CMD96 => X"00000000",
      SEQ_INIT_CMD97 => X"00000000",
      SEQ_INIT_CMD98 => X"00000000",
      SEQ_INIT_CMD99 => X"00000000",
      SEQ_INIT_CMD_SET => B"0" & X"60",
      SEQ_INIT_CMD_VALID => B"001" & X"B",
      SEQ_INIT_CNTRL0 => B"00" & X"01",
      SEQ_INIT_CNTRL1 => B"00" & X"01",
      SEQ_INIT_CNTRL10 => B"00" & X"10",
      SEQ_INIT_CNTRL11 => B"00" & X"10",
      SEQ_INIT_CNTRL12 => B"00" & X"10",
      SEQ_INIT_CNTRL13 => B"00" & X"10",
      SEQ_INIT_CNTRL14 => B"00" & X"10",
      SEQ_INIT_CNTRL15 => B"00" & X"10",
      SEQ_INIT_CNTRL16 => B"00" & X"10",
      SEQ_INIT_CNTRL17 => B"00" & X"10",
      SEQ_INIT_CNTRL18 => B"00" & X"10",
      SEQ_INIT_CNTRL19 => B"00" & X"10",
      SEQ_INIT_CNTRL2 => B"00" & X"00",
      SEQ_INIT_CNTRL20 => B"00" & X"10",
      SEQ_INIT_CNTRL21 => B"00" & X"10",
      SEQ_INIT_CNTRL22 => B"00" & X"10",
      SEQ_INIT_CNTRL23 => B"00" & X"10",
      SEQ_INIT_CNTRL24 => B"00" & X"10",
      SEQ_INIT_CNTRL25 => B"00" & X"10",
      SEQ_INIT_CNTRL26 => B"00" & X"10",
      SEQ_INIT_CNTRL27 => B"00" & X"00",
      SEQ_INIT_CNTRL28 => B"00" & X"00",
      SEQ_INIT_CNTRL29 => B"00" & X"00",
      SEQ_INIT_CNTRL3 => B"00" & X"10",
      SEQ_INIT_CNTRL30 => B"00" & X"00",
      SEQ_INIT_CNTRL31 => B"00" & X"00",
      SEQ_INIT_CNTRL32 => B"00" & X"00",
      SEQ_INIT_CNTRL33 => B"00" & X"00",
      SEQ_INIT_CNTRL34 => B"00" & X"00",
      SEQ_INIT_CNTRL35 => B"00" & X"00",
      SEQ_INIT_CNTRL36 => B"00" & X"00",
      SEQ_INIT_CNTRL37 => B"00" & X"00",
      SEQ_INIT_CNTRL38 => B"00" & X"00",
      SEQ_INIT_CNTRL39 => B"00" & X"00",
      SEQ_INIT_CNTRL4 => B"00" & X"10",
      SEQ_INIT_CNTRL40 => B"00" & X"00",
      SEQ_INIT_CNTRL41 => B"00" & X"00",
      SEQ_INIT_CNTRL42 => B"00" & X"00",
      SEQ_INIT_CNTRL43 => B"00" & X"00",
      SEQ_INIT_CNTRL44 => B"00" & X"00",
      SEQ_INIT_CNTRL45 => B"00" & X"00",
      SEQ_INIT_CNTRL46 => B"00" & X"00",
      SEQ_INIT_CNTRL47 => B"00" & X"00",
      SEQ_INIT_CNTRL48 => B"00" & X"00",
      SEQ_INIT_CNTRL49 => B"00" & X"00",
      SEQ_INIT_CNTRL5 => B"00" & X"10",
      SEQ_INIT_CNTRL50 => B"00" & X"00",
      SEQ_INIT_CNTRL51 => B"00" & X"00",
      SEQ_INIT_CNTRL52 => B"00" & X"00",
      SEQ_INIT_CNTRL53 => B"00" & X"00",
      SEQ_INIT_CNTRL54 => B"00" & X"00",
      SEQ_INIT_CNTRL55 => B"00" & X"00",
      SEQ_INIT_CNTRL56 => B"00" & X"00",
      SEQ_INIT_CNTRL57 => B"00" & X"00",
      SEQ_INIT_CNTRL58 => B"00" & X"00",
      SEQ_INIT_CNTRL59 => B"00" & X"00",
      SEQ_INIT_CNTRL6 => B"00" & X"10",
      SEQ_INIT_CNTRL60 => B"00" & X"00",
      SEQ_INIT_CNTRL61 => B"00" & X"00",
      SEQ_INIT_CNTRL62 => B"00" & X"00",
      SEQ_INIT_CNTRL63 => B"00" & X"00",
      SEQ_INIT_CNTRL64 => B"00" & X"00",
      SEQ_INIT_CNTRL65 => B"00" & X"00",
      SEQ_INIT_CNTRL66 => B"00" & X"00",
      SEQ_INIT_CNTRL67 => B"00" & X"00",
      SEQ_INIT_CNTRL68 => B"00" & X"00",
      SEQ_INIT_CNTRL69 => B"00" & X"00",
      SEQ_INIT_CNTRL7 => B"00" & X"10",
      SEQ_INIT_CNTRL70 => B"00" & X"00",
      SEQ_INIT_CNTRL71 => B"00" & X"00",
      SEQ_INIT_CNTRL72 => B"00" & X"00",
      SEQ_INIT_CNTRL73 => B"00" & X"00",
      SEQ_INIT_CNTRL74 => B"00" & X"00",
      SEQ_INIT_CNTRL75 => B"00" & X"00",
      SEQ_INIT_CNTRL76 => B"00" & X"00",
      SEQ_INIT_CNTRL77 => B"00" & X"00",
      SEQ_INIT_CNTRL78 => B"00" & X"00",
      SEQ_INIT_CNTRL79 => B"00" & X"00",
      SEQ_INIT_CNTRL8 => B"00" & X"10",
      SEQ_INIT_CNTRL80 => B"00" & X"00",
      SEQ_INIT_CNTRL81 => B"00" & X"00",
      SEQ_INIT_CNTRL82 => B"00" & X"00",
      SEQ_INIT_CNTRL83 => B"00" & X"00",
      SEQ_INIT_CNTRL84 => B"00" & X"00",
      SEQ_INIT_CNTRL85 => B"00" & X"00",
      SEQ_INIT_CNTRL86 => B"00" & X"00",
      SEQ_INIT_CNTRL87 => B"00" & X"00",
      SEQ_INIT_CNTRL88 => B"00" & X"00",
      SEQ_INIT_CNTRL89 => B"00" & X"00",
      SEQ_INIT_CNTRL9 => B"00" & X"10",
      SEQ_INIT_CNTRL90 => B"00" & X"00",
      SEQ_INIT_CNTRL91 => B"00" & X"00",
      SEQ_INIT_CNTRL92 => B"00" & X"00",
      SEQ_INIT_CNTRL93 => B"00" & X"00",
      SEQ_INIT_CNTRL94 => B"00" & X"00",
      SEQ_INIT_CNTRL95 => B"00" & X"00",
      SEQ_INIT_CNTRL96 => B"00" & X"00",
      SEQ_INIT_CNTRL97 => B"00" & X"00",
      SEQ_INIT_CNTRL98 => B"00" & X"00",
      SEQ_INIT_CNTRL99 => B"00" & X"00",
      SEQ_INIT_CONFIG => B"1" & X"F0F0",
      SEQ_MODE => B"100",
      TXNQ_RD_PRIORITY => B"01" & X"142840",
      TXNQ_WR_PRIORITY => B"1" & X"142840",
      T_TXBIT => '1',
      UB_CLK_MUX => B"00",
      WRITE_BANDWIDTH => 6400.000000,
      XMPU_CONFIG0 => B"0" & X"8",
      XMPU_CONFIG1 => B"0" & X"8",
      XMPU_CONFIG10 => B"0" & X"8",
      XMPU_CONFIG11 => B"0" & X"8",
      XMPU_CONFIG12 => B"0" & X"8",
      XMPU_CONFIG13 => B"0" & X"8",
      XMPU_CONFIG14 => B"0" & X"8",
      XMPU_CONFIG15 => B"0" & X"8",
      XMPU_CONFIG2 => B"0" & X"8",
      XMPU_CONFIG3 => B"0" & X"8",
      XMPU_CONFIG4 => B"0" & X"8",
      XMPU_CONFIG5 => B"0" & X"8",
      XMPU_CONFIG6 => B"0" & X"8",
      XMPU_CONFIG7 => B"0" & X"8",
      XMPU_CONFIG8 => B"0" & X"8",
      XMPU_CONFIG9 => B"0" & X"8",
      XMPU_CTRL => X"B",
      XMPU_END_HI0 => X"0000",
      XMPU_END_HI1 => X"0000",
      XMPU_END_HI10 => X"0000",
      XMPU_END_HI11 => X"0000",
      XMPU_END_HI12 => X"0000",
      XMPU_END_HI13 => X"0000",
      XMPU_END_HI14 => X"0000",
      XMPU_END_HI15 => X"0000",
      XMPU_END_HI2 => X"0000",
      XMPU_END_HI3 => X"0000",
      XMPU_END_HI4 => X"0000",
      XMPU_END_HI5 => X"0000",
      XMPU_END_HI6 => X"0000",
      XMPU_END_HI7 => X"0000",
      XMPU_END_HI8 => X"0000",
      XMPU_END_HI9 => X"0000",
      XMPU_END_LO0 => X"00000000",
      XMPU_END_LO1 => X"00000000",
      XMPU_END_LO10 => X"00000000",
      XMPU_END_LO11 => X"00000000",
      XMPU_END_LO12 => X"00000000",
      XMPU_END_LO13 => X"00000000",
      XMPU_END_LO14 => X"00000000",
      XMPU_END_LO15 => X"00000000",
      XMPU_END_LO2 => X"00000000",
      XMPU_END_LO3 => X"00000000",
      XMPU_END_LO4 => X"00000000",
      XMPU_END_LO5 => X"00000000",
      XMPU_END_LO6 => X"00000000",
      XMPU_END_LO7 => X"00000000",
      XMPU_END_LO8 => X"00000000",
      XMPU_END_LO9 => X"00000000",
      XMPU_MASTER0 => B"00" & X"000000",
      XMPU_MASTER1 => B"00" & X"000000",
      XMPU_MASTER10 => B"00" & X"000000",
      XMPU_MASTER11 => B"00" & X"000000",
      XMPU_MASTER12 => B"00" & X"000000",
      XMPU_MASTER13 => B"00" & X"000000",
      XMPU_MASTER14 => B"00" & X"000000",
      XMPU_MASTER15 => B"00" & X"000000",
      XMPU_MASTER2 => B"00" & X"000000",
      XMPU_MASTER3 => B"00" & X"000000",
      XMPU_MASTER4 => B"00" & X"000000",
      XMPU_MASTER5 => B"00" & X"000000",
      XMPU_MASTER6 => B"00" & X"000000",
      XMPU_MASTER7 => B"00" & X"000000",
      XMPU_MASTER8 => B"00" & X"000000",
      XMPU_MASTER9 => B"00" & X"000000",
      XMPU_START_HI0 => X"0000",
      XMPU_START_HI1 => X"0000",
      XMPU_START_HI10 => X"0000",
      XMPU_START_HI11 => X"0000",
      XMPU_START_HI12 => X"0000",
      XMPU_START_HI13 => X"0000",
      XMPU_START_HI14 => X"0000",
      XMPU_START_HI15 => X"0000",
      XMPU_START_HI2 => X"0000",
      XMPU_START_HI3 => X"0000",
      XMPU_START_HI4 => X"0000",
      XMPU_START_HI5 => X"0000",
      XMPU_START_HI6 => X"0000",
      XMPU_START_HI7 => X"0000",
      XMPU_START_HI8 => X"0000",
      XMPU_START_HI9 => X"0000",
      XMPU_START_LO0 => X"00000000",
      XMPU_START_LO1 => X"00000000",
      XMPU_START_LO10 => X"00000000",
      XMPU_START_LO11 => X"00000000",
      XMPU_START_LO12 => X"00000000",
      XMPU_START_LO13 => X"00000000",
      XMPU_START_LO14 => X"00000000",
      XMPU_START_LO15 => X"00000000",
      XMPU_START_LO2 => X"00000000",
      XMPU_START_LO3 => X"00000000",
      XMPU_START_LO4 => X"00000000",
      XMPU_START_LO5 => X"00000000",
      XMPU_START_LO6 => X"00000000",
      XMPU_START_LO7 => X"00000000",
      XMPU_START_LO8 => X"00000000",
      XMPU_START_LO9 => X"00000000",
      XPI_DATA_NIB_CHAN => B"00" & X"0000",
      XPI_DQS => X"5F",
      XPI_NIB_CHAN => B"000" & X"000000",
      XPI_OE => X"02AB",
      XPI_OE_ALL_NIB => B"100" & X"17",
      XPI_PMI_CONFIG => B"0" & X"00",
      XPI_READ_DBI => B"00",
      XPI_READ_OFFSET => B"00" & X"895",
      XPI_WRDATA_ALL_NIB => B"100" & X"17",
      XPI_WRITE_DM_DBI => X"1"
    )
        port map (
      DBG_PLL1_CLK => NLW_u_ddrmc_main_DBG_PLL1_CLK_UNCONNECTED,
      DMC2PHY_CSSD_TRIG => NLW_u_ddrmc_main_DMC2PHY_CSSD_TRIG_UNCONNECTED,
      DMC2PHY_FIFO_RDEN(26 downto 0) => DMC2PHY_FIFO_RDEN(26 downto 0),
      DMC2PHY_RDCS0(53 downto 0) => DMC2PHY_RDCS0(53 downto 0),
      DMC2PHY_RDCS1(53 downto 0) => DMC2PHY_RDCS1(53 downto 0),
      DMC2PHY_RDEN(53 downto 0) => DMC2PHY_RDEN(53 downto 0),
      DMC2PHY_T_B(53 downto 0) => DMC2PHY_T_B(53 downto 0),
      DMC2PHY_T_TXBIT_0(53 downto 0) => DMC2PHY_T_TXBIT0(53 downto 0),
      DMC2PHY_T_TXBIT_1(53 downto 0) => DMC2PHY_T_TXBIT1(53 downto 0),
      DMC2PHY_T_TXBIT_2(53 downto 0) => DMC2PHY_T_TXBIT2(53 downto 0),
      DMC2PHY_WRCS0(53 downto 0) => DMC2PHY_WRCS0(53 downto 0),
      DMC2PHY_WRCS1(53 downto 0) => DMC2PHY_WRCS1(53 downto 0),
      DMC2PHY_WR_DQ0(107 downto 104) => DMC_D(1251 downto 1248),
      DMC2PHY_WR_DQ0(103 downto 100) => DMC_D(1203 downto 1200),
      DMC2PHY_WR_DQ0(99 downto 96) => DMC_D(1155 downto 1152),
      DMC2PHY_WR_DQ0(95 downto 92) => DMC_D(1107 downto 1104),
      DMC2PHY_WR_DQ0(91 downto 88) => DMC_D(1059 downto 1056),
      DMC2PHY_WR_DQ0(87 downto 84) => DMC_D(1011 downto 1008),
      DMC2PHY_WR_DQ0(83 downto 80) => DMC_D(963 downto 960),
      DMC2PHY_WR_DQ0(79 downto 76) => DMC_D(915 downto 912),
      DMC2PHY_WR_DQ0(75 downto 72) => DMC_D(867 downto 864),
      DMC2PHY_WR_DQ0(71 downto 68) => DMC_D(819 downto 816),
      DMC2PHY_WR_DQ0(67 downto 64) => DMC_D(771 downto 768),
      DMC2PHY_WR_DQ0(63 downto 60) => DMC_D(723 downto 720),
      DMC2PHY_WR_DQ0(59 downto 56) => DMC_D(675 downto 672),
      DMC2PHY_WR_DQ0(55 downto 52) => DMC_D(627 downto 624),
      DMC2PHY_WR_DQ0(51 downto 48) => DMC_D(579 downto 576),
      DMC2PHY_WR_DQ0(47 downto 44) => DMC_D(531 downto 528),
      DMC2PHY_WR_DQ0(43 downto 40) => DMC_D(483 downto 480),
      DMC2PHY_WR_DQ0(39 downto 36) => DMC_D(435 downto 432),
      DMC2PHY_WR_DQ0(35 downto 32) => DMC_D(387 downto 384),
      DMC2PHY_WR_DQ0(31 downto 28) => DMC_D(339 downto 336),
      DMC2PHY_WR_DQ0(27 downto 24) => DMC_D(291 downto 288),
      DMC2PHY_WR_DQ0(23 downto 20) => DMC_D(243 downto 240),
      DMC2PHY_WR_DQ0(19 downto 16) => DMC_D(195 downto 192),
      DMC2PHY_WR_DQ0(15 downto 12) => DMC_D(147 downto 144),
      DMC2PHY_WR_DQ0(11 downto 8) => DMC_D(99 downto 96),
      DMC2PHY_WR_DQ0(7 downto 4) => DMC_D(51 downto 48),
      DMC2PHY_WR_DQ0(3 downto 0) => DMC_D(3 downto 0),
      DMC2PHY_WR_DQ1(107 downto 104) => DMC_D(1259 downto 1256),
      DMC2PHY_WR_DQ1(103 downto 100) => DMC_D(1211 downto 1208),
      DMC2PHY_WR_DQ1(99 downto 96) => DMC_D(1163 downto 1160),
      DMC2PHY_WR_DQ1(95 downto 92) => DMC_D(1115 downto 1112),
      DMC2PHY_WR_DQ1(91 downto 88) => DMC_D(1067 downto 1064),
      DMC2PHY_WR_DQ1(87 downto 84) => DMC_D(1019 downto 1016),
      DMC2PHY_WR_DQ1(83 downto 80) => DMC_D(971 downto 968),
      DMC2PHY_WR_DQ1(79 downto 76) => DMC_D(923 downto 920),
      DMC2PHY_WR_DQ1(75 downto 72) => DMC_D(875 downto 872),
      DMC2PHY_WR_DQ1(71 downto 68) => DMC_D(827 downto 824),
      DMC2PHY_WR_DQ1(67 downto 64) => DMC_D(779 downto 776),
      DMC2PHY_WR_DQ1(63 downto 60) => DMC_D(731 downto 728),
      DMC2PHY_WR_DQ1(59 downto 56) => DMC_D(683 downto 680),
      DMC2PHY_WR_DQ1(55 downto 52) => DMC_D(635 downto 632),
      DMC2PHY_WR_DQ1(51 downto 48) => DMC_D(587 downto 584),
      DMC2PHY_WR_DQ1(47 downto 44) => DMC_D(539 downto 536),
      DMC2PHY_WR_DQ1(43 downto 40) => DMC_D(491 downto 488),
      DMC2PHY_WR_DQ1(39 downto 36) => DMC_D(443 downto 440),
      DMC2PHY_WR_DQ1(35 downto 32) => DMC_D(395 downto 392),
      DMC2PHY_WR_DQ1(31 downto 28) => DMC_D(347 downto 344),
      DMC2PHY_WR_DQ1(27 downto 24) => DMC_D(299 downto 296),
      DMC2PHY_WR_DQ1(23 downto 20) => DMC_D(251 downto 248),
      DMC2PHY_WR_DQ1(19 downto 16) => DMC_D(203 downto 200),
      DMC2PHY_WR_DQ1(15 downto 12) => DMC_D(155 downto 152),
      DMC2PHY_WR_DQ1(11 downto 8) => DMC_D(107 downto 104),
      DMC2PHY_WR_DQ1(7 downto 4) => DMC_D(59 downto 56),
      DMC2PHY_WR_DQ1(3 downto 0) => DMC_D(11 downto 8),
      DMC2PHY_WR_DQ2(107 downto 105) => NLW_u_ddrmc_main_DMC2PHY_WR_DQ2_UNCONNECTED(107 downto 105),
      DMC2PHY_WR_DQ2(104) => u_ddrmc_main_n_249,
      DMC2PHY_WR_DQ2(103 downto 100) => DMC_D(1219 downto 1216),
      DMC2PHY_WR_DQ2(99 downto 96) => DMC_D(1171 downto 1168),
      DMC2PHY_WR_DQ2(95 downto 92) => DMC_D(1123 downto 1120),
      DMC2PHY_WR_DQ2(91 downto 88) => DMC_D(1075 downto 1072),
      DMC2PHY_WR_DQ2(87 downto 84) => DMC_D(1027 downto 1024),
      DMC2PHY_WR_DQ2(83 downto 80) => DMC_D(979 downto 976),
      DMC2PHY_WR_DQ2(79 downto 76) => DMC_D(931 downto 928),
      DMC2PHY_WR_DQ2(75 downto 72) => DMC_D(883 downto 880),
      DMC2PHY_WR_DQ2(71 downto 68) => DMC_D(835 downto 832),
      DMC2PHY_WR_DQ2(67 downto 64) => DMC_D(787 downto 784),
      DMC2PHY_WR_DQ2(63 downto 60) => DMC_D(739 downto 736),
      DMC2PHY_WR_DQ2(59 downto 56) => DMC_D(691 downto 688),
      DMC2PHY_WR_DQ2(55 downto 52) => DMC_D(643 downto 640),
      DMC2PHY_WR_DQ2(51 downto 48) => DMC_D(595 downto 592),
      DMC2PHY_WR_DQ2(47 downto 44) => DMC_D(547 downto 544),
      DMC2PHY_WR_DQ2(43 downto 40) => DMC_D(499 downto 496),
      DMC2PHY_WR_DQ2(39 downto 36) => DMC_D(451 downto 448),
      DMC2PHY_WR_DQ2(35 downto 32) => DMC_D(403 downto 400),
      DMC2PHY_WR_DQ2(31 downto 28) => DMC_D(355 downto 352),
      DMC2PHY_WR_DQ2(27 downto 24) => DMC_D(307 downto 304),
      DMC2PHY_WR_DQ2(23 downto 20) => DMC_D(259 downto 256),
      DMC2PHY_WR_DQ2(19 downto 16) => DMC_D(211 downto 208),
      DMC2PHY_WR_DQ2(15 downto 12) => DMC_D(163 downto 160),
      DMC2PHY_WR_DQ2(11 downto 8) => DMC_D(115 downto 112),
      DMC2PHY_WR_DQ2(7 downto 4) => DMC_D(67 downto 64),
      DMC2PHY_WR_DQ2(3 downto 0) => DMC_D(19 downto 16),
      DMC2PHY_WR_DQ3(107 downto 105) => NLW_u_ddrmc_main_DMC2PHY_WR_DQ3_UNCONNECTED(107 downto 105),
      DMC2PHY_WR_DQ3(104) => u_ddrmc_main_n_357,
      DMC2PHY_WR_DQ3(103 downto 100) => DMC_D(1227 downto 1224),
      DMC2PHY_WR_DQ3(99 downto 96) => DMC_D(1179 downto 1176),
      DMC2PHY_WR_DQ3(95 downto 92) => DMC_D(1131 downto 1128),
      DMC2PHY_WR_DQ3(91 downto 88) => DMC_D(1083 downto 1080),
      DMC2PHY_WR_DQ3(87 downto 84) => DMC_D(1035 downto 1032),
      DMC2PHY_WR_DQ3(83 downto 80) => DMC_D(987 downto 984),
      DMC2PHY_WR_DQ3(79 downto 76) => DMC_D(939 downto 936),
      DMC2PHY_WR_DQ3(75 downto 72) => DMC_D(891 downto 888),
      DMC2PHY_WR_DQ3(71 downto 68) => DMC_D(843 downto 840),
      DMC2PHY_WR_DQ3(67 downto 64) => DMC_D(795 downto 792),
      DMC2PHY_WR_DQ3(63 downto 60) => DMC_D(747 downto 744),
      DMC2PHY_WR_DQ3(59 downto 56) => DMC_D(699 downto 696),
      DMC2PHY_WR_DQ3(55 downto 52) => DMC_D(651 downto 648),
      DMC2PHY_WR_DQ3(51 downto 48) => DMC_D(603 downto 600),
      DMC2PHY_WR_DQ3(47 downto 44) => DMC_D(555 downto 552),
      DMC2PHY_WR_DQ3(43 downto 40) => DMC_D(507 downto 504),
      DMC2PHY_WR_DQ3(39 downto 36) => DMC_D(459 downto 456),
      DMC2PHY_WR_DQ3(35 downto 32) => DMC_D(411 downto 408),
      DMC2PHY_WR_DQ3(31 downto 28) => DMC_D(363 downto 360),
      DMC2PHY_WR_DQ3(27 downto 24) => DMC_D(315 downto 312),
      DMC2PHY_WR_DQ3(23 downto 20) => DMC_D(267 downto 264),
      DMC2PHY_WR_DQ3(19 downto 16) => DMC_D(219 downto 216),
      DMC2PHY_WR_DQ3(15 downto 12) => DMC_D(171 downto 168),
      DMC2PHY_WR_DQ3(11 downto 8) => DMC_D(123 downto 120),
      DMC2PHY_WR_DQ3(7 downto 4) => DMC_D(75 downto 72),
      DMC2PHY_WR_DQ3(3 downto 0) => DMC_D(27 downto 24),
      DMC2PHY_WR_DQ4(107 downto 104) => DMC_D(1283 downto 1280),
      DMC2PHY_WR_DQ4(103 downto 100) => DMC_D(1235 downto 1232),
      DMC2PHY_WR_DQ4(99 downto 96) => DMC_D(1187 downto 1184),
      DMC2PHY_WR_DQ4(95 downto 92) => DMC_D(1139 downto 1136),
      DMC2PHY_WR_DQ4(91 downto 88) => DMC_D(1091 downto 1088),
      DMC2PHY_WR_DQ4(87 downto 84) => DMC_D(1043 downto 1040),
      DMC2PHY_WR_DQ4(83 downto 80) => DMC_D(995 downto 992),
      DMC2PHY_WR_DQ4(79 downto 76) => DMC_D(947 downto 944),
      DMC2PHY_WR_DQ4(75 downto 72) => DMC_D(899 downto 896),
      DMC2PHY_WR_DQ4(71 downto 68) => DMC_D(851 downto 848),
      DMC2PHY_WR_DQ4(67 downto 64) => DMC_D(803 downto 800),
      DMC2PHY_WR_DQ4(63 downto 60) => DMC_D(755 downto 752),
      DMC2PHY_WR_DQ4(59 downto 56) => DMC_D(707 downto 704),
      DMC2PHY_WR_DQ4(55 downto 52) => DMC_D(659 downto 656),
      DMC2PHY_WR_DQ4(51 downto 48) => DMC_D(611 downto 608),
      DMC2PHY_WR_DQ4(47 downto 44) => DMC_D(563 downto 560),
      DMC2PHY_WR_DQ4(43 downto 40) => DMC_D(515 downto 512),
      DMC2PHY_WR_DQ4(39 downto 36) => DMC_D(467 downto 464),
      DMC2PHY_WR_DQ4(35 downto 32) => DMC_D(419 downto 416),
      DMC2PHY_WR_DQ4(31 downto 28) => DMC_D(371 downto 368),
      DMC2PHY_WR_DQ4(27 downto 24) => DMC_D(323 downto 320),
      DMC2PHY_WR_DQ4(23 downto 20) => DMC_D(275 downto 272),
      DMC2PHY_WR_DQ4(19 downto 16) => DMC_D(227 downto 224),
      DMC2PHY_WR_DQ4(15 downto 12) => DMC_D(179 downto 176),
      DMC2PHY_WR_DQ4(11 downto 8) => DMC_D(131 downto 128),
      DMC2PHY_WR_DQ4(7 downto 4) => DMC_D(83 downto 80),
      DMC2PHY_WR_DQ4(3 downto 0) => DMC_D(35 downto 32),
      DMC2PHY_WR_DQ5(107 downto 104) => DMC_D(1291 downto 1288),
      DMC2PHY_WR_DQ5(103 downto 100) => DMC_D(1243 downto 1240),
      DMC2PHY_WR_DQ5(99 downto 96) => DMC_D(1195 downto 1192),
      DMC2PHY_WR_DQ5(95 downto 92) => DMC_D(1147 downto 1144),
      DMC2PHY_WR_DQ5(91 downto 88) => DMC_D(1099 downto 1096),
      DMC2PHY_WR_DQ5(87 downto 84) => DMC_D(1051 downto 1048),
      DMC2PHY_WR_DQ5(83 downto 80) => DMC_D(1003 downto 1000),
      DMC2PHY_WR_DQ5(79 downto 76) => DMC_D(955 downto 952),
      DMC2PHY_WR_DQ5(75 downto 72) => DMC_D(907 downto 904),
      DMC2PHY_WR_DQ5(71 downto 68) => DMC_D(859 downto 856),
      DMC2PHY_WR_DQ5(67 downto 64) => DMC_D(811 downto 808),
      DMC2PHY_WR_DQ5(63 downto 60) => DMC_D(763 downto 760),
      DMC2PHY_WR_DQ5(59 downto 56) => DMC_D(715 downto 712),
      DMC2PHY_WR_DQ5(55 downto 52) => DMC_D(667 downto 664),
      DMC2PHY_WR_DQ5(51 downto 48) => DMC_D(619 downto 616),
      DMC2PHY_WR_DQ5(47 downto 44) => DMC_D(571 downto 568),
      DMC2PHY_WR_DQ5(43 downto 40) => DMC_D(523 downto 520),
      DMC2PHY_WR_DQ5(39 downto 36) => DMC_D(475 downto 472),
      DMC2PHY_WR_DQ5(35 downto 32) => DMC_D(427 downto 424),
      DMC2PHY_WR_DQ5(31 downto 28) => DMC_D(379 downto 376),
      DMC2PHY_WR_DQ5(27 downto 24) => DMC_D(331 downto 328),
      DMC2PHY_WR_DQ5(23 downto 20) => DMC_D(283 downto 280),
      DMC2PHY_WR_DQ5(19 downto 16) => DMC_D(235 downto 232),
      DMC2PHY_WR_DQ5(15 downto 12) => DMC_D(187 downto 184),
      DMC2PHY_WR_DQ5(11 downto 8) => DMC_D(139 downto 136),
      DMC2PHY_WR_DQ5(7 downto 4) => DMC_D(91 downto 88),
      DMC2PHY_WR_DQ5(3 downto 0) => DMC_D(43 downto 40),
      DMC_CLK => mc_clk_xpll,
      DMC_CLK_DESKEW => NLW_u_ddrmc_main_DMC_CLK_DESKEW_UNCONNECTED,
      FROM_NOC_0 => from_noc_0,
      FROM_NOC_1 => from_noc_1,
      FROM_NOC_2 => from_noc_2,
      FROM_NOC_3 => from_noc_3,
      IF_CAL_CAL_BUSY => NLW_u_ddrmc_main_IF_CAL_CAL_BUSY_UNCONNECTED,
      IF_CAL_CAL_DONE => NLW_u_ddrmc_main_IF_CAL_CAL_DONE_UNCONNECTED,
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY => dmc2noc_credit_rdy_0,
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_0_NOC_FLIT(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      IF_DMC2NOC_OUT_0_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_0_NOC_VALID(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      IF_DMC2NOC_OUT_0_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_0_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY => dmc2noc_credit_rdy_1,
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_1_NOC_FLIT(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      IF_DMC2NOC_OUT_1_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_1_NOC_VALID(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      IF_DMC2NOC_OUT_1_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_1_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RDY => dmc2noc_credit_rdy_2,
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_2_NOC_FLIT(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      IF_DMC2NOC_OUT_2_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_2_NOC_VALID(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      IF_DMC2NOC_OUT_2_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_2_NOC_VALID_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RDY => dmc2noc_credit_rdy_3,
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN_EN => '0',
      IF_DMC2NOC_OUT_3_NOC_FLIT(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      IF_DMC2NOC_OUT_3_NOC_FLIT_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_FLIT_EN_UNCONNECTED,
      IF_DMC2NOC_OUT_3_NOC_VALID(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      IF_DMC2NOC_OUT_3_NOC_VALID_EN => NLW_u_ddrmc_main_IF_DMC2NOC_OUT_3_NOC_VALID_EN_UNCONNECTED,
      IF_DMC_FABRIC_BLI2ILA_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_ACK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2ILA_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2ILA_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_ACK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRACE_CLK => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_CLK_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRACE_TREADY => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRACE_TREADY_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_BLI2UB_UART_RX => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLI2UB_UART_RX_UNCONNECTED,
      IF_DMC_FABRIC_BLOCK_PERIODIC_CAL => NLW_u_ddrmc_main_IF_DMC_FABRIC_BLOCK_PERIODIC_CAL_UNCONNECTED,
      IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT => NLW_u_ddrmc_main_IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT_UNCONNECTED,
      IF_DMC_FABRIC_ILA2BLI_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_ACK_UNCONNECTED,
      IF_DMC_FABRIC_ILA2BLI_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_ILA2BLI_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_PADDR(31 downto 25) => NLW_u_ddrmc_main_IF_DMC_FABRIC_PADDR_UNCONNECTED(31 downto 25),
      IF_DMC_FABRIC_PRDATA(31 downto 29) => NLW_u_ddrmc_main_IF_DMC_FABRIC_PRDATA_UNCONNECTED(31 downto 29),
      IF_DMC_FABRIC_REF_ACK_0(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_0_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_ACK_1(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_ACK_1_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_RANK_EN_0(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_0_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_RANK_EN_1(3 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_RANK_EN_1_UNCONNECTED(3 downto 0),
      IF_DMC_FABRIC_REF_REQ_0 => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_0_UNCONNECTED,
      IF_DMC_FABRIC_REF_REQ_1 => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_REQ_1_UNCONNECTED,
      IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE => NLW_u_ddrmc_main_IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_ACK => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_ACK_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_TRACE_TDATA(15 downto 0) => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TDATA_UNCONNECTED(15 downto 0),
      IF_DMC_FABRIC_UB2BLI_TRACE_TVALID => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRACE_TVALID_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_TRIG => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_TRIG_UNCONNECTED,
      IF_DMC_FABRIC_UB2BLI_UART_TX => NLW_u_ddrmc_main_IF_DMC_FABRIC_UB2BLI_UART_TX_UNCONNECTED,
      IF_NOC2DMC_IN_0_NOC_CREDIT_RDY => noc2dmc_credit_rdy_0,
      IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_0_NOC_FLIT(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      IF_NOC2DMC_IN_0_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_0_NOC_VALID(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      IF_NOC2DMC_IN_0_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_1_NOC_CREDIT_RDY => noc2dmc_credit_rdy_1,
      IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_1_NOC_FLIT(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      IF_NOC2DMC_IN_1_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_1_NOC_VALID(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      IF_NOC2DMC_IN_1_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_2_NOC_CREDIT_RDY => noc2dmc_credit_rdy_2,
      IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_2_NOC_FLIT(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      IF_NOC2DMC_IN_2_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_2_NOC_VALID(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      IF_NOC2DMC_IN_2_NOC_VALID_EN => '0',
      IF_NOC2DMC_IN_3_NOC_CREDIT_RDY => noc2dmc_credit_rdy_3,
      IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN => NLW_u_ddrmc_main_IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN_UNCONNECTED,
      IF_NOC2DMC_IN_3_NOC_FLIT(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      IF_NOC2DMC_IN_3_NOC_FLIT_EN => '0',
      IF_NOC2DMC_IN_3_NOC_VALID(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      IF_NOC2DMC_IN_3_NOC_VALID_EN => '0',
      IF_UBLAZE_FABRIC_FABRIC_CLK => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_CLK_UNCONNECTED,
      IF_UBLAZE_FABRIC_FABRIC_RST_N => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_FABRIC_RST_N_UNCONNECTED,
      IF_UBLAZE_FABRIC_PADDR(24 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PADDR_UNCONNECTED(24 downto 0),
      IF_UBLAZE_FABRIC_PENABLE => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PENABLE_UNCONNECTED,
      IF_UBLAZE_FABRIC_PPROT(2 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PPROT_UNCONNECTED(2 downto 0),
      IF_UBLAZE_FABRIC_PRDATA(28 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PRDATA_UNCONNECTED(28 downto 0),
      IF_UBLAZE_FABRIC_PREADY => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PREADY_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSELX => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSELX_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSLVERR => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSLVERR_UNCONNECTED,
      IF_UBLAZE_FABRIC_PSTRB(3 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PSTRB_UNCONNECTED(3 downto 0),
      IF_UBLAZE_FABRIC_PWDATA(31 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWDATA_UNCONNECTED(31 downto 0),
      IF_UBLAZE_FABRIC_PWRITE => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_PWRITE_UNCONNECTED,
      IF_UBLAZE_FABRIC_UB_MISC_IN(2 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_IN_UNCONNECTED(2 downto 0),
      IF_UBLAZE_FABRIC_UB_MISC_OUT(1 downto 0) => NLW_u_ddrmc_main_IF_UBLAZE_FABRIC_UB_MISC_OUT_UNCONNECTED(1 downto 0),
      NOC_CLK => NLW_u_ddrmc_main_NOC_CLK_UNCONNECTED,
      PHY2DMC_FIFO_EMPTY(26 downto 0) => DMC_FIFO_EMPTY(26 downto 0),
      PHY2DMC_GT_STATUS(26 downto 0) => DMC_GT_STATUS(26 downto 0),
      PHY2DMC_RD_DQ0(107 downto 0) => DMC_Q0(107 downto 0),
      PHY2DMC_RD_DQ1(107 downto 0) => DMC_Q1(107 downto 0),
      PHY2DMC_RD_DQ2(107 downto 0) => DMC_Q2(107 downto 0),
      PHY2DMC_RD_DQ3(107 downto 0) => DMC_Q3(107 downto 0),
      PHY2DMC_RD_DQ4(107 downto 0) => DMC_Q4(107 downto 0),
      PHY2DMC_RD_DQ5(107 downto 0) => DMC_Q5(107 downto 0),
      SYS_RST_NOC_N => NLW_u_ddrmc_main_SYS_RST_NOC_N_UNCONNECTED,
      SYS_RST_PL_N => NLW_u_ddrmc_main_SYS_RST_PL_N_UNCONNECTED,
      SYS_RST_PS_N => NLW_u_ddrmc_main_SYS_RST_PS_N_UNCONNECTED
    );
u_ddrmc_riu: unisim.vcomponents.DDRMC_RIU
     port map (
      IF_DMC2PHY0_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk0(9 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr0(79 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel0(9 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data0(159 downto 0),
      IF_DMC2PHY0_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en0(9 downto 0),
      IF_DMC2PHY0_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_0(159 downto 0),
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_0(9),
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY0_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_0(7 downto 0),
      IF_DMC2PHY1_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk1(9 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr1(79 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel1(9 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data1(159 downto 0),
      IF_DMC2PHY1_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en1(9 downto 0),
      IF_DMC2PHY1_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_1(159 downto 0),
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_1(9),
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY1_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_1(7 downto 0),
      IF_DMC2PHY2_RIU_DMC2PHY_CTRL_CLK(9 downto 0) => riu2phy_ctrl_clk2(9 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_ADDR(79 downto 0) => riu2xphy_addr2(79 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL(10) => NLW_u_ddrmc_riu_IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL_UNCONNECTED(10),
      IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL(9 downto 0) => riu2xphy_nibble_sel2(9 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_WR_DATA(159 downto 0) => riu2xphy_wr_data2(159 downto 0),
      IF_DMC2PHY2_RIU_DMC2RIU_WR_EN(9 downto 0) => riu2xphy_wr_en2(9 downto 0),
      IF_DMC2PHY2_RIU_RIU2DMC_RD_DATA(159 downto 0) => riu2dmc_rd_data_2(159 downto 0),
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(9) => riu2dmc_valid_2(9),
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(8) => '1',
      IF_DMC2PHY2_RIU_RIU2DMC_VALID(7 downto 0) => riu2dmc_valid_2(7 downto 0)
    );
u_xpll0_bank0: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 1.024000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_PHASE_CTRL => B"00",
      CLKOUT2_DIVIDE => 2,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"00",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '0',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '0',
      DESKEW_DELAY1 => 0,
      DESKEW_DELAY2 => 0,
      DESKEW_DELAY_EN1 => "FALSE",
      DESKEW_DELAY_EN2 => "FALSE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "FALSE",
      DESKEW_MUXIN_SEL => '0',
      DIV4_CLKOUT012 => '0',
      DIV4_CLKOUT3 => '0',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank0_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank0_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => bank1_clkout0,
      CLKIN1_DESKEW => NLW_u_xpll0_bank0_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank0_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => NLW_u_xpll0_bank0_CLKOUT0_UNCONNECTED,
      CLKOUT1 => NLW_u_xpll0_bank0_CLKOUT1_UNCONNECTED,
      CLKOUT2 => NLW_u_xpll0_bank0_CLKOUT2_UNCONNECTED,
      CLKOUT3 => NLW_u_xpll0_bank0_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clktoxphy(0),
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => NLW_u_xpll0_bank0_CLKOUTPHY_CASC_OUT_UNCONNECTED,
      DADDR(6 downto 0) => NLW_u_xpll0_bank0_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank0_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank0_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank0_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank0_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank0_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank0_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank0_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank0_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank0_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank0_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank0_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank0_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank0_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank0_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr0(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk0(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel0(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_0(159 downto 144),
      RIU_VALID => riu2dmc_valid_0(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data0(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en0(9),
      RST => '0'
    );
u_xpll0_bank1: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 39,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 4.992000,
      CLKOUT0_DIVIDE => 4,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 213.750000,
      CLKOUT1_PHASE_CTRL => B"11",
      CLKOUT2_DIVIDE => 4,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"01",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '1',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '1',
      DESKEW_DELAY1 => 12,
      DESKEW_DELAY2 => 15,
      DESKEW_DELAY_EN1 => "TRUE",
      DESKEW_DELAY_EN2 => "TRUE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "TRUE",
      DESKEW_MUXIN_SEL => '1',
      DIV4_CLKOUT012 => '1',
      DIV4_CLKOUT3 => '1',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank1_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank1_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => sys_clk_O,
      CLKIN1_DESKEW => NLW_u_xpll0_bank1_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank1_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => bank1_clkout0,
      CLKOUT1 => mc_clk_xpll,
      CLKOUT2 => bank1_xpll0_fifo_rd_clk,
      CLKOUT3 => NLW_u_xpll0_bank1_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clk_xpll,
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => bank1_xpll_clkoutphy_casc_out,
      DADDR(6 downto 0) => NLW_u_xpll0_bank1_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank1_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank1_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank1_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank1_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank1_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank1_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank1_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank1_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank1_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank1_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank1_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank1_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank1_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank1_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr1(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk1(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel1(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_1(159 downto 144),
      RIU_VALID => riu2dmc_valid_1(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data1(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en1(9),
      RST => '0'
    );
u_xpll0_bank2: unisim.vcomponents.XPLL
    generic map(
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 1.024000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_PHASE_CTRL => B"00",
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_PHASE_CTRL => B"00",
      CLKOUT2_DIVIDE => 2,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_PHASE_CTRL => B"00",
      CLKOUT3_DIVIDE => 2,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_PHASE_CTRL => B"00",
      CLKOUTPHY_CASCIN_EN => '1',
      CLKOUTPHY_CASCOUT_EN => '0',
      CLKOUTPHY_DIVIDE => "DIV1",
      DESKEW2_MUXIN_SEL => '0',
      DESKEW_DELAY1 => 0,
      DESKEW_DELAY2 => 0,
      DESKEW_DELAY_EN1 => "FALSE",
      DESKEW_DELAY_EN2 => "FALSE",
      DESKEW_DELAY_PATH1 => "FALSE",
      DESKEW_DELAY_PATH2 => "FALSE",
      DESKEW_MUXIN_SEL => '0',
      DIV4_CLKOUT012 => '0',
      DIV4_CLKOUT3 => '0',
      DIVCLK_DIVIDE => 2,
      IS_CLKFB1_DESKEW_INVERTED => '0',
      IS_CLKFB2_DESKEW_INVERTED => '0',
      IS_CLKIN1_DESKEW_INVERTED => '0',
      IS_CLKIN2_DESKEW_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOCK_WAIT => "FALSE",
      REF_JITTER => 0.010000,
      SIM_ADJ_CLK0_CASCADE => "FALSE",
      XPLL_CONNECT_TO_NOCMC => "LP4"
    )
        port map (
      CLKFB1_DESKEW => NLW_u_xpll0_bank2_CLKFB1_DESKEW_UNCONNECTED,
      CLKFB2_DESKEW => NLW_u_xpll0_bank2_CLKFB2_DESKEW_UNCONNECTED,
      CLKIN => bank1_clkout0,
      CLKIN1_DESKEW => NLW_u_xpll0_bank2_CLKIN1_DESKEW_UNCONNECTED,
      CLKIN2_DESKEW => NLW_u_xpll0_bank2_CLKIN2_DESKEW_UNCONNECTED,
      CLKOUT0 => NLW_u_xpll0_bank2_CLKOUT0_UNCONNECTED,
      CLKOUT1 => NLW_u_xpll0_bank2_CLKOUT1_UNCONNECTED,
      CLKOUT2 => NLW_u_xpll0_bank2_CLKOUT2_UNCONNECTED,
      CLKOUT3 => NLW_u_xpll0_bank2_CLKOUT3_UNCONNECTED,
      CLKOUTPHY => pll_clktoxphy(2),
      CLKOUTPHYEN => '1',
      CLKOUTPHY_CASC_IN => bank1_xpll_clkoutphy_casc_out,
      CLKOUTPHY_CASC_OUT => NLW_u_xpll0_bank2_CLKOUTPHY_CASC_OUT_UNCONNECTED,
      DADDR(6 downto 0) => NLW_u_xpll0_bank2_DADDR_UNCONNECTED(6 downto 0),
      DCLK => NLW_u_xpll0_bank2_DCLK_UNCONNECTED,
      DEN => NLW_u_xpll0_bank2_DEN_UNCONNECTED,
      DI(15 downto 0) => NLW_u_xpll0_bank2_DI_UNCONNECTED(15 downto 0),
      DO(15 downto 0) => NLW_u_xpll0_bank2_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_u_xpll0_bank2_DRDY_UNCONNECTED,
      DWE => NLW_u_xpll0_bank2_DWE_UNCONNECTED,
      LOCKED => NLW_u_xpll0_bank2_LOCKED_UNCONNECTED,
      LOCKED1_DESKEW => NLW_u_xpll0_bank2_LOCKED1_DESKEW_UNCONNECTED,
      LOCKED2_DESKEW => NLW_u_xpll0_bank2_LOCKED2_DESKEW_UNCONNECTED,
      LOCKED_FB => NLW_u_xpll0_bank2_LOCKED_FB_UNCONNECTED,
      PSCLK => NLW_u_xpll0_bank2_PSCLK_UNCONNECTED,
      PSDONE => NLW_u_xpll0_bank2_PSDONE_UNCONNECTED,
      PSEN => NLW_u_xpll0_bank2_PSEN_UNCONNECTED,
      PSINCDEC => NLW_u_xpll0_bank2_PSINCDEC_UNCONNECTED,
      PWRDWN => '0',
      RIU_ADDR(7 downto 0) => riu2xphy_addr2(79 downto 72),
      RIU_CLK => riu2phy_ctrl_clk2(9),
      RIU_NIBBLE_SEL => riu2xphy_nibble_sel2(9),
      RIU_RD_DATA(15 downto 0) => riu2dmc_rd_data_2(159 downto 144),
      RIU_VALID => riu2dmc_valid_2(9),
      RIU_WR_DATA(15 downto 0) => riu2xphy_wr_data2(159 downto 144),
      RIU_WR_EN => riu2xphy_wr_en2(9),
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy is
  port (
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy : entity is "bd_28ba_MC0_ddrc_0_phy";
end vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 VALID";
begin
inst: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy_wrapper
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy is
  port (
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy : entity is "bd_28ba_MC1_ddrc_0_phy";
end vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rdy_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 CREDIT_RDY";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rdy_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 CREDIT_RDY";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_credit_rtn_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_data_out_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 FLIT";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 VALID";
  attribute X_INTERFACE_INFO of dmc2noc_valid_out_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_0 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_0 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_1 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_1 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_2 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_2 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_credit_rtn_3 : signal is "xilinx.com:interface:npp:1.0 NPP_OUT_3 CREDIT_RETURN";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_data_in_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 FLIT";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_0 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_0 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_1 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_1 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_2 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_2 VALID";
  attribute X_INTERFACE_INFO of noc2dmc_valid_in_3 : signal is "xilinx.com:interface:npp:1.0 NPP_IN_3 VALID";
begin
inst: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy_wrapper
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper is
  port (
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DC_CMD_CREDITS : integer;
  attribute DC_CMD_CREDITS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 680;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "yes";
  attribute EN_NPP_MONITOR : string;
  attribute EN_NPP_MONITOR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1'b0";
  attribute EXMON_CLR_EXE : integer;
  attribute EXMON_CLR_EXE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 256;
  attribute NOC_FREQ : integer;
  attribute NOC_FREQ of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 1000;
  attribute NPI_REG_DDRMC_NSU_0_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_0_ING : integer;
  attribute NPI_REG_DDRMC_NSU_0_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_1_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_1_ING : integer;
  attribute NPI_REG_DDRMC_NSU_1_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_2_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_2_ING : integer;
  attribute NPI_REG_DDRMC_NSU_2_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_3_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_3_ING : integer;
  attribute NPI_REG_DDRMC_NSU_3_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 65792;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "bd_28ba_MC0_ddrc_0_wrapper";
  attribute REG_ADEC0 : integer;
  attribute REG_ADEC0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 20480;
  attribute REG_ADEC1 : integer;
  attribute REG_ADEC1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 20480;
  attribute REG_ADEC2 : integer;
  attribute REG_ADEC2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute REG_ADEC3 : integer;
  attribute REG_ADEC3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute REG_CMDQ_BER_RATE_CTRL : integer;
  attribute REG_CMDQ_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_BEW_RATE_CTRL : integer;
  attribute REG_CMDQ_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_CTRL0 : integer;
  attribute REG_CMDQ_CTRL0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 17318416;
  attribute REG_CMDQ_CTRL1 : integer;
  attribute REG_CMDQ_CTRL1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 17318416;
  attribute REG_CMDQ_ISR_RATE_CTRL : integer;
  attribute REG_CMDQ_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_ISW_RATE_CTRL : integer;
  attribute REG_CMDQ_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_LLR_RATE_CTRL : integer;
  attribute REG_CMDQ_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_NSU0_PORT : integer;
  attribute REG_NSU0_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 896;
  attribute REG_NSU1_PORT : integer;
  attribute REG_NSU1_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 960;
  attribute REG_NSU2_PORT : integer;
  attribute REG_NSU2_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 1024;
  attribute REG_NSU3_PORT : integer;
  attribute REG_NSU3_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 1088;
  attribute REG_P0_BER_RATE_CTRL : integer;
  attribute REG_P0_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_BEW_RATE_CTRL : integer;
  attribute REG_P0_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_ISR_RATE_CTRL : integer;
  attribute REG_P0_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_ISW_RATE_CTRL : integer;
  attribute REG_P0_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_LLR_RATE_CTRL : integer;
  attribute REG_P0_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_BER_RATE_CTRL : integer;
  attribute REG_P1_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_BEW_RATE_CTRL : integer;
  attribute REG_P1_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_ISR_RATE_CTRL : integer;
  attribute REG_P1_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_ISW_RATE_CTRL : integer;
  attribute REG_P1_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_LLR_RATE_CTRL : integer;
  attribute REG_P1_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_BER_RATE_CTRL : integer;
  attribute REG_P2_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_BEW_RATE_CTRL : integer;
  attribute REG_P2_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_ISR_RATE_CTRL : integer;
  attribute REG_P2_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_ISW_RATE_CTRL : integer;
  attribute REG_P2_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_LLR_RATE_CTRL : integer;
  attribute REG_P2_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_BER_RATE_CTRL : integer;
  attribute REG_P3_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_BEW_RATE_CTRL : integer;
  attribute REG_P3_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_ISR_RATE_CTRL : integer;
  attribute REG_P3_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_ISW_RATE_CTRL : integer;
  attribute REG_P3_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_LLR_RATE_CTRL : integer;
  attribute REG_P3_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4193295;
  attribute REG_PINOUT : integer;
  attribute REG_PINOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute REG_QOS0 : integer;
  attribute REG_QOS0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 1966560;
  attribute REG_QOS1 : integer;
  attribute REG_QOS1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 267388932;
  attribute REG_QOS2 : integer;
  attribute REG_QOS2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 261122;
  attribute REG_QOS_RATE_CTRL_SCALE : integer;
  attribute REG_QOS_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute REG_QOS_TIMEOUT0 : integer;
  attribute REG_QOS_TIMEOUT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 4329604;
  attribute REG_QOS_TIMEOUT1 : integer;
  attribute REG_QOS_TIMEOUT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is -1145324613;
  attribute REG_QOS_TIMEOUT2 : integer;
  attribute REG_QOS_TIMEOUT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 187;
  attribute REG_RATE_CTRL_SCALE : integer;
  attribute REG_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute REG_RD_DRR_TKN_P0 : integer;
  attribute REG_RD_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 16712708;
  attribute REG_RD_DRR_TKN_P1 : integer;
  attribute REG_RD_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 15991812;
  attribute REG_RD_DRR_TKN_P2 : integer;
  attribute REG_RD_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 15991812;
  attribute REG_RD_DRR_TKN_P3 : integer;
  attribute REG_RD_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 15991812;
  attribute REG_WR_DRR_TKN_P0 : integer;
  attribute REG_WR_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 65284;
  attribute REG_WR_DRR_TKN_P1 : integer;
  attribute REG_WR_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 62468;
  attribute REG_WR_DRR_TKN_P2 : integer;
  attribute REG_WR_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 62468;
  attribute REG_WR_DRR_TKN_P3 : integer;
  attribute REG_WR_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 62468;
  attribute TCK : integer;
  attribute TCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 628;
  attribute UB_CLK_MUX : integer;
  attribute UB_CLK_MUX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute VERBOSITY_EN : integer;
  attribute VERBOSITY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_CONFIG0 : integer;
  attribute XMPU_CONFIG0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG1 : integer;
  attribute XMPU_CONFIG1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG10 : integer;
  attribute XMPU_CONFIG10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG11 : integer;
  attribute XMPU_CONFIG11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG12 : integer;
  attribute XMPU_CONFIG12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG13 : integer;
  attribute XMPU_CONFIG13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG14 : integer;
  attribute XMPU_CONFIG14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG15 : integer;
  attribute XMPU_CONFIG15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG2 : integer;
  attribute XMPU_CONFIG2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG3 : integer;
  attribute XMPU_CONFIG3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG4 : integer;
  attribute XMPU_CONFIG4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG5 : integer;
  attribute XMPU_CONFIG5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG6 : integer;
  attribute XMPU_CONFIG6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG7 : integer;
  attribute XMPU_CONFIG7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG8 : integer;
  attribute XMPU_CONFIG8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG9 : integer;
  attribute XMPU_CONFIG9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CTRL : integer;
  attribute XMPU_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 11;
  attribute XMPU_END_HI0 : integer;
  attribute XMPU_END_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI1 : integer;
  attribute XMPU_END_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI10 : integer;
  attribute XMPU_END_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI11 : integer;
  attribute XMPU_END_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI12 : integer;
  attribute XMPU_END_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI13 : integer;
  attribute XMPU_END_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI14 : integer;
  attribute XMPU_END_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI15 : integer;
  attribute XMPU_END_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI2 : integer;
  attribute XMPU_END_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI3 : integer;
  attribute XMPU_END_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI4 : integer;
  attribute XMPU_END_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI5 : integer;
  attribute XMPU_END_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI6 : integer;
  attribute XMPU_END_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI7 : integer;
  attribute XMPU_END_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI8 : integer;
  attribute XMPU_END_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI9 : integer;
  attribute XMPU_END_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO0 : integer;
  attribute XMPU_END_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO1 : integer;
  attribute XMPU_END_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO10 : integer;
  attribute XMPU_END_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO11 : integer;
  attribute XMPU_END_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO12 : integer;
  attribute XMPU_END_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO13 : integer;
  attribute XMPU_END_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO14 : integer;
  attribute XMPU_END_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO15 : integer;
  attribute XMPU_END_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO2 : integer;
  attribute XMPU_END_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO3 : integer;
  attribute XMPU_END_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO4 : integer;
  attribute XMPU_END_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO5 : integer;
  attribute XMPU_END_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO6 : integer;
  attribute XMPU_END_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO7 : integer;
  attribute XMPU_END_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO8 : integer;
  attribute XMPU_END_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO9 : integer;
  attribute XMPU_END_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER0 : integer;
  attribute XMPU_MASTER0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER1 : integer;
  attribute XMPU_MASTER1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER10 : integer;
  attribute XMPU_MASTER10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER11 : integer;
  attribute XMPU_MASTER11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER12 : integer;
  attribute XMPU_MASTER12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER13 : integer;
  attribute XMPU_MASTER13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER14 : integer;
  attribute XMPU_MASTER14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER15 : integer;
  attribute XMPU_MASTER15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER2 : integer;
  attribute XMPU_MASTER2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER3 : integer;
  attribute XMPU_MASTER3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER4 : integer;
  attribute XMPU_MASTER4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER5 : integer;
  attribute XMPU_MASTER5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER6 : integer;
  attribute XMPU_MASTER6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER7 : integer;
  attribute XMPU_MASTER7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER8 : integer;
  attribute XMPU_MASTER8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER9 : integer;
  attribute XMPU_MASTER9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI0 : integer;
  attribute XMPU_START_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI1 : integer;
  attribute XMPU_START_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI10 : integer;
  attribute XMPU_START_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI11 : integer;
  attribute XMPU_START_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI12 : integer;
  attribute XMPU_START_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI13 : integer;
  attribute XMPU_START_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI14 : integer;
  attribute XMPU_START_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI15 : integer;
  attribute XMPU_START_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI2 : integer;
  attribute XMPU_START_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI3 : integer;
  attribute XMPU_START_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI4 : integer;
  attribute XMPU_START_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI5 : integer;
  attribute XMPU_START_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI6 : integer;
  attribute XMPU_START_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI7 : integer;
  attribute XMPU_START_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI8 : integer;
  attribute XMPU_START_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI9 : integer;
  attribute XMPU_START_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO0 : integer;
  attribute XMPU_START_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO1 : integer;
  attribute XMPU_START_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO10 : integer;
  attribute XMPU_START_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO11 : integer;
  attribute XMPU_START_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO12 : integer;
  attribute XMPU_START_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO13 : integer;
  attribute XMPU_START_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO14 : integer;
  attribute XMPU_START_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO15 : integer;
  attribute XMPU_START_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO2 : integer;
  attribute XMPU_START_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO3 : integer;
  attribute XMPU_START_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO4 : integer;
  attribute XMPU_START_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO5 : integer;
  attribute XMPU_START_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO6 : integer;
  attribute XMPU_START_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO7 : integer;
  attribute XMPU_START_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO8 : integer;
  attribute XMPU_START_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO9 : integer;
  attribute XMPU_START_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is 0;
  attribute XPHYIO_CONTROLLERTYPE : string;
  attribute XPHYIO_CONTROLLERTYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "LPDDR4_SDRAM";
  attribute XPHYIO_Component_Name : string;
  attribute XPHYIO_Component_Name of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "bd_28ba_MC0_ddrc_0";
  attribute XPHYIO_MC_ADDRESSMAP : string;
  attribute XPHYIO_MC_ADDRESSMAP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "ROW_COLUMN_BANK";
  attribute XPHYIO_MC_ADDR_BIT0 : string;
  attribute XPHYIO_MC_ADDR_BIT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT1 : string;
  attribute XPHYIO_MC_ADDR_BIT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT10 : string;
  attribute XPHYIO_MC_ADDR_BIT10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA7";
  attribute XPHYIO_MC_ADDR_BIT11 : string;
  attribute XPHYIO_MC_ADDR_BIT11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA8";
  attribute XPHYIO_MC_ADDR_BIT12 : string;
  attribute XPHYIO_MC_ADDR_BIT12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA9";
  attribute XPHYIO_MC_ADDR_BIT13 : string;
  attribute XPHYIO_MC_ADDR_BIT13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "BA0";
  attribute XPHYIO_MC_ADDR_BIT14 : string;
  attribute XPHYIO_MC_ADDR_BIT14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "BA1";
  attribute XPHYIO_MC_ADDR_BIT15 : string;
  attribute XPHYIO_MC_ADDR_BIT15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "BA2";
  attribute XPHYIO_MC_ADDR_BIT16 : string;
  attribute XPHYIO_MC_ADDR_BIT16 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA0";
  attribute XPHYIO_MC_ADDR_BIT17 : string;
  attribute XPHYIO_MC_ADDR_BIT17 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA1";
  attribute XPHYIO_MC_ADDR_BIT18 : string;
  attribute XPHYIO_MC_ADDR_BIT18 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA2";
  attribute XPHYIO_MC_ADDR_BIT19 : string;
  attribute XPHYIO_MC_ADDR_BIT19 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA3";
  attribute XPHYIO_MC_ADDR_BIT2 : string;
  attribute XPHYIO_MC_ADDR_BIT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA0";
  attribute XPHYIO_MC_ADDR_BIT20 : string;
  attribute XPHYIO_MC_ADDR_BIT20 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA4";
  attribute XPHYIO_MC_ADDR_BIT21 : string;
  attribute XPHYIO_MC_ADDR_BIT21 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA5";
  attribute XPHYIO_MC_ADDR_BIT22 : string;
  attribute XPHYIO_MC_ADDR_BIT22 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA6";
  attribute XPHYIO_MC_ADDR_BIT23 : string;
  attribute XPHYIO_MC_ADDR_BIT23 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA7";
  attribute XPHYIO_MC_ADDR_BIT24 : string;
  attribute XPHYIO_MC_ADDR_BIT24 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA8";
  attribute XPHYIO_MC_ADDR_BIT25 : string;
  attribute XPHYIO_MC_ADDR_BIT25 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA9";
  attribute XPHYIO_MC_ADDR_BIT26 : string;
  attribute XPHYIO_MC_ADDR_BIT26 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA10";
  attribute XPHYIO_MC_ADDR_BIT27 : string;
  attribute XPHYIO_MC_ADDR_BIT27 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA11";
  attribute XPHYIO_MC_ADDR_BIT28 : string;
  attribute XPHYIO_MC_ADDR_BIT28 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA12";
  attribute XPHYIO_MC_ADDR_BIT29 : string;
  attribute XPHYIO_MC_ADDR_BIT29 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA13";
  attribute XPHYIO_MC_ADDR_BIT3 : string;
  attribute XPHYIO_MC_ADDR_BIT3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA1";
  attribute XPHYIO_MC_ADDR_BIT30 : string;
  attribute XPHYIO_MC_ADDR_BIT30 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA14";
  attribute XPHYIO_MC_ADDR_BIT31 : string;
  attribute XPHYIO_MC_ADDR_BIT31 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RA15";
  attribute XPHYIO_MC_ADDR_BIT32 : string;
  attribute XPHYIO_MC_ADDR_BIT32 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CH_SEL";
  attribute XPHYIO_MC_ADDR_BIT33 : string;
  attribute XPHYIO_MC_ADDR_BIT33 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT34 : string;
  attribute XPHYIO_MC_ADDR_BIT34 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT35 : string;
  attribute XPHYIO_MC_ADDR_BIT35 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT36 : string;
  attribute XPHYIO_MC_ADDR_BIT36 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT37 : string;
  attribute XPHYIO_MC_ADDR_BIT37 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT38 : string;
  attribute XPHYIO_MC_ADDR_BIT38 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT39 : string;
  attribute XPHYIO_MC_ADDR_BIT39 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT4 : string;
  attribute XPHYIO_MC_ADDR_BIT4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA2";
  attribute XPHYIO_MC_ADDR_BIT40 : string;
  attribute XPHYIO_MC_ADDR_BIT40 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT41 : string;
  attribute XPHYIO_MC_ADDR_BIT41 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT42 : string;
  attribute XPHYIO_MC_ADDR_BIT42 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT43 : string;
  attribute XPHYIO_MC_ADDR_BIT43 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT5 : string;
  attribute XPHYIO_MC_ADDR_BIT5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA3";
  attribute XPHYIO_MC_ADDR_BIT6 : string;
  attribute XPHYIO_MC_ADDR_BIT6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA4";
  attribute XPHYIO_MC_ADDR_BIT7 : string;
  attribute XPHYIO_MC_ADDR_BIT7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT8 : string;
  attribute XPHYIO_MC_ADDR_BIT8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA5";
  attribute XPHYIO_MC_ADDR_BIT9 : string;
  attribute XPHYIO_MC_ADDR_BIT9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CA6";
  attribute XPHYIO_MC_ADDR_WIDTH : string;
  attribute XPHYIO_MC_ADDR_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_ATTR_FILE : string;
  attribute XPHYIO_MC_ATTR_FILE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "nocattrs.dat";
  attribute XPHYIO_MC_BA_WIDTH : string;
  attribute XPHYIO_MC_BA_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "3";
  attribute XPHYIO_MC_BG_WIDTH : string;
  attribute XPHYIO_MC_BG_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_BURST_LENGTH : string;
  attribute XPHYIO_MC_BURST_LENGTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_CASLATENCY : string;
  attribute XPHYIO_MC_CASLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_CASWRITELATENCY : string;
  attribute XPHYIO_MC_CASWRITELATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18";
  attribute XPHYIO_MC_CA_MIRROR : string;
  attribute XPHYIO_MC_CA_MIRROR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING : string;
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE : string;
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NONE";
  attribute XPHYIO_MC_CKE_WIDTH : string;
  attribute XPHYIO_MC_CKE_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CK_WIDTH : string;
  attribute XPHYIO_MC_CK_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CLA : string;
  attribute XPHYIO_MC_CLA of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CLAMSHELL : string;
  attribute XPHYIO_MC_CLAMSHELL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH : string;
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_COMPONENT_DENSITY : string;
  attribute XPHYIO_MC_COMPONENT_DENSITY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16Gb";
  attribute XPHYIO_MC_COMPONENT_NAME : string;
  attribute XPHYIO_MC_COMPONENT_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "bd_28ba_MC0_ddrc_0";
  attribute XPHYIO_MC_COMPONENT_WIDTH : string;
  attribute XPHYIO_MC_COMPONENT_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "x32";
  attribute XPHYIO_MC_CONFIG_NUM : string;
  attribute XPHYIO_MC_CONFIG_NUM of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "config26";
  attribute XPHYIO_MC_CS_WIDTH : string;
  attribute XPHYIO_MC_CS_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_DATAWIDTH : string;
  attribute XPHYIO_MC_DATAWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_DB_F0BC00 : string;
  attribute XPHYIO_MC_DB_F0BC00 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC01 : string;
  attribute XPHYIO_MC_DB_F0BC01 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC02 : string;
  attribute XPHYIO_MC_DB_F0BC02 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC03 : string;
  attribute XPHYIO_MC_DB_F0BC03 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC04 : string;
  attribute XPHYIO_MC_DB_F0BC04 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC05 : string;
  attribute XPHYIO_MC_DB_F0BC05 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC06 : string;
  attribute XPHYIO_MC_DB_F0BC06 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC0A : string;
  attribute XPHYIO_MC_DB_F0BC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC6X : string;
  attribute XPHYIO_MC_DB_F0BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F1BC0A : string;
  attribute XPHYIO_MC_DB_F1BC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F1BC6X : string;
  attribute XPHYIO_MC_DB_F1BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F5BC5X : string;
  attribute XPHYIO_MC_DB_F5BC5X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F5BC6X : string;
  attribute XPHYIO_MC_DB_F5BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F6BC4X : string;
  attribute XPHYIO_MC_DB_F6BC4X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F0 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F5 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F6 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DC_CMD_CREDITS : string;
  attribute XPHYIO_MC_DC_CMD_CREDITS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x000002a8";
  attribute XPHYIO_MC_DDR4_2T : string;
  attribute XPHYIO_MC_DDR4_2T of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Enable";
  attribute XPHYIO_MC_DDR4_ADDR_BIT : string;
  attribute XPHYIO_MC_DDR4_ADDR_BIT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,NC,CA4,CA3,CA2,CA1,CA0,NC,NC";
  attribute XPHYIO_MC_DDR4_CTLE : string;
  attribute XPHYIO_MC_DDR4_CTLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "000";
  attribute XPHYIO_MC_DDR4_MIGRATION : string;
  attribute XPHYIO_MC_DDR4_MIGRATION of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT : string;
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00036330";
  attribute XPHYIO_MC_DEVICE_TYPE : string;
  attribute XPHYIO_MC_DEVICE_TYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "S80";
  attribute XPHYIO_MC_DISABLE_DATA_CHECK : string;
  attribute XPHYIO_MC_DISABLE_DATA_CHECK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_DM_WIDTH : string;
  attribute XPHYIO_MC_DM_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_DQS_WIDTH : string;
  attribute XPHYIO_MC_DQS_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_DQ_WIDTH : string;
  attribute XPHYIO_MC_DQ_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_ECC : string;
  attribute XPHYIO_MC_ECC of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD : string;
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x004C4C";
  attribute XPHYIO_MC_ECC_SCRUB_SIZE : string;
  attribute XPHYIO_MC_ECC_SCRUB_SIZE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4096";
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING : string;
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_EN_ECC_SCRUBBING : string;
  attribute XPHYIO_MC_EN_ECC_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_EN_INTR_RESP : string;
  attribute XPHYIO_MC_EN_INTR_RESP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_EN_NPP_MONITOR : string;
  attribute XPHYIO_MC_EN_NPP_MONITOR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_EXMON_CLR_EXE : string;
  attribute XPHYIO_MC_EXMON_CLR_EXE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000100";
  attribute XPHYIO_MC_EXTENDED_WDQS : string;
  attribute XPHYIO_MC_EXTENDED_WDQS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "39";
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "DIV1";
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_F0_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0074";
  attribute XPHYIO_MC_F0_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR12 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x004D";
  attribute XPHYIO_MC_F0_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR14 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x001E";
  attribute XPHYIO_MC_F0_LPDDR4_MR15 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR16 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR16 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR17 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR17 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR20 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR20 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR22 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0006";
  attribute XPHYIO_MC_F0_LPDDR4_MR23 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR23 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0031";
  attribute XPHYIO_MC_F0_MR0 : string;
  attribute XPHYIO_MC_F0_MR0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR1 : string;
  attribute XPHYIO_MC_F0_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR2 : string;
  attribute XPHYIO_MC_F0_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR3 : string;
  attribute XPHYIO_MC_F0_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000020";
  attribute XPHYIO_MC_F0_MR4 : string;
  attribute XPHYIO_MC_F0_MR4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR5 : string;
  attribute XPHYIO_MC_F0_MR5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR6 : string;
  attribute XPHYIO_MC_F0_MR6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1.024000";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_F1_CASLATENCY : string;
  attribute XPHYIO_MC_F1_CASLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_F1_CASWRITELATENCY : string;
  attribute XPHYIO_MC_F1_CASWRITELATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18";
  attribute XPHYIO_MC_F1_CLA : string;
  attribute XPHYIO_MC_F1_CLA of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "39";
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "DIV1";
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_F1_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00C0";
  attribute XPHYIO_MC_F1_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR22 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_MR0 : string;
  attribute XPHYIO_MC_F1_MR0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR1 : string;
  attribute XPHYIO_MC_F1_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR2 : string;
  attribute XPHYIO_MC_F1_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR3 : string;
  attribute XPHYIO_MC_F1_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000020";
  attribute XPHYIO_MC_F1_MR4 : string;
  attribute XPHYIO_MC_F1_MR4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR5 : string;
  attribute XPHYIO_MC_F1_MR5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR6 : string;
  attribute XPHYIO_MC_F1_MR6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_ODTLon : string;
  attribute XPHYIO_MC_F1_ODTLon of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_PARITYLATENCY : string;
  attribute XPHYIO_MC_F1_PARITYLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1.250000";
  attribute XPHYIO_MC_F1_RCD_DELAY : string;
  attribute XPHYIO_MC_F1_RCD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCCD_3DS : string;
  attribute XPHYIO_MC_F1_TCCD_3DS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCCD_L : string;
  attribute XPHYIO_MC_F1_TCCD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCKE : string;
  attribute XPHYIO_MC_F1_TCKE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TFAW : string;
  attribute XPHYIO_MC_F1_TFAW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_F1_TFAW_nCK : string;
  attribute XPHYIO_MC_F1_TFAW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMOD : string;
  attribute XPHYIO_MC_F1_TMOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMRD : string;
  attribute XPHYIO_MC_F1_TMRD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "14000";
  attribute XPHYIO_MC_F1_TMRD_nCK : string;
  attribute XPHYIO_MC_F1_TMRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMRW : string;
  attribute XPHYIO_MC_F1_TMRW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_F1_TODTon_MIN : string;
  attribute XPHYIO_MC_F1_TODTon_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TOSCO : string;
  attribute XPHYIO_MC_F1_TOSCO of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TOSCO_nCK : string;
  attribute XPHYIO_MC_F1_TOSCO_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPDM_RD : string;
  attribute XPHYIO_MC_F1_TPDM_RD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRAS : string;
  attribute XPHYIO_MC_F1_TRAS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "42000";
  attribute XPHYIO_MC_F1_TRAS_nCK : string;
  attribute XPHYIO_MC_F1_TRAS_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRCD : string;
  attribute XPHYIO_MC_F1_TRCD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TRCD_nCK : string;
  attribute XPHYIO_MC_F1_TRCD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRPAB : string;
  attribute XPHYIO_MC_F1_TRPAB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "21000";
  attribute XPHYIO_MC_F1_TRPAB_nCK : string;
  attribute XPHYIO_MC_F1_TRPAB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRPPB : string;
  attribute XPHYIO_MC_F1_TRPPB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TRPPB_nCK : string;
  attribute XPHYIO_MC_F1_TRPPB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD : string;
  attribute XPHYIO_MC_F1_TRRD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_F1_TRRD_L : string;
  attribute XPHYIO_MC_F1_TRRD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD_S : string;
  attribute XPHYIO_MC_F1_TRRD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD_nCK : string;
  attribute XPHYIO_MC_F1_TRRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRTP : string;
  attribute XPHYIO_MC_F1_TRTP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_F1_TRTP_nCK : string;
  attribute XPHYIO_MC_F1_TRTP_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWR : string;
  attribute XPHYIO_MC_F1_TWR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TWR_nCK : string;
  attribute XPHYIO_MC_F1_TWR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR : string;
  attribute XPHYIO_MC_F1_TWTR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_F1_TWTR_L : string;
  attribute XPHYIO_MC_F1_TWTR_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR_S : string;
  attribute XPHYIO_MC_F1_TWTR_S of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR_nCK : string;
  attribute XPHYIO_MC_F1_TWTR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TXP : string;
  attribute XPHYIO_MC_F1_TXP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TZQLAT : string;
  attribute XPHYIO_MC_F1_TZQLAT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_F1_TZQLAT_nCK : string;
  attribute XPHYIO_MC_F1_TZQLAT_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_FCV_FULLCAL : string;
  attribute XPHYIO_MC_FCV_FULLCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_FLIPPED_PINOUT : string;
  attribute XPHYIO_MC_FLIPPED_PINOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_FREQ_PARAM : string;
  attribute XPHYIO_MC_FREQ_PARAM of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "F0";
  attribute XPHYIO_MC_FREQ_SEL : string;
  attribute XPHYIO_MC_FREQ_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "SYS_CLK_FROM_MEMORY_CLK";
  attribute XPHYIO_MC_FREQ_SWITCHING_EN : string;
  attribute XPHYIO_MC_FREQ_SWITCHING_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_IBUFDISABLE : string;
  attribute XPHYIO_MC_IBUFDISABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000AA";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0020000";
  attribute XPHYIO_MC_INIT_DONE_SIG_EN : string;
  attribute XPHYIO_MC_INIT_DONE_SIG_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB : string;
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4992";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4.992000";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2500";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2.500000";
  attribute XPHYIO_MC_INPUT_FREQUENCY0 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "200.321000";
  attribute XPHYIO_MC_INPUT_FREQUENCY1 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "400.000000";
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1071";
  attribute XPHYIO_MC_IP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_LP4_CA_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_LP4_CA_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_LP4_OPERATING_TEMP : string;
  attribute XPHYIO_MC_LP4_OPERATING_TEMP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "STANDARD";
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT : string;
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_LP4_RESETN_WIDTH : string;
  attribute XPHYIO_MC_LP4_RESETN_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE : string;
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "ALL_BANK";
  attribute XPHYIO_MC_LR_WIDTH : string;
  attribute XPHYIO_MC_LR_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_MAIN_BASE_ADDR : string;
  attribute XPHYIO_MC_MAIN_BASE_ADDR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0xF6150000";
  attribute XPHYIO_MC_MAIN_MODULE_NAME : string;
  attribute XPHYIO_MC_MAIN_MODULE_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "DDRMC_MAIN_0";
  attribute XPHYIO_MC_MEMORY_DEVICETYPE : string;
  attribute XPHYIO_MC_MEMORY_DEVICETYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Components";
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE : string;
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "LPDDR4-4267";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL : string;
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_NETLIST_SIMULATION : string;
  attribute XPHYIO_MC_NETLIST_SIMULATION of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_NOC_BASE_ADDR : string;
  attribute XPHYIO_MC_NOC_BASE_ADDR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0xF6070000";
  attribute XPHYIO_MC_NOC_FREQ : string;
  attribute XPHYIO_MC_NOC_FREQ of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1000";
  attribute XPHYIO_MC_NOC_MODULE_NAME : string;
  attribute XPHYIO_MC_NOC_MODULE_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "DDRMC_NOC_0";
  attribute XPHYIO_MC_NO_CHANNELS : string;
  attribute XPHYIO_MC_NO_CHANNELS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Dual";
  attribute XPHYIO_MC_NUM_CK : string;
  attribute XPHYIO_MC_NUM_CK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_ODTLon : string;
  attribute XPHYIO_MC_ODTLon of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_ODT_WIDTH : string;
  attribute XPHYIO_MC_ODT_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_OP_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "625";
  attribute XPHYIO_MC_OP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "625";
  attribute XPHYIO_MC_ORDERING : string;
  attribute XPHYIO_MC_ORDERING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Strict";
  attribute XPHYIO_MC_PARITY : string;
  attribute XPHYIO_MC_PARITY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_PARITYLATENCY : string;
  attribute XPHYIO_MC_PARITYLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_PER_RD_INTVL : string;
  attribute XPHYIO_MC_PER_RD_INTVL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_PIN_ARGS : string;
  attribute XPHYIO_MC_PIN_ARGS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "CONTROLLERTYPE LPDDR4_SDRAM MC_DQ_WIDTH 32 MC_DQS_WIDTH 4 MC_DM_WIDTH 4 MC_ADDR_WIDTH 6 MC_BG_WIDTH 0 MC_BA_WIDTH 3 MC_CKE_WIDTH 0 MC_CK_WIDTH 0 MC_CS_WIDTH 1 MC_STACKHEIGHT 1 MC_LR_WIDTH 1 MC_ODT_WIDTH 0 MC_COMPONENT_WIDTH x32 MC_MEMORY_DEVICETYPE Components MC_NO_CHANNELS Dual MC_RANK 1 MC_SLOT Single MC_NUM_CK 1 MC_LP4_PIN_EFFICIENT false MC_CH0_LP4_CHA_ENABLE true MC_CH0_LP4_CHB_ENABLE true MC_CH1_LP4_CHA_ENABLE true MC_CH1_LP4_CHB_ENABLE true MC_LP4_DQ_A_WIDTH 16 MC_LP4_DQ_B_WIDTH 16 MC_LP4_DQS_A_WIDTH 2 MC_LP4_DQS_B_WIDTH 2 MC_LP4_DMI_A_WIDTH 2 MC_LP4_DMI_B_WIDTH 2 MC_LP4_CA_A_WIDTH 6 MC_LP4_CA_B_WIDTH 6 MC_LP4_CKT_A_WIDTH 1 MC_LP4_CKT_B_WIDTH 1 MC_LP4_CKE_A_WIDTH 1 MC_LP4_CKE_B_WIDTH 1 MC_LP4_CS_A_WIDTH 1 MC_LP4_CS_B_WIDTH 1 MC_LP4_RESETN_WIDTH 1 MC_PARITY false MC_WRITE_DM_DBI DM_NO_DBI MC_READ_DBI false MC_SYSTEM_CLOCK Differential MC_CONFIG_NUM config26";
  attribute XPHYIO_MC_POWERMODES : string;
  attribute XPHYIO_MC_POWERMODES of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL : string;
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "ROW_BANK_COLUMN";
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES : string;
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_RANK : string;
  attribute XPHYIO_MC_RANK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_RCD_DELAY : string;
  attribute XPHYIO_MC_RCD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_RCD_PARITY : string;
  attribute XPHYIO_MC_RCD_PARITY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_READ_DBI : string;
  attribute XPHYIO_MC_READ_DBI of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_REFRESH_RATE : string;
  attribute XPHYIO_MC_REFRESH_RATE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1x";
  attribute XPHYIO_MC_REFRESH_SPEED : string;
  attribute XPHYIO_MC_REFRESH_SPEED of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1x";
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF : string;
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_REGION : string;
  attribute XPHYIO_MC_REGION of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_REGVAL_COMPARE : string;
  attribute XPHYIO_MC_REGVAL_COMPARE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_REG_ADEC0 : string;
  attribute XPHYIO_MC_REG_ADEC0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC1 : string;
  attribute XPHYIO_MC_REG_ADEC1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC2 : string;
  attribute XPHYIO_MC_REG_ADEC2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_ADEC3 : string;
  attribute XPHYIO_MC_REG_ADEC3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_NSU0_PORT : string;
  attribute XPHYIO_MC_REG_NSU0_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000380";
  attribute XPHYIO_MC_REG_NSU1_PORT : string;
  attribute XPHYIO_MC_REG_NSU1_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x000003c0";
  attribute XPHYIO_MC_REG_NSU2_PORT : string;
  attribute XPHYIO_MC_REG_NSU2_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000400";
  attribute XPHYIO_MC_REG_NSU3_PORT : string;
  attribute XPHYIO_MC_REG_NSU3_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000440";
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_QOS0 : string;
  attribute XPHYIO_MC_REG_QOS0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x001e01e0";
  attribute XPHYIO_MC_REG_QOS1 : string;
  attribute XPHYIO_MC_REG_QOS1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0ff00804";
  attribute XPHYIO_MC_REG_QOS2 : string;
  attribute XPHYIO_MC_REG_QOS2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0003fc02";
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00421084";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0xbbbbbbbb";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x000000bb";
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_RC00 : string;
  attribute XPHYIO_MC_REG_RC00 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC01 : string;
  attribute XPHYIO_MC_REG_RC01 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC02 : string;
  attribute XPHYIO_MC_REG_RC02 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC03 : string;
  attribute XPHYIO_MC_REG_RC03 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC03_F1 : string;
  attribute XPHYIO_MC_REG_RC03_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC04 : string;
  attribute XPHYIO_MC_REG_RC04 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC04_F1 : string;
  attribute XPHYIO_MC_REG_RC04_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC05 : string;
  attribute XPHYIO_MC_REG_RC05 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC05_F1 : string;
  attribute XPHYIO_MC_REG_RC05_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC08 : string;
  attribute XPHYIO_MC_REG_RC08 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0A : string;
  attribute XPHYIO_MC_REG_RC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0A_F1 : string;
  attribute XPHYIO_MC_REG_RC0A_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0B : string;
  attribute XPHYIO_MC_REG_RC0B of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0D : string;
  attribute XPHYIO_MC_REG_RC0D of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0E : string;
  attribute XPHYIO_MC_REG_RC0E of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0F : string;
  attribute XPHYIO_MC_REG_RC0F of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0F_F1 : string;
  attribute XPHYIO_MC_REG_RC0F_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC2X : string;
  attribute XPHYIO_MC_REG_RC2X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC3X : string;
  attribute XPHYIO_MC_REG_RC3X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC3X_F1 : string;
  attribute XPHYIO_MC_REG_RC3X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC5X : string;
  attribute XPHYIO_MC_REG_RC5X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC5X_F1 : string;
  attribute XPHYIO_MC_REG_RC5X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC8X : string;
  attribute XPHYIO_MC_REG_RC8X of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC8X_F1 : string;
  attribute XPHYIO_MC_REG_RC8X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00ff0404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000ff04";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_ROWADDRESSWIDTH : string;
  attribute XPHYIO_MC_ROWADDRESSWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_RTT : string;
  attribute XPHYIO_MC_RTT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "RZQ/6";
  attribute XPHYIO_MC_SAVERESTORE : string;
  attribute XPHYIO_MC_SAVERESTORE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_SCRUBBING : string;
  attribute XPHYIO_MC_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "off";
  attribute XPHYIO_MC_SELFREFRESH : string;
  attribute XPHYIO_MC_SELFREFRESH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_SILICON_REVISION : string;
  attribute XPHYIO_MC_SILICON_REVISION of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_SIMMODE : string;
  attribute XPHYIO_MC_SIMMODE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "BFM";
  attribute XPHYIO_MC_SIM_DEVICE : string;
  attribute XPHYIO_MC_SIM_DEVICE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "VERSAL_AI_CORE_ES1";
  attribute XPHYIO_MC_SKIPCAL : string;
  attribute XPHYIO_MC_SKIPCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_SLOT : string;
  attribute XPHYIO_MC_SLOT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Single";
  attribute XPHYIO_MC_STACKHEIGHT : string;
  attribute XPHYIO_MC_STACKHEIGHT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_SVFLOW : string;
  attribute XPHYIO_MC_SVFLOW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_SYSTEM_CLOCK : string;
  attribute XPHYIO_MC_SYSTEM_CLOCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "Differential";
  attribute XPHYIO_MC_TBCW : string;
  attribute XPHYIO_MC_TBCW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD : string;
  attribute XPHYIO_MC_TCCD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_TCCDMW : string;
  attribute XPHYIO_MC_TCCDMW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_TCCD_3DS : string;
  attribute XPHYIO_MC_TCCD_3DS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD_L : string;
  attribute XPHYIO_MC_TCCD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD_L_nCK : string;
  attribute XPHYIO_MC_TCCD_L_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "5";
  attribute XPHYIO_MC_TCCD_S : string;
  attribute XPHYIO_MC_TCCD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_TCKE : string;
  attribute XPHYIO_MC_TCKE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TCMR_MRD : string;
  attribute XPHYIO_MC_TCMR_MRD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TDQS2DQ_MAX : string;
  attribute XPHYIO_MC_TDQS2DQ_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "800";
  attribute XPHYIO_MC_TDQS2DQ_MIN : string;
  attribute XPHYIO_MC_TDQS2DQ_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "200";
  attribute XPHYIO_MC_TDQSCK_MAX : string;
  attribute XPHYIO_MC_TDQSCK_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "3500";
  attribute XPHYIO_MC_TDQSCK_MIN : string;
  attribute XPHYIO_MC_TDQSCK_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1500";
  attribute XPHYIO_MC_TDQSS_MAX : string;
  attribute XPHYIO_MC_TDQSS_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1.250000";
  attribute XPHYIO_MC_TDQSS_MIN : string;
  attribute XPHYIO_MC_TDQSS_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0.750000";
  attribute XPHYIO_MC_TEMP_DIR_DELETE : string;
  attribute XPHYIO_MC_TEMP_DIR_DELETE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_TFAW : string;
  attribute XPHYIO_MC_TFAW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_TFAW_DLR : string;
  attribute XPHYIO_MC_TFAW_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TFAW_nCK : string;
  attribute XPHYIO_MC_TFAW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMOD : string;
  attribute XPHYIO_MC_TMOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMOD_nCK : string;
  attribute XPHYIO_MC_TMOD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "24";
  attribute XPHYIO_MC_TMPRR : string;
  attribute XPHYIO_MC_TMPRR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMRC : string;
  attribute XPHYIO_MC_TMRC of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMRD : string;
  attribute XPHYIO_MC_TMRD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "14000";
  attribute XPHYIO_MC_TMRD_div4 : string;
  attribute XPHYIO_MC_TMRD_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_TMRD_nCK : string;
  attribute XPHYIO_MC_TMRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "28";
  attribute XPHYIO_MC_TMRR : string;
  attribute XPHYIO_MC_TMRR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_TMRW : string;
  attribute XPHYIO_MC_TMRW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_TMRW_div4 : string;
  attribute XPHYIO_MC_TMRW_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_TMRW_nCK : string;
  attribute XPHYIO_MC_TMRW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "20";
  attribute XPHYIO_MC_TODTon_MIN : string;
  attribute XPHYIO_MC_TODTon_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "3";
  attribute XPHYIO_MC_TOSCO : string;
  attribute XPHYIO_MC_TOSCO of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "40000";
  attribute XPHYIO_MC_TOSCO_nCK : string;
  attribute XPHYIO_MC_TOSCO_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "79";
  attribute XPHYIO_MC_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_TPAR_ALERT_ON of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TPBR2PBR : string;
  attribute XPHYIO_MC_TPBR2PBR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "90000";
  attribute XPHYIO_MC_TPDM_RD : string;
  attribute XPHYIO_MC_TPDM_RD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRAS : string;
  attribute XPHYIO_MC_TRAS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "42000";
  attribute XPHYIO_MC_TRAS_nCK : string;
  attribute XPHYIO_MC_TRAS_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "83";
  attribute XPHYIO_MC_TRC : string;
  attribute XPHYIO_MC_TRC of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "63000";
  attribute XPHYIO_MC_TRCD : string;
  attribute XPHYIO_MC_TRCD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TRCD_nCK : string;
  attribute XPHYIO_MC_TRCD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TREFI : string;
  attribute XPHYIO_MC_TREFI of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "3904000";
  attribute XPHYIO_MC_TREFIPB : string;
  attribute XPHYIO_MC_TREFIPB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "488000";
  attribute XPHYIO_MC_TRFC : string;
  attribute XPHYIO_MC_TRFC of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRFCAB : string;
  attribute XPHYIO_MC_TRFCAB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "280000";
  attribute XPHYIO_MC_TRFCPB : string;
  attribute XPHYIO_MC_TRFCPB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "140000";
  attribute XPHYIO_MC_TRFC_DLR : string;
  attribute XPHYIO_MC_TRFC_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRP : string;
  attribute XPHYIO_MC_TRP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRPAB : string;
  attribute XPHYIO_MC_TRPAB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "21000";
  attribute XPHYIO_MC_TRPAB_nCK : string;
  attribute XPHYIO_MC_TRPAB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "42";
  attribute XPHYIO_MC_TRPPB : string;
  attribute XPHYIO_MC_TRPPB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TRPPB_nCK : string;
  attribute XPHYIO_MC_TRPPB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TRPRE : string;
  attribute XPHYIO_MC_TRPRE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1.800000";
  attribute XPHYIO_MC_TRPST : string;
  attribute XPHYIO_MC_TRPST of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0.400000";
  attribute XPHYIO_MC_TRRD : string;
  attribute XPHYIO_MC_TRRD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_TRRD_DLR : string;
  attribute XPHYIO_MC_TRRD_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_L : string;
  attribute XPHYIO_MC_TRRD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_L_nCK : string;
  attribute XPHYIO_MC_TRRD_L_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_TRRD_S : string;
  attribute XPHYIO_MC_TRRD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_S_nCK : string;
  attribute XPHYIO_MC_TRRD_S_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_TRRD_nCK : string;
  attribute XPHYIO_MC_TRRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TRTP : string;
  attribute XPHYIO_MC_TRTP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_TRTP_nCK : string;
  attribute XPHYIO_MC_TRTP_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_TRTW : string;
  attribute XPHYIO_MC_TRTW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "350";
  attribute XPHYIO_MC_TSTAB : string;
  attribute XPHYIO_MC_TSTAB of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWPRE : string;
  attribute XPHYIO_MC_TWPRE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1.800000";
  attribute XPHYIO_MC_TWPST : string;
  attribute XPHYIO_MC_TWPST of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0.400000";
  attribute XPHYIO_MC_TWR : string;
  attribute XPHYIO_MC_TWR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TWR_nCK : string;
  attribute XPHYIO_MC_TWR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TWTR : string;
  attribute XPHYIO_MC_TWTR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_TWTR_L : string;
  attribute XPHYIO_MC_TWTR_L of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWTR_S : string;
  attribute XPHYIO_MC_TWTR_S of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWTR_nCK : string;
  attribute XPHYIO_MC_TWTR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "20";
  attribute XPHYIO_MC_TXP : string;
  attribute XPHYIO_MC_TXP of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TXPR : string;
  attribute XPHYIO_MC_TXPR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TXPR_nCK : string;
  attribute XPHYIO_MC_TXPR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "5";
  attribute XPHYIO_MC_TZQCAL : string;
  attribute XPHYIO_MC_TZQCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1000000";
  attribute XPHYIO_MC_TZQCAL_div4 : string;
  attribute XPHYIO_MC_TZQCAL_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "489";
  attribute XPHYIO_MC_TZQCS : string;
  attribute XPHYIO_MC_TZQCS of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "128";
  attribute XPHYIO_MC_TZQCS_ITVL : string;
  attribute XPHYIO_MC_TZQCS_ITVL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TZQINIT : string;
  attribute XPHYIO_MC_TZQINIT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1024";
  attribute XPHYIO_MC_TZQLAT : string;
  attribute XPHYIO_MC_TZQLAT of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_TZQLAT_div4 : string;
  attribute XPHYIO_MC_TZQLAT_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TZQLAT_nCK : string;
  attribute XPHYIO_MC_TZQLAT_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "59";
  attribute XPHYIO_MC_TZQ_START_ITVL : string;
  attribute XPHYIO_MC_TZQ_START_ITVL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1000000000";
  attribute XPHYIO_MC_UBLAZE_APB_INTF : string;
  attribute XPHYIO_MC_UBLAZE_APB_INTF of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_UB_CLK_MUX : string;
  attribute XPHYIO_MC_UB_CLK_MUX of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_USERREFRESH : string;
  attribute XPHYIO_MC_USERREFRESH of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_VNC_ENABLE : string;
  attribute XPHYIO_MC_VNC_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_WRITE_DM_DBI : string;
  attribute XPHYIO_MC_WRITE_DM_DBI of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "DM_NO_DBI";
  attribute XPHYIO_MC_XLNX_RESPONDER : string;
  attribute XPHYIO_MC_XLNX_RESPONDER of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_XMPU_CONFIG0 : string;
  attribute XPHYIO_MC_XMPU_CONFIG0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG1 : string;
  attribute XPHYIO_MC_XMPU_CONFIG1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG10 : string;
  attribute XPHYIO_MC_XMPU_CONFIG10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG11 : string;
  attribute XPHYIO_MC_XMPU_CONFIG11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG12 : string;
  attribute XPHYIO_MC_XMPU_CONFIG12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG13 : string;
  attribute XPHYIO_MC_XMPU_CONFIG13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG14 : string;
  attribute XPHYIO_MC_XMPU_CONFIG14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG15 : string;
  attribute XPHYIO_MC_XMPU_CONFIG15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG3 : string;
  attribute XPHYIO_MC_XMPU_CONFIG3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG4 : string;
  attribute XPHYIO_MC_XMPU_CONFIG4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG5 : string;
  attribute XPHYIO_MC_XMPU_CONFIG5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG6 : string;
  attribute XPHYIO_MC_XMPU_CONFIG6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG7 : string;
  attribute XPHYIO_MC_XMPU_CONFIG7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG8 : string;
  attribute XPHYIO_MC_XMPU_CONFIG8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG9 : string;
  attribute XPHYIO_MC_XMPU_CONFIG9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CTRL : string;
  attribute XPHYIO_MC_XMPU_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x0000000b";
  attribute XPHYIO_MC_XMPU_END_HI0 : string;
  attribute XPHYIO_MC_XMPU_END_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI1 : string;
  attribute XPHYIO_MC_XMPU_END_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI10 : string;
  attribute XPHYIO_MC_XMPU_END_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI11 : string;
  attribute XPHYIO_MC_XMPU_END_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI12 : string;
  attribute XPHYIO_MC_XMPU_END_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI13 : string;
  attribute XPHYIO_MC_XMPU_END_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI14 : string;
  attribute XPHYIO_MC_XMPU_END_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI15 : string;
  attribute XPHYIO_MC_XMPU_END_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI2 : string;
  attribute XPHYIO_MC_XMPU_END_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI3 : string;
  attribute XPHYIO_MC_XMPU_END_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI4 : string;
  attribute XPHYIO_MC_XMPU_END_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI5 : string;
  attribute XPHYIO_MC_XMPU_END_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI6 : string;
  attribute XPHYIO_MC_XMPU_END_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI7 : string;
  attribute XPHYIO_MC_XMPU_END_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI8 : string;
  attribute XPHYIO_MC_XMPU_END_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI9 : string;
  attribute XPHYIO_MC_XMPU_END_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO0 : string;
  attribute XPHYIO_MC_XMPU_END_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO1 : string;
  attribute XPHYIO_MC_XMPU_END_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO10 : string;
  attribute XPHYIO_MC_XMPU_END_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO11 : string;
  attribute XPHYIO_MC_XMPU_END_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO12 : string;
  attribute XPHYIO_MC_XMPU_END_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO13 : string;
  attribute XPHYIO_MC_XMPU_END_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO14 : string;
  attribute XPHYIO_MC_XMPU_END_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO15 : string;
  attribute XPHYIO_MC_XMPU_END_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO2 : string;
  attribute XPHYIO_MC_XMPU_END_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO3 : string;
  attribute XPHYIO_MC_XMPU_END_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO4 : string;
  attribute XPHYIO_MC_XMPU_END_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO5 : string;
  attribute XPHYIO_MC_XMPU_END_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO6 : string;
  attribute XPHYIO_MC_XMPU_END_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO7 : string;
  attribute XPHYIO_MC_XMPU_END_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO8 : string;
  attribute XPHYIO_MC_XMPU_END_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO9 : string;
  attribute XPHYIO_MC_XMPU_END_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER0 : string;
  attribute XPHYIO_MC_XMPU_MASTER0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER1 : string;
  attribute XPHYIO_MC_XMPU_MASTER1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER10 : string;
  attribute XPHYIO_MC_XMPU_MASTER10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER11 : string;
  attribute XPHYIO_MC_XMPU_MASTER11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER12 : string;
  attribute XPHYIO_MC_XMPU_MASTER12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER13 : string;
  attribute XPHYIO_MC_XMPU_MASTER13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER14 : string;
  attribute XPHYIO_MC_XMPU_MASTER14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER15 : string;
  attribute XPHYIO_MC_XMPU_MASTER15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER2 : string;
  attribute XPHYIO_MC_XMPU_MASTER2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER3 : string;
  attribute XPHYIO_MC_XMPU_MASTER3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER4 : string;
  attribute XPHYIO_MC_XMPU_MASTER4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER5 : string;
  attribute XPHYIO_MC_XMPU_MASTER5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER6 : string;
  attribute XPHYIO_MC_XMPU_MASTER6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER7 : string;
  attribute XPHYIO_MC_XMPU_MASTER7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER8 : string;
  attribute XPHYIO_MC_XMPU_MASTER8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER9 : string;
  attribute XPHYIO_MC_XMPU_MASTER9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI0 : string;
  attribute XPHYIO_MC_XMPU_START_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI1 : string;
  attribute XPHYIO_MC_XMPU_START_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI10 : string;
  attribute XPHYIO_MC_XMPU_START_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI11 : string;
  attribute XPHYIO_MC_XMPU_START_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI12 : string;
  attribute XPHYIO_MC_XMPU_START_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI13 : string;
  attribute XPHYIO_MC_XMPU_START_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI14 : string;
  attribute XPHYIO_MC_XMPU_START_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI15 : string;
  attribute XPHYIO_MC_XMPU_START_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI2 : string;
  attribute XPHYIO_MC_XMPU_START_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI3 : string;
  attribute XPHYIO_MC_XMPU_START_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI4 : string;
  attribute XPHYIO_MC_XMPU_START_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI5 : string;
  attribute XPHYIO_MC_XMPU_START_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI6 : string;
  attribute XPHYIO_MC_XMPU_START_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI7 : string;
  attribute XPHYIO_MC_XMPU_START_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI8 : string;
  attribute XPHYIO_MC_XMPU_START_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI9 : string;
  attribute XPHYIO_MC_XMPU_START_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO0 : string;
  attribute XPHYIO_MC_XMPU_START_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO1 : string;
  attribute XPHYIO_MC_XMPU_START_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO10 : string;
  attribute XPHYIO_MC_XMPU_START_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO11 : string;
  attribute XPHYIO_MC_XMPU_START_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO12 : string;
  attribute XPHYIO_MC_XMPU_START_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO13 : string;
  attribute XPHYIO_MC_XMPU_START_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO14 : string;
  attribute XPHYIO_MC_XMPU_START_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO15 : string;
  attribute XPHYIO_MC_XMPU_START_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO2 : string;
  attribute XPHYIO_MC_XMPU_START_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO3 : string;
  attribute XPHYIO_MC_XMPU_START_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO4 : string;
  attribute XPHYIO_MC_XMPU_START_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO5 : string;
  attribute XPHYIO_MC_XMPU_START_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO6 : string;
  attribute XPHYIO_MC_XMPU_START_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO7 : string;
  attribute XPHYIO_MC_XMPU_START_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO8 : string;
  attribute XPHYIO_MC_XMPU_START_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO9 : string;
  attribute XPHYIO_MC_XMPU_START_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "1024";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "213.750000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x3";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0.000000";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x1";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "12";
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_MODE : string;
  attribute XPHYIO_MC_XPLL_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "VarRxVarTx";
  attribute XPHYIO_MC_ZQCS_FREQUENCY : string;
  attribute XPHYIO_MC_ZQCS_FREQUENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_ZQCS_PIN : string;
  attribute XPHYIO_MC_ZQCS_PIN of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_ZQINTVL : string;
  attribute XPHYIO_MC_ZQINTVL of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "350";
  attribute XPHYIO_NUM_MC : string;
  attribute XPHYIO_NUM_MC of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_PHY_IP_INST_NAME : string;
  attribute XPHYIO_PHY_IP_INST_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "noc_ddr4_phy";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "0x00010100";
  attribute X_VERSAL_IO_FLOW : string;
  attribute X_VERSAL_IO_FLOW of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "xilinx.com:ip:noc_mc_ddr4_phy:1.0";
  attribute dont_touch : string;
  attribute dont_touch of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper : entity is "true";
end vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper is
  attribute DowngradeIPIdentifiedWarnings of noc_ddr4_phy : label is "yes";
begin
noc_ddr4_phy: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_phy
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper is
  port (
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DC_CMD_CREDITS : integer;
  attribute DC_CMD_CREDITS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 680;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "yes";
  attribute EN_NPP_MONITOR : string;
  attribute EN_NPP_MONITOR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1'b0";
  attribute EXMON_CLR_EXE : integer;
  attribute EXMON_CLR_EXE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 256;
  attribute NOC_FREQ : integer;
  attribute NOC_FREQ of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1000;
  attribute NPI_REG_DDRMC_NSU_0_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_0_ING : integer;
  attribute NPI_REG_DDRMC_NSU_0_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_1_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_1_ING : integer;
  attribute NPI_REG_DDRMC_NSU_1_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_2_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_2_ING : integer;
  attribute NPI_REG_DDRMC_NSU_2_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 65792;
  attribute NPI_REG_DDRMC_NSU_3_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4666896;
  attribute NPI_REG_DDRMC_NSU_3_ING : integer;
  attribute NPI_REG_DDRMC_NSU_3_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 72564993;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 16843008;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 65792;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "bd_28ba_MC1_ddrc_0_wrapper";
  attribute REG_ADEC0 : integer;
  attribute REG_ADEC0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 20480;
  attribute REG_ADEC1 : integer;
  attribute REG_ADEC1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 20480;
  attribute REG_ADEC2 : integer;
  attribute REG_ADEC2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute REG_ADEC3 : integer;
  attribute REG_ADEC3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute REG_CMDQ_BER_RATE_CTRL : integer;
  attribute REG_CMDQ_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_BEW_RATE_CTRL : integer;
  attribute REG_CMDQ_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_CTRL0 : integer;
  attribute REG_CMDQ_CTRL0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 17318416;
  attribute REG_CMDQ_CTRL1 : integer;
  attribute REG_CMDQ_CTRL1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 17318416;
  attribute REG_CMDQ_ISR_RATE_CTRL : integer;
  attribute REG_CMDQ_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_ISW_RATE_CTRL : integer;
  attribute REG_CMDQ_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_CMDQ_LLR_RATE_CTRL : integer;
  attribute REG_CMDQ_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_NSU0_PORT : integer;
  attribute REG_NSU0_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1152;
  attribute REG_NSU1_PORT : integer;
  attribute REG_NSU1_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1216;
  attribute REG_NSU2_PORT : integer;
  attribute REG_NSU2_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1280;
  attribute REG_NSU3_PORT : integer;
  attribute REG_NSU3_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1344;
  attribute REG_P0_BER_RATE_CTRL : integer;
  attribute REG_P0_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_BEW_RATE_CTRL : integer;
  attribute REG_P0_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_ISR_RATE_CTRL : integer;
  attribute REG_P0_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_ISW_RATE_CTRL : integer;
  attribute REG_P0_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P0_LLR_RATE_CTRL : integer;
  attribute REG_P0_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_BER_RATE_CTRL : integer;
  attribute REG_P1_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_BEW_RATE_CTRL : integer;
  attribute REG_P1_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_ISR_RATE_CTRL : integer;
  attribute REG_P1_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_ISW_RATE_CTRL : integer;
  attribute REG_P1_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P1_LLR_RATE_CTRL : integer;
  attribute REG_P1_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_BER_RATE_CTRL : integer;
  attribute REG_P2_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_BEW_RATE_CTRL : integer;
  attribute REG_P2_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_ISR_RATE_CTRL : integer;
  attribute REG_P2_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_ISW_RATE_CTRL : integer;
  attribute REG_P2_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P2_LLR_RATE_CTRL : integer;
  attribute REG_P2_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_BER_RATE_CTRL : integer;
  attribute REG_P3_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_BEW_RATE_CTRL : integer;
  attribute REG_P3_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_ISR_RATE_CTRL : integer;
  attribute REG_P3_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_ISW_RATE_CTRL : integer;
  attribute REG_P3_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_P3_LLR_RATE_CTRL : integer;
  attribute REG_P3_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4193295;
  attribute REG_PINOUT : integer;
  attribute REG_PINOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute REG_QOS0 : integer;
  attribute REG_QOS0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 1966560;
  attribute REG_QOS1 : integer;
  attribute REG_QOS1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 267388932;
  attribute REG_QOS2 : integer;
  attribute REG_QOS2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 261122;
  attribute REG_QOS_RATE_CTRL_SCALE : integer;
  attribute REG_QOS_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute REG_QOS_TIMEOUT0 : integer;
  attribute REG_QOS_TIMEOUT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 4329604;
  attribute REG_QOS_TIMEOUT1 : integer;
  attribute REG_QOS_TIMEOUT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is -1145324613;
  attribute REG_QOS_TIMEOUT2 : integer;
  attribute REG_QOS_TIMEOUT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 187;
  attribute REG_RATE_CTRL_SCALE : integer;
  attribute REG_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute REG_RD_DRR_TKN_P0 : integer;
  attribute REG_RD_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 16712708;
  attribute REG_RD_DRR_TKN_P1 : integer;
  attribute REG_RD_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 15991812;
  attribute REG_RD_DRR_TKN_P2 : integer;
  attribute REG_RD_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 15991812;
  attribute REG_RD_DRR_TKN_P3 : integer;
  attribute REG_RD_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 15991812;
  attribute REG_WR_DRR_TKN_P0 : integer;
  attribute REG_WR_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 65284;
  attribute REG_WR_DRR_TKN_P1 : integer;
  attribute REG_WR_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 62468;
  attribute REG_WR_DRR_TKN_P2 : integer;
  attribute REG_WR_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 62468;
  attribute REG_WR_DRR_TKN_P3 : integer;
  attribute REG_WR_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 62468;
  attribute TCK : integer;
  attribute TCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 628;
  attribute UB_CLK_MUX : integer;
  attribute UB_CLK_MUX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute VERBOSITY_EN : integer;
  attribute VERBOSITY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_CONFIG0 : integer;
  attribute XMPU_CONFIG0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG1 : integer;
  attribute XMPU_CONFIG1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG10 : integer;
  attribute XMPU_CONFIG10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG11 : integer;
  attribute XMPU_CONFIG11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG12 : integer;
  attribute XMPU_CONFIG12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG13 : integer;
  attribute XMPU_CONFIG13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG14 : integer;
  attribute XMPU_CONFIG14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG15 : integer;
  attribute XMPU_CONFIG15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG2 : integer;
  attribute XMPU_CONFIG2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG3 : integer;
  attribute XMPU_CONFIG3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG4 : integer;
  attribute XMPU_CONFIG4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG5 : integer;
  attribute XMPU_CONFIG5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG6 : integer;
  attribute XMPU_CONFIG6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG7 : integer;
  attribute XMPU_CONFIG7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG8 : integer;
  attribute XMPU_CONFIG8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CONFIG9 : integer;
  attribute XMPU_CONFIG9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 8;
  attribute XMPU_CTRL : integer;
  attribute XMPU_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 11;
  attribute XMPU_END_HI0 : integer;
  attribute XMPU_END_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI1 : integer;
  attribute XMPU_END_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI10 : integer;
  attribute XMPU_END_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI11 : integer;
  attribute XMPU_END_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI12 : integer;
  attribute XMPU_END_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI13 : integer;
  attribute XMPU_END_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI14 : integer;
  attribute XMPU_END_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI15 : integer;
  attribute XMPU_END_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI2 : integer;
  attribute XMPU_END_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI3 : integer;
  attribute XMPU_END_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI4 : integer;
  attribute XMPU_END_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI5 : integer;
  attribute XMPU_END_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI6 : integer;
  attribute XMPU_END_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI7 : integer;
  attribute XMPU_END_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI8 : integer;
  attribute XMPU_END_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_HI9 : integer;
  attribute XMPU_END_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO0 : integer;
  attribute XMPU_END_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO1 : integer;
  attribute XMPU_END_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO10 : integer;
  attribute XMPU_END_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO11 : integer;
  attribute XMPU_END_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO12 : integer;
  attribute XMPU_END_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO13 : integer;
  attribute XMPU_END_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO14 : integer;
  attribute XMPU_END_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO15 : integer;
  attribute XMPU_END_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO2 : integer;
  attribute XMPU_END_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO3 : integer;
  attribute XMPU_END_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO4 : integer;
  attribute XMPU_END_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO5 : integer;
  attribute XMPU_END_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO6 : integer;
  attribute XMPU_END_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO7 : integer;
  attribute XMPU_END_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO8 : integer;
  attribute XMPU_END_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_END_LO9 : integer;
  attribute XMPU_END_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER0 : integer;
  attribute XMPU_MASTER0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER1 : integer;
  attribute XMPU_MASTER1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER10 : integer;
  attribute XMPU_MASTER10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER11 : integer;
  attribute XMPU_MASTER11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER12 : integer;
  attribute XMPU_MASTER12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER13 : integer;
  attribute XMPU_MASTER13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER14 : integer;
  attribute XMPU_MASTER14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER15 : integer;
  attribute XMPU_MASTER15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER2 : integer;
  attribute XMPU_MASTER2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER3 : integer;
  attribute XMPU_MASTER3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER4 : integer;
  attribute XMPU_MASTER4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER5 : integer;
  attribute XMPU_MASTER5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER6 : integer;
  attribute XMPU_MASTER6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER7 : integer;
  attribute XMPU_MASTER7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER8 : integer;
  attribute XMPU_MASTER8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_MASTER9 : integer;
  attribute XMPU_MASTER9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI0 : integer;
  attribute XMPU_START_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI1 : integer;
  attribute XMPU_START_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI10 : integer;
  attribute XMPU_START_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI11 : integer;
  attribute XMPU_START_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI12 : integer;
  attribute XMPU_START_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI13 : integer;
  attribute XMPU_START_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI14 : integer;
  attribute XMPU_START_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI15 : integer;
  attribute XMPU_START_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI2 : integer;
  attribute XMPU_START_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI3 : integer;
  attribute XMPU_START_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI4 : integer;
  attribute XMPU_START_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI5 : integer;
  attribute XMPU_START_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI6 : integer;
  attribute XMPU_START_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI7 : integer;
  attribute XMPU_START_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI8 : integer;
  attribute XMPU_START_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_HI9 : integer;
  attribute XMPU_START_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO0 : integer;
  attribute XMPU_START_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO1 : integer;
  attribute XMPU_START_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO10 : integer;
  attribute XMPU_START_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO11 : integer;
  attribute XMPU_START_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO12 : integer;
  attribute XMPU_START_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO13 : integer;
  attribute XMPU_START_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO14 : integer;
  attribute XMPU_START_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO15 : integer;
  attribute XMPU_START_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO2 : integer;
  attribute XMPU_START_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO3 : integer;
  attribute XMPU_START_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO4 : integer;
  attribute XMPU_START_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO5 : integer;
  attribute XMPU_START_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO6 : integer;
  attribute XMPU_START_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO7 : integer;
  attribute XMPU_START_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO8 : integer;
  attribute XMPU_START_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XMPU_START_LO9 : integer;
  attribute XMPU_START_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is 0;
  attribute XPHYIO_CONTROLLERTYPE : string;
  attribute XPHYIO_CONTROLLERTYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "LPDDR4_SDRAM";
  attribute XPHYIO_Component_Name : string;
  attribute XPHYIO_Component_Name of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "bd_28ba_MC1_ddrc_0";
  attribute XPHYIO_MC_ADDRESSMAP : string;
  attribute XPHYIO_MC_ADDRESSMAP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "ROW_COLUMN_BANK";
  attribute XPHYIO_MC_ADDR_BIT0 : string;
  attribute XPHYIO_MC_ADDR_BIT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT1 : string;
  attribute XPHYIO_MC_ADDR_BIT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT10 : string;
  attribute XPHYIO_MC_ADDR_BIT10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA7";
  attribute XPHYIO_MC_ADDR_BIT11 : string;
  attribute XPHYIO_MC_ADDR_BIT11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA8";
  attribute XPHYIO_MC_ADDR_BIT12 : string;
  attribute XPHYIO_MC_ADDR_BIT12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA9";
  attribute XPHYIO_MC_ADDR_BIT13 : string;
  attribute XPHYIO_MC_ADDR_BIT13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "BA0";
  attribute XPHYIO_MC_ADDR_BIT14 : string;
  attribute XPHYIO_MC_ADDR_BIT14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "BA1";
  attribute XPHYIO_MC_ADDR_BIT15 : string;
  attribute XPHYIO_MC_ADDR_BIT15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "BA2";
  attribute XPHYIO_MC_ADDR_BIT16 : string;
  attribute XPHYIO_MC_ADDR_BIT16 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA0";
  attribute XPHYIO_MC_ADDR_BIT17 : string;
  attribute XPHYIO_MC_ADDR_BIT17 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA1";
  attribute XPHYIO_MC_ADDR_BIT18 : string;
  attribute XPHYIO_MC_ADDR_BIT18 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA2";
  attribute XPHYIO_MC_ADDR_BIT19 : string;
  attribute XPHYIO_MC_ADDR_BIT19 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA3";
  attribute XPHYIO_MC_ADDR_BIT2 : string;
  attribute XPHYIO_MC_ADDR_BIT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA0";
  attribute XPHYIO_MC_ADDR_BIT20 : string;
  attribute XPHYIO_MC_ADDR_BIT20 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA4";
  attribute XPHYIO_MC_ADDR_BIT21 : string;
  attribute XPHYIO_MC_ADDR_BIT21 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA5";
  attribute XPHYIO_MC_ADDR_BIT22 : string;
  attribute XPHYIO_MC_ADDR_BIT22 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA6";
  attribute XPHYIO_MC_ADDR_BIT23 : string;
  attribute XPHYIO_MC_ADDR_BIT23 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA7";
  attribute XPHYIO_MC_ADDR_BIT24 : string;
  attribute XPHYIO_MC_ADDR_BIT24 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA8";
  attribute XPHYIO_MC_ADDR_BIT25 : string;
  attribute XPHYIO_MC_ADDR_BIT25 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA9";
  attribute XPHYIO_MC_ADDR_BIT26 : string;
  attribute XPHYIO_MC_ADDR_BIT26 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA10";
  attribute XPHYIO_MC_ADDR_BIT27 : string;
  attribute XPHYIO_MC_ADDR_BIT27 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA11";
  attribute XPHYIO_MC_ADDR_BIT28 : string;
  attribute XPHYIO_MC_ADDR_BIT28 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA12";
  attribute XPHYIO_MC_ADDR_BIT29 : string;
  attribute XPHYIO_MC_ADDR_BIT29 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA13";
  attribute XPHYIO_MC_ADDR_BIT3 : string;
  attribute XPHYIO_MC_ADDR_BIT3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA1";
  attribute XPHYIO_MC_ADDR_BIT30 : string;
  attribute XPHYIO_MC_ADDR_BIT30 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA14";
  attribute XPHYIO_MC_ADDR_BIT31 : string;
  attribute XPHYIO_MC_ADDR_BIT31 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RA15";
  attribute XPHYIO_MC_ADDR_BIT32 : string;
  attribute XPHYIO_MC_ADDR_BIT32 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CH_SEL";
  attribute XPHYIO_MC_ADDR_BIT33 : string;
  attribute XPHYIO_MC_ADDR_BIT33 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT34 : string;
  attribute XPHYIO_MC_ADDR_BIT34 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT35 : string;
  attribute XPHYIO_MC_ADDR_BIT35 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT36 : string;
  attribute XPHYIO_MC_ADDR_BIT36 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT37 : string;
  attribute XPHYIO_MC_ADDR_BIT37 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT38 : string;
  attribute XPHYIO_MC_ADDR_BIT38 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT39 : string;
  attribute XPHYIO_MC_ADDR_BIT39 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT4 : string;
  attribute XPHYIO_MC_ADDR_BIT4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA2";
  attribute XPHYIO_MC_ADDR_BIT40 : string;
  attribute XPHYIO_MC_ADDR_BIT40 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT41 : string;
  attribute XPHYIO_MC_ADDR_BIT41 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT42 : string;
  attribute XPHYIO_MC_ADDR_BIT42 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT43 : string;
  attribute XPHYIO_MC_ADDR_BIT43 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_ADDR_BIT5 : string;
  attribute XPHYIO_MC_ADDR_BIT5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA3";
  attribute XPHYIO_MC_ADDR_BIT6 : string;
  attribute XPHYIO_MC_ADDR_BIT6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA4";
  attribute XPHYIO_MC_ADDR_BIT7 : string;
  attribute XPHYIO_MC_ADDR_BIT7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NC";
  attribute XPHYIO_MC_ADDR_BIT8 : string;
  attribute XPHYIO_MC_ADDR_BIT8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA5";
  attribute XPHYIO_MC_ADDR_BIT9 : string;
  attribute XPHYIO_MC_ADDR_BIT9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CA6";
  attribute XPHYIO_MC_ADDR_WIDTH : string;
  attribute XPHYIO_MC_ADDR_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_ATTR_FILE : string;
  attribute XPHYIO_MC_ATTR_FILE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "nocattrs.dat";
  attribute XPHYIO_MC_BA_WIDTH : string;
  attribute XPHYIO_MC_BA_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "3";
  attribute XPHYIO_MC_BG_WIDTH : string;
  attribute XPHYIO_MC_BG_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_BURST_LENGTH : string;
  attribute XPHYIO_MC_BURST_LENGTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_CASLATENCY : string;
  attribute XPHYIO_MC_CASLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_CASWRITELATENCY : string;
  attribute XPHYIO_MC_CASWRITELATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18";
  attribute XPHYIO_MC_CA_MIRROR : string;
  attribute XPHYIO_MC_CA_MIRROR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING : string;
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE : string;
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NONE";
  attribute XPHYIO_MC_CKE_WIDTH : string;
  attribute XPHYIO_MC_CKE_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CK_WIDTH : string;
  attribute XPHYIO_MC_CK_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CLA : string;
  attribute XPHYIO_MC_CLA of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_CLAMSHELL : string;
  attribute XPHYIO_MC_CLAMSHELL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH : string;
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_COMPONENT_DENSITY : string;
  attribute XPHYIO_MC_COMPONENT_DENSITY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16Gb";
  attribute XPHYIO_MC_COMPONENT_NAME : string;
  attribute XPHYIO_MC_COMPONENT_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "bd_28ba_MC1_ddrc_0";
  attribute XPHYIO_MC_COMPONENT_WIDTH : string;
  attribute XPHYIO_MC_COMPONENT_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "x32";
  attribute XPHYIO_MC_CONFIG_NUM : string;
  attribute XPHYIO_MC_CONFIG_NUM of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "config26";
  attribute XPHYIO_MC_CS_WIDTH : string;
  attribute XPHYIO_MC_CS_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_DATAWIDTH : string;
  attribute XPHYIO_MC_DATAWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_DB_F0BC00 : string;
  attribute XPHYIO_MC_DB_F0BC00 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC01 : string;
  attribute XPHYIO_MC_DB_F0BC01 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC02 : string;
  attribute XPHYIO_MC_DB_F0BC02 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC03 : string;
  attribute XPHYIO_MC_DB_F0BC03 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC04 : string;
  attribute XPHYIO_MC_DB_F0BC04 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC05 : string;
  attribute XPHYIO_MC_DB_F0BC05 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC06 : string;
  attribute XPHYIO_MC_DB_F0BC06 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC0A : string;
  attribute XPHYIO_MC_DB_F0BC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F0BC6X : string;
  attribute XPHYIO_MC_DB_F0BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F1BC0A : string;
  attribute XPHYIO_MC_DB_F1BC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F1BC6X : string;
  attribute XPHYIO_MC_DB_F1BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F5BC5X : string;
  attribute XPHYIO_MC_DB_F5BC5X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F5BC6X : string;
  attribute XPHYIO_MC_DB_F5BC6X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_F6BC4X : string;
  attribute XPHYIO_MC_DB_F6BC4X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F0 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F5 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F6 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_DC_CMD_CREDITS : string;
  attribute XPHYIO_MC_DC_CMD_CREDITS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x000002a8";
  attribute XPHYIO_MC_DDR4_2T : string;
  attribute XPHYIO_MC_DDR4_2T of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Enable";
  attribute XPHYIO_MC_DDR4_ADDR_BIT : string;
  attribute XPHYIO_MC_DDR4_ADDR_BIT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,NC,CA4,CA3,CA2,CA1,CA0,NC,NC";
  attribute XPHYIO_MC_DDR4_CTLE : string;
  attribute XPHYIO_MC_DDR4_CTLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "000";
  attribute XPHYIO_MC_DDR4_MIGRATION : string;
  attribute XPHYIO_MC_DDR4_MIGRATION of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT : string;
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00036330";
  attribute XPHYIO_MC_DEVICE_TYPE : string;
  attribute XPHYIO_MC_DEVICE_TYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "S80";
  attribute XPHYIO_MC_DISABLE_DATA_CHECK : string;
  attribute XPHYIO_MC_DISABLE_DATA_CHECK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_DM_WIDTH : string;
  attribute XPHYIO_MC_DM_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_DQS_WIDTH : string;
  attribute XPHYIO_MC_DQS_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_DQ_WIDTH : string;
  attribute XPHYIO_MC_DQ_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_ECC : string;
  attribute XPHYIO_MC_ECC of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD : string;
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x004C4C";
  attribute XPHYIO_MC_ECC_SCRUB_SIZE : string;
  attribute XPHYIO_MC_ECC_SCRUB_SIZE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4096";
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING : string;
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_EN_ECC_SCRUBBING : string;
  attribute XPHYIO_MC_EN_ECC_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_EN_INTR_RESP : string;
  attribute XPHYIO_MC_EN_INTR_RESP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_EN_NPP_MONITOR : string;
  attribute XPHYIO_MC_EN_NPP_MONITOR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_EXMON_CLR_EXE : string;
  attribute XPHYIO_MC_EXMON_CLR_EXE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000100";
  attribute XPHYIO_MC_EXTENDED_WDQS : string;
  attribute XPHYIO_MC_EXTENDED_WDQS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "39";
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "DIV1";
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_F0_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0074";
  attribute XPHYIO_MC_F0_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR12 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x004D";
  attribute XPHYIO_MC_F0_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR14 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x001E";
  attribute XPHYIO_MC_F0_LPDDR4_MR15 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR16 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR16 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR17 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR17 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR20 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR20 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR22 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0006";
  attribute XPHYIO_MC_F0_LPDDR4_MR23 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR23 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0031";
  attribute XPHYIO_MC_F0_MR0 : string;
  attribute XPHYIO_MC_F0_MR0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR1 : string;
  attribute XPHYIO_MC_F0_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR2 : string;
  attribute XPHYIO_MC_F0_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR3 : string;
  attribute XPHYIO_MC_F0_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000020";
  attribute XPHYIO_MC_F0_MR4 : string;
  attribute XPHYIO_MC_F0_MR4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR5 : string;
  attribute XPHYIO_MC_F0_MR5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_MR6 : string;
  attribute XPHYIO_MC_F0_MR6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1.024000";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_F1_CASLATENCY : string;
  attribute XPHYIO_MC_F1_CASLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_F1_CASWRITELATENCY : string;
  attribute XPHYIO_MC_F1_CASWRITELATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18";
  attribute XPHYIO_MC_F1_CLA : string;
  attribute XPHYIO_MC_F1_CLA of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "39";
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "DIV1";
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_F1_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00C0";
  attribute XPHYIO_MC_F1_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR22 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_F1_MR0 : string;
  attribute XPHYIO_MC_F1_MR0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR1 : string;
  attribute XPHYIO_MC_F1_MR1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR2 : string;
  attribute XPHYIO_MC_F1_MR2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR3 : string;
  attribute XPHYIO_MC_F1_MR3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000020";
  attribute XPHYIO_MC_F1_MR4 : string;
  attribute XPHYIO_MC_F1_MR4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR5 : string;
  attribute XPHYIO_MC_F1_MR5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_MR6 : string;
  attribute XPHYIO_MC_F1_MR6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000";
  attribute XPHYIO_MC_F1_ODTLon : string;
  attribute XPHYIO_MC_F1_ODTLon of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_PARITYLATENCY : string;
  attribute XPHYIO_MC_F1_PARITYLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1.250000";
  attribute XPHYIO_MC_F1_RCD_DELAY : string;
  attribute XPHYIO_MC_F1_RCD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCCD_3DS : string;
  attribute XPHYIO_MC_F1_TCCD_3DS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCCD_L : string;
  attribute XPHYIO_MC_F1_TCCD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TCKE : string;
  attribute XPHYIO_MC_F1_TCKE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TFAW : string;
  attribute XPHYIO_MC_F1_TFAW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_F1_TFAW_nCK : string;
  attribute XPHYIO_MC_F1_TFAW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMOD : string;
  attribute XPHYIO_MC_F1_TMOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMRD : string;
  attribute XPHYIO_MC_F1_TMRD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "14000";
  attribute XPHYIO_MC_F1_TMRD_nCK : string;
  attribute XPHYIO_MC_F1_TMRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TMRW : string;
  attribute XPHYIO_MC_F1_TMRW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_F1_TODTon_MIN : string;
  attribute XPHYIO_MC_F1_TODTon_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TOSCO : string;
  attribute XPHYIO_MC_F1_TOSCO of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TOSCO_nCK : string;
  attribute XPHYIO_MC_F1_TOSCO_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TPDM_RD : string;
  attribute XPHYIO_MC_F1_TPDM_RD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRAS : string;
  attribute XPHYIO_MC_F1_TRAS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "42000";
  attribute XPHYIO_MC_F1_TRAS_nCK : string;
  attribute XPHYIO_MC_F1_TRAS_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRCD : string;
  attribute XPHYIO_MC_F1_TRCD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TRCD_nCK : string;
  attribute XPHYIO_MC_F1_TRCD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRPAB : string;
  attribute XPHYIO_MC_F1_TRPAB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "21000";
  attribute XPHYIO_MC_F1_TRPAB_nCK : string;
  attribute XPHYIO_MC_F1_TRPAB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRPPB : string;
  attribute XPHYIO_MC_F1_TRPPB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TRPPB_nCK : string;
  attribute XPHYIO_MC_F1_TRPPB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD : string;
  attribute XPHYIO_MC_F1_TRRD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_F1_TRRD_L : string;
  attribute XPHYIO_MC_F1_TRRD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD_S : string;
  attribute XPHYIO_MC_F1_TRRD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRRD_nCK : string;
  attribute XPHYIO_MC_F1_TRRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TRTP : string;
  attribute XPHYIO_MC_F1_TRTP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_F1_TRTP_nCK : string;
  attribute XPHYIO_MC_F1_TRTP_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWR : string;
  attribute XPHYIO_MC_F1_TWR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_F1_TWR_nCK : string;
  attribute XPHYIO_MC_F1_TWR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR : string;
  attribute XPHYIO_MC_F1_TWTR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_F1_TWTR_L : string;
  attribute XPHYIO_MC_F1_TWTR_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR_S : string;
  attribute XPHYIO_MC_F1_TWTR_S of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TWTR_nCK : string;
  attribute XPHYIO_MC_F1_TWTR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TXP : string;
  attribute XPHYIO_MC_F1_TXP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_F1_TZQLAT : string;
  attribute XPHYIO_MC_F1_TZQLAT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_F1_TZQLAT_nCK : string;
  attribute XPHYIO_MC_F1_TZQLAT_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_FCV_FULLCAL : string;
  attribute XPHYIO_MC_FCV_FULLCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_FLIPPED_PINOUT : string;
  attribute XPHYIO_MC_FLIPPED_PINOUT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_FREQ_PARAM : string;
  attribute XPHYIO_MC_FREQ_PARAM of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "F0";
  attribute XPHYIO_MC_FREQ_SEL : string;
  attribute XPHYIO_MC_FREQ_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "SYS_CLK_FROM_MEMORY_CLK";
  attribute XPHYIO_MC_FREQ_SWITCHING_EN : string;
  attribute XPHYIO_MC_FREQ_SWITCHING_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_IBUFDISABLE : string;
  attribute XPHYIO_MC_IBUFDISABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000AA";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0020000";
  attribute XPHYIO_MC_INIT_DONE_SIG_EN : string;
  attribute XPHYIO_MC_INIT_DONE_SIG_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB : string;
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4992";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4.992000";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2500";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2.500000";
  attribute XPHYIO_MC_INPUT_FREQUENCY0 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "200.321000";
  attribute XPHYIO_MC_INPUT_FREQUENCY1 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "400.000000";
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1071";
  attribute XPHYIO_MC_IP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_LP4_CA_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_LP4_CA_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "6";
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_CS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_LP4_OPERATING_TEMP : string;
  attribute XPHYIO_MC_LP4_OPERATING_TEMP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "STANDARD";
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT : string;
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_LP4_RESETN_WIDTH : string;
  attribute XPHYIO_MC_LP4_RESETN_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE : string;
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "ALL_BANK";
  attribute XPHYIO_MC_LR_WIDTH : string;
  attribute XPHYIO_MC_LR_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_MAIN_BASE_ADDR : string;
  attribute XPHYIO_MC_MAIN_BASE_ADDR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0xF6150000";
  attribute XPHYIO_MC_MAIN_MODULE_NAME : string;
  attribute XPHYIO_MC_MAIN_MODULE_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "DDRMC_MAIN_0";
  attribute XPHYIO_MC_MEMORY_DEVICETYPE : string;
  attribute XPHYIO_MC_MEMORY_DEVICETYPE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Components";
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE : string;
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "LPDDR4-4267";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "512";
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL : string;
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_NETLIST_SIMULATION : string;
  attribute XPHYIO_MC_NETLIST_SIMULATION of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_NOC_BASE_ADDR : string;
  attribute XPHYIO_MC_NOC_BASE_ADDR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0xF6070000";
  attribute XPHYIO_MC_NOC_FREQ : string;
  attribute XPHYIO_MC_NOC_FREQ of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1000";
  attribute XPHYIO_MC_NOC_MODULE_NAME : string;
  attribute XPHYIO_MC_NOC_MODULE_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "DDRMC_NOC_0";
  attribute XPHYIO_MC_NO_CHANNELS : string;
  attribute XPHYIO_MC_NO_CHANNELS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Dual";
  attribute XPHYIO_MC_NUM_CK : string;
  attribute XPHYIO_MC_NUM_CK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_ODTLon : string;
  attribute XPHYIO_MC_ODTLon of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_ODT_WIDTH : string;
  attribute XPHYIO_MC_ODT_WIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_OP_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "625";
  attribute XPHYIO_MC_OP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "625";
  attribute XPHYIO_MC_ORDERING : string;
  attribute XPHYIO_MC_ORDERING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Strict";
  attribute XPHYIO_MC_PARITY : string;
  attribute XPHYIO_MC_PARITY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_PARITYLATENCY : string;
  attribute XPHYIO_MC_PARITYLATENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_PER_RD_INTVL : string;
  attribute XPHYIO_MC_PER_RD_INTVL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_PIN_ARGS : string;
  attribute XPHYIO_MC_PIN_ARGS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "CONTROLLERTYPE LPDDR4_SDRAM MC_DQ_WIDTH 32 MC_DQS_WIDTH 4 MC_DM_WIDTH 4 MC_ADDR_WIDTH 6 MC_BG_WIDTH 0 MC_BA_WIDTH 3 MC_CKE_WIDTH 0 MC_CK_WIDTH 0 MC_CS_WIDTH 1 MC_STACKHEIGHT 1 MC_LR_WIDTH 1 MC_ODT_WIDTH 0 MC_COMPONENT_WIDTH x32 MC_MEMORY_DEVICETYPE Components MC_NO_CHANNELS Dual MC_RANK 1 MC_SLOT Single MC_NUM_CK 1 MC_LP4_PIN_EFFICIENT false MC_CH0_LP4_CHA_ENABLE true MC_CH0_LP4_CHB_ENABLE true MC_CH1_LP4_CHA_ENABLE true MC_CH1_LP4_CHB_ENABLE true MC_LP4_DQ_A_WIDTH 16 MC_LP4_DQ_B_WIDTH 16 MC_LP4_DQS_A_WIDTH 2 MC_LP4_DQS_B_WIDTH 2 MC_LP4_DMI_A_WIDTH 2 MC_LP4_DMI_B_WIDTH 2 MC_LP4_CA_A_WIDTH 6 MC_LP4_CA_B_WIDTH 6 MC_LP4_CKT_A_WIDTH 1 MC_LP4_CKT_B_WIDTH 1 MC_LP4_CKE_A_WIDTH 1 MC_LP4_CKE_B_WIDTH 1 MC_LP4_CS_A_WIDTH 1 MC_LP4_CS_B_WIDTH 1 MC_LP4_RESETN_WIDTH 1 MC_PARITY false MC_WRITE_DM_DBI DM_NO_DBI MC_READ_DBI false MC_SYSTEM_CLOCK Differential MC_CONFIG_NUM config26";
  attribute XPHYIO_MC_POWERMODES : string;
  attribute XPHYIO_MC_POWERMODES of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL : string;
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "ROW_BANK_COLUMN";
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES : string;
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_RANK : string;
  attribute XPHYIO_MC_RANK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_RCD_DELAY : string;
  attribute XPHYIO_MC_RCD_DELAY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_RCD_PARITY : string;
  attribute XPHYIO_MC_RCD_PARITY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_READ_DBI : string;
  attribute XPHYIO_MC_READ_DBI of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_REFRESH_RATE : string;
  attribute XPHYIO_MC_REFRESH_RATE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1x";
  attribute XPHYIO_MC_REFRESH_SPEED : string;
  attribute XPHYIO_MC_REFRESH_SPEED of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1x";
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF : string;
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_REGION : string;
  attribute XPHYIO_MC_REGION of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_REGVAL_COMPARE : string;
  attribute XPHYIO_MC_REGVAL_COMPARE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_REG_ADEC0 : string;
  attribute XPHYIO_MC_REG_ADEC0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC1 : string;
  attribute XPHYIO_MC_REG_ADEC1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC2 : string;
  attribute XPHYIO_MC_REG_ADEC2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_ADEC3 : string;
  attribute XPHYIO_MC_REG_ADEC3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_NSU0_PORT : string;
  attribute XPHYIO_MC_REG_NSU0_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000480";
  attribute XPHYIO_MC_REG_NSU1_PORT : string;
  attribute XPHYIO_MC_REG_NSU1_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x000004c0";
  attribute XPHYIO_MC_REG_NSU2_PORT : string;
  attribute XPHYIO_MC_REG_NSU2_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000500";
  attribute XPHYIO_MC_REG_NSU3_PORT : string;
  attribute XPHYIO_MC_REG_NSU3_PORT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000540";
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x003ffc0f";
  attribute XPHYIO_MC_REG_QOS0 : string;
  attribute XPHYIO_MC_REG_QOS0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x001e01e0";
  attribute XPHYIO_MC_REG_QOS1 : string;
  attribute XPHYIO_MC_REG_QOS1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0ff00804";
  attribute XPHYIO_MC_REG_QOS2 : string;
  attribute XPHYIO_MC_REG_QOS2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0003fc02";
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00421084";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0xbbbbbbbb";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x000000bb";
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_REG_RC00 : string;
  attribute XPHYIO_MC_REG_RC00 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC01 : string;
  attribute XPHYIO_MC_REG_RC01 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC02 : string;
  attribute XPHYIO_MC_REG_RC02 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC03 : string;
  attribute XPHYIO_MC_REG_RC03 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC03_F1 : string;
  attribute XPHYIO_MC_REG_RC03_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC04 : string;
  attribute XPHYIO_MC_REG_RC04 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC04_F1 : string;
  attribute XPHYIO_MC_REG_RC04_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC05 : string;
  attribute XPHYIO_MC_REG_RC05 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC05_F1 : string;
  attribute XPHYIO_MC_REG_RC05_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC08 : string;
  attribute XPHYIO_MC_REG_RC08 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0A : string;
  attribute XPHYIO_MC_REG_RC0A of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0A_F1 : string;
  attribute XPHYIO_MC_REG_RC0A_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0B : string;
  attribute XPHYIO_MC_REG_RC0B of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0D : string;
  attribute XPHYIO_MC_REG_RC0D of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0E : string;
  attribute XPHYIO_MC_REG_RC0E of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0F : string;
  attribute XPHYIO_MC_REG_RC0F of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC0F_F1 : string;
  attribute XPHYIO_MC_REG_RC0F_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC2X : string;
  attribute XPHYIO_MC_REG_RC2X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC3X : string;
  attribute XPHYIO_MC_REG_RC3X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC3X_F1 : string;
  attribute XPHYIO_MC_REG_RC3X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC5X : string;
  attribute XPHYIO_MC_REG_RC5X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC5X_F1 : string;
  attribute XPHYIO_MC_REG_RC5X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC8X : string;
  attribute XPHYIO_MC_REG_RC8X of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RC8X_F1 : string;
  attribute XPHYIO_MC_REG_RC8X_F1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00ff0404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00f40404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000ff04";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000f404";
  attribute XPHYIO_MC_ROWADDRESSWIDTH : string;
  attribute XPHYIO_MC_ROWADDRESSWIDTH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_RTT : string;
  attribute XPHYIO_MC_RTT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "RZQ/6";
  attribute XPHYIO_MC_SAVERESTORE : string;
  attribute XPHYIO_MC_SAVERESTORE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_SCRUBBING : string;
  attribute XPHYIO_MC_SCRUBBING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "off";
  attribute XPHYIO_MC_SELFREFRESH : string;
  attribute XPHYIO_MC_SELFREFRESH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_SILICON_REVISION : string;
  attribute XPHYIO_MC_SILICON_REVISION of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "NA";
  attribute XPHYIO_MC_SIMMODE : string;
  attribute XPHYIO_MC_SIMMODE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "BFM";
  attribute XPHYIO_MC_SIM_DEVICE : string;
  attribute XPHYIO_MC_SIM_DEVICE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "VERSAL_AI_CORE_ES1";
  attribute XPHYIO_MC_SKIPCAL : string;
  attribute XPHYIO_MC_SKIPCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_SLOT : string;
  attribute XPHYIO_MC_SLOT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Single";
  attribute XPHYIO_MC_STACKHEIGHT : string;
  attribute XPHYIO_MC_STACKHEIGHT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_SVFLOW : string;
  attribute XPHYIO_MC_SVFLOW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Disable";
  attribute XPHYIO_MC_SYSTEM_CLOCK : string;
  attribute XPHYIO_MC_SYSTEM_CLOCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "Differential";
  attribute XPHYIO_MC_TBCW : string;
  attribute XPHYIO_MC_TBCW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD : string;
  attribute XPHYIO_MC_TCCD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_TCCDMW : string;
  attribute XPHYIO_MC_TCCDMW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "32";
  attribute XPHYIO_MC_TCCD_3DS : string;
  attribute XPHYIO_MC_TCCD_3DS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD_L : string;
  attribute XPHYIO_MC_TCCD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TCCD_L_nCK : string;
  attribute XPHYIO_MC_TCCD_L_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "5";
  attribute XPHYIO_MC_TCCD_S : string;
  attribute XPHYIO_MC_TCCD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "4";
  attribute XPHYIO_MC_TCKE : string;
  attribute XPHYIO_MC_TCKE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TCMR_MRD : string;
  attribute XPHYIO_MC_TCMR_MRD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TDQS2DQ_MAX : string;
  attribute XPHYIO_MC_TDQS2DQ_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "800";
  attribute XPHYIO_MC_TDQS2DQ_MIN : string;
  attribute XPHYIO_MC_TDQS2DQ_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "200";
  attribute XPHYIO_MC_TDQSCK_MAX : string;
  attribute XPHYIO_MC_TDQSCK_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "3500";
  attribute XPHYIO_MC_TDQSCK_MIN : string;
  attribute XPHYIO_MC_TDQSCK_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1500";
  attribute XPHYIO_MC_TDQSS_MAX : string;
  attribute XPHYIO_MC_TDQSS_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1.250000";
  attribute XPHYIO_MC_TDQSS_MIN : string;
  attribute XPHYIO_MC_TDQSS_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0.750000";
  attribute XPHYIO_MC_TEMP_DIR_DELETE : string;
  attribute XPHYIO_MC_TEMP_DIR_DELETE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_TFAW : string;
  attribute XPHYIO_MC_TFAW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_TFAW_DLR : string;
  attribute XPHYIO_MC_TFAW_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TFAW_nCK : string;
  attribute XPHYIO_MC_TFAW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMOD : string;
  attribute XPHYIO_MC_TMOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMOD_nCK : string;
  attribute XPHYIO_MC_TMOD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "24";
  attribute XPHYIO_MC_TMPRR : string;
  attribute XPHYIO_MC_TMPRR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMRC : string;
  attribute XPHYIO_MC_TMRC of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TMRD : string;
  attribute XPHYIO_MC_TMRD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "14000";
  attribute XPHYIO_MC_TMRD_div4 : string;
  attribute XPHYIO_MC_TMRD_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_TMRD_nCK : string;
  attribute XPHYIO_MC_TMRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "28";
  attribute XPHYIO_MC_TMRR : string;
  attribute XPHYIO_MC_TMRR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "8";
  attribute XPHYIO_MC_TMRW : string;
  attribute XPHYIO_MC_TMRW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_TMRW_div4 : string;
  attribute XPHYIO_MC_TMRW_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10";
  attribute XPHYIO_MC_TMRW_nCK : string;
  attribute XPHYIO_MC_TMRW_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "20";
  attribute XPHYIO_MC_TODTon_MIN : string;
  attribute XPHYIO_MC_TODTon_MIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "3";
  attribute XPHYIO_MC_TOSCO : string;
  attribute XPHYIO_MC_TOSCO of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "40000";
  attribute XPHYIO_MC_TOSCO_nCK : string;
  attribute XPHYIO_MC_TOSCO_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "79";
  attribute XPHYIO_MC_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_TPAR_ALERT_ON of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TPBR2PBR : string;
  attribute XPHYIO_MC_TPBR2PBR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "90000";
  attribute XPHYIO_MC_TPDM_RD : string;
  attribute XPHYIO_MC_TPDM_RD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRAS : string;
  attribute XPHYIO_MC_TRAS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "42000";
  attribute XPHYIO_MC_TRAS_nCK : string;
  attribute XPHYIO_MC_TRAS_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "83";
  attribute XPHYIO_MC_TRC : string;
  attribute XPHYIO_MC_TRC of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "63000";
  attribute XPHYIO_MC_TRCD : string;
  attribute XPHYIO_MC_TRCD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TRCD_nCK : string;
  attribute XPHYIO_MC_TRCD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TREFI : string;
  attribute XPHYIO_MC_TREFI of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "3904000";
  attribute XPHYIO_MC_TREFIPB : string;
  attribute XPHYIO_MC_TREFIPB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "488000";
  attribute XPHYIO_MC_TRFC : string;
  attribute XPHYIO_MC_TRFC of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRFCAB : string;
  attribute XPHYIO_MC_TRFCAB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "280000";
  attribute XPHYIO_MC_TRFCPB : string;
  attribute XPHYIO_MC_TRFCPB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "140000";
  attribute XPHYIO_MC_TRFC_DLR : string;
  attribute XPHYIO_MC_TRFC_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRP : string;
  attribute XPHYIO_MC_TRP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRPAB : string;
  attribute XPHYIO_MC_TRPAB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "21000";
  attribute XPHYIO_MC_TRPAB_nCK : string;
  attribute XPHYIO_MC_TRPAB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "42";
  attribute XPHYIO_MC_TRPPB : string;
  attribute XPHYIO_MC_TRPPB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TRPPB_nCK : string;
  attribute XPHYIO_MC_TRPPB_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TRPRE : string;
  attribute XPHYIO_MC_TRPRE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1.800000";
  attribute XPHYIO_MC_TRPST : string;
  attribute XPHYIO_MC_TRPST of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0.400000";
  attribute XPHYIO_MC_TRRD : string;
  attribute XPHYIO_MC_TRRD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_TRRD_DLR : string;
  attribute XPHYIO_MC_TRRD_DLR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_L : string;
  attribute XPHYIO_MC_TRRD_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_L_nCK : string;
  attribute XPHYIO_MC_TRRD_L_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_TRRD_S : string;
  attribute XPHYIO_MC_TRRD_S of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TRRD_S_nCK : string;
  attribute XPHYIO_MC_TRRD_S_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1";
  attribute XPHYIO_MC_TRRD_nCK : string;
  attribute XPHYIO_MC_TRRD_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TRTP : string;
  attribute XPHYIO_MC_TRTP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "7500";
  attribute XPHYIO_MC_TRTP_nCK : string;
  attribute XPHYIO_MC_TRTP_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "16";
  attribute XPHYIO_MC_TRTW : string;
  attribute XPHYIO_MC_TRTW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "350";
  attribute XPHYIO_MC_TSTAB : string;
  attribute XPHYIO_MC_TSTAB of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWPRE : string;
  attribute XPHYIO_MC_TWPRE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1.800000";
  attribute XPHYIO_MC_TWPST : string;
  attribute XPHYIO_MC_TWPST of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0.400000";
  attribute XPHYIO_MC_TWR : string;
  attribute XPHYIO_MC_TWR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "18000";
  attribute XPHYIO_MC_TWR_nCK : string;
  attribute XPHYIO_MC_TWR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "36";
  attribute XPHYIO_MC_TWTR : string;
  attribute XPHYIO_MC_TWTR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "10000";
  attribute XPHYIO_MC_TWTR_L : string;
  attribute XPHYIO_MC_TWTR_L of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWTR_S : string;
  attribute XPHYIO_MC_TWTR_S of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TWTR_nCK : string;
  attribute XPHYIO_MC_TWTR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "20";
  attribute XPHYIO_MC_TXP : string;
  attribute XPHYIO_MC_TXP of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TXPR : string;
  attribute XPHYIO_MC_TXPR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TXPR_nCK : string;
  attribute XPHYIO_MC_TXPR_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "5";
  attribute XPHYIO_MC_TZQCAL : string;
  attribute XPHYIO_MC_TZQCAL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1000000";
  attribute XPHYIO_MC_TZQCAL_div4 : string;
  attribute XPHYIO_MC_TZQCAL_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "489";
  attribute XPHYIO_MC_TZQCS : string;
  attribute XPHYIO_MC_TZQCS of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "128";
  attribute XPHYIO_MC_TZQCS_ITVL : string;
  attribute XPHYIO_MC_TZQCS_ITVL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0";
  attribute XPHYIO_MC_TZQINIT : string;
  attribute XPHYIO_MC_TZQINIT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1024";
  attribute XPHYIO_MC_TZQLAT : string;
  attribute XPHYIO_MC_TZQLAT of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "30000";
  attribute XPHYIO_MC_TZQLAT_div4 : string;
  attribute XPHYIO_MC_TZQLAT_div4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_TZQLAT_nCK : string;
  attribute XPHYIO_MC_TZQLAT_nCK of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "59";
  attribute XPHYIO_MC_TZQ_START_ITVL : string;
  attribute XPHYIO_MC_TZQ_START_ITVL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1000000000";
  attribute XPHYIO_MC_UBLAZE_APB_INTF : string;
  attribute XPHYIO_MC_UBLAZE_APB_INTF of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_UB_CLK_MUX : string;
  attribute XPHYIO_MC_UB_CLK_MUX of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_USERREFRESH : string;
  attribute XPHYIO_MC_USERREFRESH of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "false";
  attribute XPHYIO_MC_VNC_ENABLE : string;
  attribute XPHYIO_MC_VNC_ENABLE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_WRITE_DM_DBI : string;
  attribute XPHYIO_MC_WRITE_DM_DBI of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "DM_NO_DBI";
  attribute XPHYIO_MC_XLNX_RESPONDER : string;
  attribute XPHYIO_MC_XLNX_RESPONDER of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_XMPU_CONFIG0 : string;
  attribute XPHYIO_MC_XMPU_CONFIG0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG1 : string;
  attribute XPHYIO_MC_XMPU_CONFIG1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG10 : string;
  attribute XPHYIO_MC_XMPU_CONFIG10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG11 : string;
  attribute XPHYIO_MC_XMPU_CONFIG11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG12 : string;
  attribute XPHYIO_MC_XMPU_CONFIG12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG13 : string;
  attribute XPHYIO_MC_XMPU_CONFIG13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG14 : string;
  attribute XPHYIO_MC_XMPU_CONFIG14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG15 : string;
  attribute XPHYIO_MC_XMPU_CONFIG15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG3 : string;
  attribute XPHYIO_MC_XMPU_CONFIG3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG4 : string;
  attribute XPHYIO_MC_XMPU_CONFIG4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG5 : string;
  attribute XPHYIO_MC_XMPU_CONFIG5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG6 : string;
  attribute XPHYIO_MC_XMPU_CONFIG6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG7 : string;
  attribute XPHYIO_MC_XMPU_CONFIG7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG8 : string;
  attribute XPHYIO_MC_XMPU_CONFIG8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG9 : string;
  attribute XPHYIO_MC_XMPU_CONFIG9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000008";
  attribute XPHYIO_MC_XMPU_CTRL : string;
  attribute XPHYIO_MC_XMPU_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x0000000b";
  attribute XPHYIO_MC_XMPU_END_HI0 : string;
  attribute XPHYIO_MC_XMPU_END_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI1 : string;
  attribute XPHYIO_MC_XMPU_END_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI10 : string;
  attribute XPHYIO_MC_XMPU_END_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI11 : string;
  attribute XPHYIO_MC_XMPU_END_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI12 : string;
  attribute XPHYIO_MC_XMPU_END_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI13 : string;
  attribute XPHYIO_MC_XMPU_END_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI14 : string;
  attribute XPHYIO_MC_XMPU_END_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI15 : string;
  attribute XPHYIO_MC_XMPU_END_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI2 : string;
  attribute XPHYIO_MC_XMPU_END_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI3 : string;
  attribute XPHYIO_MC_XMPU_END_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI4 : string;
  attribute XPHYIO_MC_XMPU_END_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI5 : string;
  attribute XPHYIO_MC_XMPU_END_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI6 : string;
  attribute XPHYIO_MC_XMPU_END_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI7 : string;
  attribute XPHYIO_MC_XMPU_END_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI8 : string;
  attribute XPHYIO_MC_XMPU_END_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI9 : string;
  attribute XPHYIO_MC_XMPU_END_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO0 : string;
  attribute XPHYIO_MC_XMPU_END_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO1 : string;
  attribute XPHYIO_MC_XMPU_END_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO10 : string;
  attribute XPHYIO_MC_XMPU_END_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO11 : string;
  attribute XPHYIO_MC_XMPU_END_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO12 : string;
  attribute XPHYIO_MC_XMPU_END_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO13 : string;
  attribute XPHYIO_MC_XMPU_END_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO14 : string;
  attribute XPHYIO_MC_XMPU_END_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO15 : string;
  attribute XPHYIO_MC_XMPU_END_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO2 : string;
  attribute XPHYIO_MC_XMPU_END_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO3 : string;
  attribute XPHYIO_MC_XMPU_END_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO4 : string;
  attribute XPHYIO_MC_XMPU_END_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO5 : string;
  attribute XPHYIO_MC_XMPU_END_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO6 : string;
  attribute XPHYIO_MC_XMPU_END_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO7 : string;
  attribute XPHYIO_MC_XMPU_END_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO8 : string;
  attribute XPHYIO_MC_XMPU_END_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO9 : string;
  attribute XPHYIO_MC_XMPU_END_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER0 : string;
  attribute XPHYIO_MC_XMPU_MASTER0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER1 : string;
  attribute XPHYIO_MC_XMPU_MASTER1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER10 : string;
  attribute XPHYIO_MC_XMPU_MASTER10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER11 : string;
  attribute XPHYIO_MC_XMPU_MASTER11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER12 : string;
  attribute XPHYIO_MC_XMPU_MASTER12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER13 : string;
  attribute XPHYIO_MC_XMPU_MASTER13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER14 : string;
  attribute XPHYIO_MC_XMPU_MASTER14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER15 : string;
  attribute XPHYIO_MC_XMPU_MASTER15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER2 : string;
  attribute XPHYIO_MC_XMPU_MASTER2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER3 : string;
  attribute XPHYIO_MC_XMPU_MASTER3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER4 : string;
  attribute XPHYIO_MC_XMPU_MASTER4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER5 : string;
  attribute XPHYIO_MC_XMPU_MASTER5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER6 : string;
  attribute XPHYIO_MC_XMPU_MASTER6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER7 : string;
  attribute XPHYIO_MC_XMPU_MASTER7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER8 : string;
  attribute XPHYIO_MC_XMPU_MASTER8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER9 : string;
  attribute XPHYIO_MC_XMPU_MASTER9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI0 : string;
  attribute XPHYIO_MC_XMPU_START_HI0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI1 : string;
  attribute XPHYIO_MC_XMPU_START_HI1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI10 : string;
  attribute XPHYIO_MC_XMPU_START_HI10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI11 : string;
  attribute XPHYIO_MC_XMPU_START_HI11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI12 : string;
  attribute XPHYIO_MC_XMPU_START_HI12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI13 : string;
  attribute XPHYIO_MC_XMPU_START_HI13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI14 : string;
  attribute XPHYIO_MC_XMPU_START_HI14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI15 : string;
  attribute XPHYIO_MC_XMPU_START_HI15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI2 : string;
  attribute XPHYIO_MC_XMPU_START_HI2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI3 : string;
  attribute XPHYIO_MC_XMPU_START_HI3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI4 : string;
  attribute XPHYIO_MC_XMPU_START_HI4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI5 : string;
  attribute XPHYIO_MC_XMPU_START_HI5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI6 : string;
  attribute XPHYIO_MC_XMPU_START_HI6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI7 : string;
  attribute XPHYIO_MC_XMPU_START_HI7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI8 : string;
  attribute XPHYIO_MC_XMPU_START_HI8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI9 : string;
  attribute XPHYIO_MC_XMPU_START_HI9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO0 : string;
  attribute XPHYIO_MC_XMPU_START_LO0 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO1 : string;
  attribute XPHYIO_MC_XMPU_START_LO1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO10 : string;
  attribute XPHYIO_MC_XMPU_START_LO10 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO11 : string;
  attribute XPHYIO_MC_XMPU_START_LO11 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO12 : string;
  attribute XPHYIO_MC_XMPU_START_LO12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO13 : string;
  attribute XPHYIO_MC_XMPU_START_LO13 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO14 : string;
  attribute XPHYIO_MC_XMPU_START_LO14 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO15 : string;
  attribute XPHYIO_MC_XMPU_START_LO15 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO2 : string;
  attribute XPHYIO_MC_XMPU_START_LO2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO3 : string;
  attribute XPHYIO_MC_XMPU_START_LO3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO4 : string;
  attribute XPHYIO_MC_XMPU_START_LO4 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO5 : string;
  attribute XPHYIO_MC_XMPU_START_LO5 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO6 : string;
  attribute XPHYIO_MC_XMPU_START_LO6 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO7 : string;
  attribute XPHYIO_MC_XMPU_START_LO7 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO8 : string;
  attribute XPHYIO_MC_XMPU_START_LO8 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO9 : string;
  attribute XPHYIO_MC_XMPU_START_LO9 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00000000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "1024";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "213.750000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x3";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0.000000";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x1";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "12";
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "15";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "FALSE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "TRUE";
  attribute XPHYIO_MC_XPLL_MODE : string;
  attribute XPHYIO_MC_XPLL_MODE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "VarRxVarTx";
  attribute XPHYIO_MC_ZQCS_FREQUENCY : string;
  attribute XPHYIO_MC_ZQCS_FREQUENCY of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_ZQCS_PIN : string;
  attribute XPHYIO_MC_ZQCS_PIN of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
  attribute XPHYIO_MC_ZQINTVL : string;
  attribute XPHYIO_MC_ZQINTVL of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "350";
  attribute XPHYIO_NUM_MC : string;
  attribute XPHYIO_NUM_MC of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "2";
  attribute XPHYIO_PHY_IP_INST_NAME : string;
  attribute XPHYIO_PHY_IP_INST_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "noc_ddr4_phy";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "0x00010100";
  attribute X_VERSAL_IO_FLOW : string;
  attribute X_VERSAL_IO_FLOW of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "xilinx.com:ip:noc_mc_ddr4_phy:1.0";
  attribute dont_touch : string;
  attribute dont_touch of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper : entity is "true";
end vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper is
  attribute DowngradeIPIdentifiedWarnings of noc_ddr4_phy : label is "yes";
begin
noc_ddr4_phy: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_phy
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0 is
  port (
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0 : entity is "bd_28ba_MC0_ddrc_0";
end vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0 is
  attribute DC_CMD_CREDITS : integer;
  attribute DC_CMD_CREDITS of inst : label is 680;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_NPP_MONITOR : string;
  attribute EN_NPP_MONITOR of inst : label is "1'b0";
  attribute EXMON_CLR_EXE : integer;
  attribute EXMON_CLR_EXE of inst : label is 256;
  attribute NOC_FREQ : integer;
  attribute NOC_FREQ of inst : label is 1000;
  attribute NPI_REG_DDRMC_NSU_0_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_0_ING : integer;
  attribute NPI_REG_DDRMC_NSU_0_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_1_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_1_ING : integer;
  attribute NPI_REG_DDRMC_NSU_1_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_2_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_2_ING : integer;
  attribute NPI_REG_DDRMC_NSU_2_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_3_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_3_ING : integer;
  attribute NPI_REG_DDRMC_NSU_3_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR of inst : label is 65792;
  attribute REG_ADEC0 : integer;
  attribute REG_ADEC0 of inst : label is 20480;
  attribute REG_ADEC1 : integer;
  attribute REG_ADEC1 of inst : label is 20480;
  attribute REG_ADEC2 : integer;
  attribute REG_ADEC2 of inst : label is 0;
  attribute REG_ADEC3 : integer;
  attribute REG_ADEC3 of inst : label is 0;
  attribute REG_CMDQ_BER_RATE_CTRL : integer;
  attribute REG_CMDQ_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_BEW_RATE_CTRL : integer;
  attribute REG_CMDQ_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_CTRL0 : integer;
  attribute REG_CMDQ_CTRL0 of inst : label is 17318416;
  attribute REG_CMDQ_CTRL1 : integer;
  attribute REG_CMDQ_CTRL1 of inst : label is 17318416;
  attribute REG_CMDQ_ISR_RATE_CTRL : integer;
  attribute REG_CMDQ_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_ISW_RATE_CTRL : integer;
  attribute REG_CMDQ_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_LLR_RATE_CTRL : integer;
  attribute REG_CMDQ_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_NSU0_PORT : integer;
  attribute REG_NSU0_PORT of inst : label is 896;
  attribute REG_NSU1_PORT : integer;
  attribute REG_NSU1_PORT of inst : label is 960;
  attribute REG_NSU2_PORT : integer;
  attribute REG_NSU2_PORT of inst : label is 1024;
  attribute REG_NSU3_PORT : integer;
  attribute REG_NSU3_PORT of inst : label is 1088;
  attribute REG_P0_BER_RATE_CTRL : integer;
  attribute REG_P0_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_BEW_RATE_CTRL : integer;
  attribute REG_P0_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_ISR_RATE_CTRL : integer;
  attribute REG_P0_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_ISW_RATE_CTRL : integer;
  attribute REG_P0_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_LLR_RATE_CTRL : integer;
  attribute REG_P0_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_BER_RATE_CTRL : integer;
  attribute REG_P1_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_BEW_RATE_CTRL : integer;
  attribute REG_P1_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_ISR_RATE_CTRL : integer;
  attribute REG_P1_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_ISW_RATE_CTRL : integer;
  attribute REG_P1_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_LLR_RATE_CTRL : integer;
  attribute REG_P1_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_BER_RATE_CTRL : integer;
  attribute REG_P2_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_BEW_RATE_CTRL : integer;
  attribute REG_P2_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_ISR_RATE_CTRL : integer;
  attribute REG_P2_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_ISW_RATE_CTRL : integer;
  attribute REG_P2_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_LLR_RATE_CTRL : integer;
  attribute REG_P2_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_BER_RATE_CTRL : integer;
  attribute REG_P3_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_BEW_RATE_CTRL : integer;
  attribute REG_P3_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_ISR_RATE_CTRL : integer;
  attribute REG_P3_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_ISW_RATE_CTRL : integer;
  attribute REG_P3_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_LLR_RATE_CTRL : integer;
  attribute REG_P3_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_PINOUT : integer;
  attribute REG_PINOUT of inst : label is 0;
  attribute REG_QOS0 : integer;
  attribute REG_QOS0 of inst : label is 1966560;
  attribute REG_QOS1 : integer;
  attribute REG_QOS1 of inst : label is 267388932;
  attribute REG_QOS2 : integer;
  attribute REG_QOS2 of inst : label is 261122;
  attribute REG_QOS_RATE_CTRL_SCALE : integer;
  attribute REG_QOS_RATE_CTRL_SCALE of inst : label is 0;
  attribute REG_QOS_TIMEOUT0 : integer;
  attribute REG_QOS_TIMEOUT0 of inst : label is 4329604;
  attribute REG_QOS_TIMEOUT1 : integer;
  attribute REG_QOS_TIMEOUT1 of inst : label is -1145324613;
  attribute REG_QOS_TIMEOUT2 : integer;
  attribute REG_QOS_TIMEOUT2 of inst : label is 187;
  attribute REG_RATE_CTRL_SCALE : integer;
  attribute REG_RATE_CTRL_SCALE of inst : label is 0;
  attribute REG_RD_DRR_TKN_P0 : integer;
  attribute REG_RD_DRR_TKN_P0 of inst : label is 16712708;
  attribute REG_RD_DRR_TKN_P1 : integer;
  attribute REG_RD_DRR_TKN_P1 of inst : label is 15991812;
  attribute REG_RD_DRR_TKN_P2 : integer;
  attribute REG_RD_DRR_TKN_P2 of inst : label is 15991812;
  attribute REG_RD_DRR_TKN_P3 : integer;
  attribute REG_RD_DRR_TKN_P3 of inst : label is 15991812;
  attribute REG_WR_DRR_TKN_P0 : integer;
  attribute REG_WR_DRR_TKN_P0 of inst : label is 65284;
  attribute REG_WR_DRR_TKN_P1 : integer;
  attribute REG_WR_DRR_TKN_P1 of inst : label is 62468;
  attribute REG_WR_DRR_TKN_P2 : integer;
  attribute REG_WR_DRR_TKN_P2 of inst : label is 62468;
  attribute REG_WR_DRR_TKN_P3 : integer;
  attribute REG_WR_DRR_TKN_P3 of inst : label is 62468;
  attribute TCK : integer;
  attribute TCK of inst : label is 628;
  attribute UB_CLK_MUX : integer;
  attribute UB_CLK_MUX of inst : label is 0;
  attribute VERBOSITY_EN : integer;
  attribute VERBOSITY_EN of inst : label is 0;
  attribute XMPU_CONFIG0 : integer;
  attribute XMPU_CONFIG0 of inst : label is 8;
  attribute XMPU_CONFIG1 : integer;
  attribute XMPU_CONFIG1 of inst : label is 8;
  attribute XMPU_CONFIG10 : integer;
  attribute XMPU_CONFIG10 of inst : label is 8;
  attribute XMPU_CONFIG11 : integer;
  attribute XMPU_CONFIG11 of inst : label is 8;
  attribute XMPU_CONFIG12 : integer;
  attribute XMPU_CONFIG12 of inst : label is 8;
  attribute XMPU_CONFIG13 : integer;
  attribute XMPU_CONFIG13 of inst : label is 8;
  attribute XMPU_CONFIG14 : integer;
  attribute XMPU_CONFIG14 of inst : label is 8;
  attribute XMPU_CONFIG15 : integer;
  attribute XMPU_CONFIG15 of inst : label is 8;
  attribute XMPU_CONFIG2 : integer;
  attribute XMPU_CONFIG2 of inst : label is 8;
  attribute XMPU_CONFIG3 : integer;
  attribute XMPU_CONFIG3 of inst : label is 8;
  attribute XMPU_CONFIG4 : integer;
  attribute XMPU_CONFIG4 of inst : label is 8;
  attribute XMPU_CONFIG5 : integer;
  attribute XMPU_CONFIG5 of inst : label is 8;
  attribute XMPU_CONFIG6 : integer;
  attribute XMPU_CONFIG6 of inst : label is 8;
  attribute XMPU_CONFIG7 : integer;
  attribute XMPU_CONFIG7 of inst : label is 8;
  attribute XMPU_CONFIG8 : integer;
  attribute XMPU_CONFIG8 of inst : label is 8;
  attribute XMPU_CONFIG9 : integer;
  attribute XMPU_CONFIG9 of inst : label is 8;
  attribute XMPU_CTRL : integer;
  attribute XMPU_CTRL of inst : label is 11;
  attribute XMPU_END_HI0 : integer;
  attribute XMPU_END_HI0 of inst : label is 0;
  attribute XMPU_END_HI1 : integer;
  attribute XMPU_END_HI1 of inst : label is 0;
  attribute XMPU_END_HI10 : integer;
  attribute XMPU_END_HI10 of inst : label is 0;
  attribute XMPU_END_HI11 : integer;
  attribute XMPU_END_HI11 of inst : label is 0;
  attribute XMPU_END_HI12 : integer;
  attribute XMPU_END_HI12 of inst : label is 0;
  attribute XMPU_END_HI13 : integer;
  attribute XMPU_END_HI13 of inst : label is 0;
  attribute XMPU_END_HI14 : integer;
  attribute XMPU_END_HI14 of inst : label is 0;
  attribute XMPU_END_HI15 : integer;
  attribute XMPU_END_HI15 of inst : label is 0;
  attribute XMPU_END_HI2 : integer;
  attribute XMPU_END_HI2 of inst : label is 0;
  attribute XMPU_END_HI3 : integer;
  attribute XMPU_END_HI3 of inst : label is 0;
  attribute XMPU_END_HI4 : integer;
  attribute XMPU_END_HI4 of inst : label is 0;
  attribute XMPU_END_HI5 : integer;
  attribute XMPU_END_HI5 of inst : label is 0;
  attribute XMPU_END_HI6 : integer;
  attribute XMPU_END_HI6 of inst : label is 0;
  attribute XMPU_END_HI7 : integer;
  attribute XMPU_END_HI7 of inst : label is 0;
  attribute XMPU_END_HI8 : integer;
  attribute XMPU_END_HI8 of inst : label is 0;
  attribute XMPU_END_HI9 : integer;
  attribute XMPU_END_HI9 of inst : label is 0;
  attribute XMPU_END_LO0 : integer;
  attribute XMPU_END_LO0 of inst : label is 0;
  attribute XMPU_END_LO1 : integer;
  attribute XMPU_END_LO1 of inst : label is 0;
  attribute XMPU_END_LO10 : integer;
  attribute XMPU_END_LO10 of inst : label is 0;
  attribute XMPU_END_LO11 : integer;
  attribute XMPU_END_LO11 of inst : label is 0;
  attribute XMPU_END_LO12 : integer;
  attribute XMPU_END_LO12 of inst : label is 0;
  attribute XMPU_END_LO13 : integer;
  attribute XMPU_END_LO13 of inst : label is 0;
  attribute XMPU_END_LO14 : integer;
  attribute XMPU_END_LO14 of inst : label is 0;
  attribute XMPU_END_LO15 : integer;
  attribute XMPU_END_LO15 of inst : label is 0;
  attribute XMPU_END_LO2 : integer;
  attribute XMPU_END_LO2 of inst : label is 0;
  attribute XMPU_END_LO3 : integer;
  attribute XMPU_END_LO3 of inst : label is 0;
  attribute XMPU_END_LO4 : integer;
  attribute XMPU_END_LO4 of inst : label is 0;
  attribute XMPU_END_LO5 : integer;
  attribute XMPU_END_LO5 of inst : label is 0;
  attribute XMPU_END_LO6 : integer;
  attribute XMPU_END_LO6 of inst : label is 0;
  attribute XMPU_END_LO7 : integer;
  attribute XMPU_END_LO7 of inst : label is 0;
  attribute XMPU_END_LO8 : integer;
  attribute XMPU_END_LO8 of inst : label is 0;
  attribute XMPU_END_LO9 : integer;
  attribute XMPU_END_LO9 of inst : label is 0;
  attribute XMPU_MASTER0 : integer;
  attribute XMPU_MASTER0 of inst : label is 0;
  attribute XMPU_MASTER1 : integer;
  attribute XMPU_MASTER1 of inst : label is 0;
  attribute XMPU_MASTER10 : integer;
  attribute XMPU_MASTER10 of inst : label is 0;
  attribute XMPU_MASTER11 : integer;
  attribute XMPU_MASTER11 of inst : label is 0;
  attribute XMPU_MASTER12 : integer;
  attribute XMPU_MASTER12 of inst : label is 0;
  attribute XMPU_MASTER13 : integer;
  attribute XMPU_MASTER13 of inst : label is 0;
  attribute XMPU_MASTER14 : integer;
  attribute XMPU_MASTER14 of inst : label is 0;
  attribute XMPU_MASTER15 : integer;
  attribute XMPU_MASTER15 of inst : label is 0;
  attribute XMPU_MASTER2 : integer;
  attribute XMPU_MASTER2 of inst : label is 0;
  attribute XMPU_MASTER3 : integer;
  attribute XMPU_MASTER3 of inst : label is 0;
  attribute XMPU_MASTER4 : integer;
  attribute XMPU_MASTER4 of inst : label is 0;
  attribute XMPU_MASTER5 : integer;
  attribute XMPU_MASTER5 of inst : label is 0;
  attribute XMPU_MASTER6 : integer;
  attribute XMPU_MASTER6 of inst : label is 0;
  attribute XMPU_MASTER7 : integer;
  attribute XMPU_MASTER7 of inst : label is 0;
  attribute XMPU_MASTER8 : integer;
  attribute XMPU_MASTER8 of inst : label is 0;
  attribute XMPU_MASTER9 : integer;
  attribute XMPU_MASTER9 of inst : label is 0;
  attribute XMPU_START_HI0 : integer;
  attribute XMPU_START_HI0 of inst : label is 0;
  attribute XMPU_START_HI1 : integer;
  attribute XMPU_START_HI1 of inst : label is 0;
  attribute XMPU_START_HI10 : integer;
  attribute XMPU_START_HI10 of inst : label is 0;
  attribute XMPU_START_HI11 : integer;
  attribute XMPU_START_HI11 of inst : label is 0;
  attribute XMPU_START_HI12 : integer;
  attribute XMPU_START_HI12 of inst : label is 0;
  attribute XMPU_START_HI13 : integer;
  attribute XMPU_START_HI13 of inst : label is 0;
  attribute XMPU_START_HI14 : integer;
  attribute XMPU_START_HI14 of inst : label is 0;
  attribute XMPU_START_HI15 : integer;
  attribute XMPU_START_HI15 of inst : label is 0;
  attribute XMPU_START_HI2 : integer;
  attribute XMPU_START_HI2 of inst : label is 0;
  attribute XMPU_START_HI3 : integer;
  attribute XMPU_START_HI3 of inst : label is 0;
  attribute XMPU_START_HI4 : integer;
  attribute XMPU_START_HI4 of inst : label is 0;
  attribute XMPU_START_HI5 : integer;
  attribute XMPU_START_HI5 of inst : label is 0;
  attribute XMPU_START_HI6 : integer;
  attribute XMPU_START_HI6 of inst : label is 0;
  attribute XMPU_START_HI7 : integer;
  attribute XMPU_START_HI7 of inst : label is 0;
  attribute XMPU_START_HI8 : integer;
  attribute XMPU_START_HI8 of inst : label is 0;
  attribute XMPU_START_HI9 : integer;
  attribute XMPU_START_HI9 of inst : label is 0;
  attribute XMPU_START_LO0 : integer;
  attribute XMPU_START_LO0 of inst : label is 0;
  attribute XMPU_START_LO1 : integer;
  attribute XMPU_START_LO1 of inst : label is 0;
  attribute XMPU_START_LO10 : integer;
  attribute XMPU_START_LO10 of inst : label is 0;
  attribute XMPU_START_LO11 : integer;
  attribute XMPU_START_LO11 of inst : label is 0;
  attribute XMPU_START_LO12 : integer;
  attribute XMPU_START_LO12 of inst : label is 0;
  attribute XMPU_START_LO13 : integer;
  attribute XMPU_START_LO13 of inst : label is 0;
  attribute XMPU_START_LO14 : integer;
  attribute XMPU_START_LO14 of inst : label is 0;
  attribute XMPU_START_LO15 : integer;
  attribute XMPU_START_LO15 of inst : label is 0;
  attribute XMPU_START_LO2 : integer;
  attribute XMPU_START_LO2 of inst : label is 0;
  attribute XMPU_START_LO3 : integer;
  attribute XMPU_START_LO3 of inst : label is 0;
  attribute XMPU_START_LO4 : integer;
  attribute XMPU_START_LO4 of inst : label is 0;
  attribute XMPU_START_LO5 : integer;
  attribute XMPU_START_LO5 of inst : label is 0;
  attribute XMPU_START_LO6 : integer;
  attribute XMPU_START_LO6 of inst : label is 0;
  attribute XMPU_START_LO7 : integer;
  attribute XMPU_START_LO7 of inst : label is 0;
  attribute XMPU_START_LO8 : integer;
  attribute XMPU_START_LO8 of inst : label is 0;
  attribute XMPU_START_LO9 : integer;
  attribute XMPU_START_LO9 of inst : label is 0;
  attribute XPHYIO_CONTROLLERTYPE : string;
  attribute XPHYIO_CONTROLLERTYPE of inst : label is "LPDDR4_SDRAM";
  attribute XPHYIO_Component_Name : string;
  attribute XPHYIO_Component_Name of inst : label is "bd_28ba_MC0_ddrc_0";
  attribute XPHYIO_MC_ADDRESSMAP : string;
  attribute XPHYIO_MC_ADDRESSMAP of inst : label is "ROW_COLUMN_BANK";
  attribute XPHYIO_MC_ADDR_BIT0 : string;
  attribute XPHYIO_MC_ADDR_BIT0 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT1 : string;
  attribute XPHYIO_MC_ADDR_BIT1 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT10 : string;
  attribute XPHYIO_MC_ADDR_BIT10 of inst : label is "CA7";
  attribute XPHYIO_MC_ADDR_BIT11 : string;
  attribute XPHYIO_MC_ADDR_BIT11 of inst : label is "CA8";
  attribute XPHYIO_MC_ADDR_BIT12 : string;
  attribute XPHYIO_MC_ADDR_BIT12 of inst : label is "CA9";
  attribute XPHYIO_MC_ADDR_BIT13 : string;
  attribute XPHYIO_MC_ADDR_BIT13 of inst : label is "BA0";
  attribute XPHYIO_MC_ADDR_BIT14 : string;
  attribute XPHYIO_MC_ADDR_BIT14 of inst : label is "BA1";
  attribute XPHYIO_MC_ADDR_BIT15 : string;
  attribute XPHYIO_MC_ADDR_BIT15 of inst : label is "BA2";
  attribute XPHYIO_MC_ADDR_BIT16 : string;
  attribute XPHYIO_MC_ADDR_BIT16 of inst : label is "RA0";
  attribute XPHYIO_MC_ADDR_BIT17 : string;
  attribute XPHYIO_MC_ADDR_BIT17 of inst : label is "RA1";
  attribute XPHYIO_MC_ADDR_BIT18 : string;
  attribute XPHYIO_MC_ADDR_BIT18 of inst : label is "RA2";
  attribute XPHYIO_MC_ADDR_BIT19 : string;
  attribute XPHYIO_MC_ADDR_BIT19 of inst : label is "RA3";
  attribute XPHYIO_MC_ADDR_BIT2 : string;
  attribute XPHYIO_MC_ADDR_BIT2 of inst : label is "CA0";
  attribute XPHYIO_MC_ADDR_BIT20 : string;
  attribute XPHYIO_MC_ADDR_BIT20 of inst : label is "RA4";
  attribute XPHYIO_MC_ADDR_BIT21 : string;
  attribute XPHYIO_MC_ADDR_BIT21 of inst : label is "RA5";
  attribute XPHYIO_MC_ADDR_BIT22 : string;
  attribute XPHYIO_MC_ADDR_BIT22 of inst : label is "RA6";
  attribute XPHYIO_MC_ADDR_BIT23 : string;
  attribute XPHYIO_MC_ADDR_BIT23 of inst : label is "RA7";
  attribute XPHYIO_MC_ADDR_BIT24 : string;
  attribute XPHYIO_MC_ADDR_BIT24 of inst : label is "RA8";
  attribute XPHYIO_MC_ADDR_BIT25 : string;
  attribute XPHYIO_MC_ADDR_BIT25 of inst : label is "RA9";
  attribute XPHYIO_MC_ADDR_BIT26 : string;
  attribute XPHYIO_MC_ADDR_BIT26 of inst : label is "RA10";
  attribute XPHYIO_MC_ADDR_BIT27 : string;
  attribute XPHYIO_MC_ADDR_BIT27 of inst : label is "RA11";
  attribute XPHYIO_MC_ADDR_BIT28 : string;
  attribute XPHYIO_MC_ADDR_BIT28 of inst : label is "RA12";
  attribute XPHYIO_MC_ADDR_BIT29 : string;
  attribute XPHYIO_MC_ADDR_BIT29 of inst : label is "RA13";
  attribute XPHYIO_MC_ADDR_BIT3 : string;
  attribute XPHYIO_MC_ADDR_BIT3 of inst : label is "CA1";
  attribute XPHYIO_MC_ADDR_BIT30 : string;
  attribute XPHYIO_MC_ADDR_BIT30 of inst : label is "RA14";
  attribute XPHYIO_MC_ADDR_BIT31 : string;
  attribute XPHYIO_MC_ADDR_BIT31 of inst : label is "RA15";
  attribute XPHYIO_MC_ADDR_BIT32 : string;
  attribute XPHYIO_MC_ADDR_BIT32 of inst : label is "CH_SEL";
  attribute XPHYIO_MC_ADDR_BIT33 : string;
  attribute XPHYIO_MC_ADDR_BIT33 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT34 : string;
  attribute XPHYIO_MC_ADDR_BIT34 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT35 : string;
  attribute XPHYIO_MC_ADDR_BIT35 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT36 : string;
  attribute XPHYIO_MC_ADDR_BIT36 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT37 : string;
  attribute XPHYIO_MC_ADDR_BIT37 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT38 : string;
  attribute XPHYIO_MC_ADDR_BIT38 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT39 : string;
  attribute XPHYIO_MC_ADDR_BIT39 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT4 : string;
  attribute XPHYIO_MC_ADDR_BIT4 of inst : label is "CA2";
  attribute XPHYIO_MC_ADDR_BIT40 : string;
  attribute XPHYIO_MC_ADDR_BIT40 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT41 : string;
  attribute XPHYIO_MC_ADDR_BIT41 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT42 : string;
  attribute XPHYIO_MC_ADDR_BIT42 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT43 : string;
  attribute XPHYIO_MC_ADDR_BIT43 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT5 : string;
  attribute XPHYIO_MC_ADDR_BIT5 of inst : label is "CA3";
  attribute XPHYIO_MC_ADDR_BIT6 : string;
  attribute XPHYIO_MC_ADDR_BIT6 of inst : label is "CA4";
  attribute XPHYIO_MC_ADDR_BIT7 : string;
  attribute XPHYIO_MC_ADDR_BIT7 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT8 : string;
  attribute XPHYIO_MC_ADDR_BIT8 of inst : label is "CA5";
  attribute XPHYIO_MC_ADDR_BIT9 : string;
  attribute XPHYIO_MC_ADDR_BIT9 of inst : label is "CA6";
  attribute XPHYIO_MC_ADDR_WIDTH : string;
  attribute XPHYIO_MC_ADDR_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN of inst : label is "Disable";
  attribute XPHYIO_MC_ATTR_FILE : string;
  attribute XPHYIO_MC_ATTR_FILE of inst : label is "nocattrs.dat";
  attribute XPHYIO_MC_BA_WIDTH : string;
  attribute XPHYIO_MC_BA_WIDTH of inst : label is "3";
  attribute XPHYIO_MC_BG_WIDTH : string;
  attribute XPHYIO_MC_BG_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_BURST_LENGTH : string;
  attribute XPHYIO_MC_BURST_LENGTH of inst : label is "16";
  attribute XPHYIO_MC_CASLATENCY : string;
  attribute XPHYIO_MC_CASLATENCY of inst : label is "36";
  attribute XPHYIO_MC_CASWRITELATENCY : string;
  attribute XPHYIO_MC_CASWRITELATENCY of inst : label is "18";
  attribute XPHYIO_MC_CA_MIRROR : string;
  attribute XPHYIO_MC_CA_MIRROR of inst : label is "false";
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING : string;
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING of inst : label is "false";
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE : string;
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE of inst : label is "NONE";
  attribute XPHYIO_MC_CKE_WIDTH : string;
  attribute XPHYIO_MC_CKE_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_CK_WIDTH : string;
  attribute XPHYIO_MC_CK_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_CLA : string;
  attribute XPHYIO_MC_CLA of inst : label is "0";
  attribute XPHYIO_MC_CLAMSHELL : string;
  attribute XPHYIO_MC_CLAMSHELL of inst : label is "false";
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH : string;
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH of inst : label is "10";
  attribute XPHYIO_MC_COMPONENT_DENSITY : string;
  attribute XPHYIO_MC_COMPONENT_DENSITY of inst : label is "16Gb";
  attribute XPHYIO_MC_COMPONENT_NAME : string;
  attribute XPHYIO_MC_COMPONENT_NAME of inst : label is "bd_28ba_MC0_ddrc_0";
  attribute XPHYIO_MC_COMPONENT_WIDTH : string;
  attribute XPHYIO_MC_COMPONENT_WIDTH of inst : label is "x32";
  attribute XPHYIO_MC_CONFIG_NUM : string;
  attribute XPHYIO_MC_CONFIG_NUM of inst : label is "config26";
  attribute XPHYIO_MC_CS_WIDTH : string;
  attribute XPHYIO_MC_CS_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_DATAWIDTH : string;
  attribute XPHYIO_MC_DATAWIDTH of inst : label is "32";
  attribute XPHYIO_MC_DB_F0BC00 : string;
  attribute XPHYIO_MC_DB_F0BC00 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC01 : string;
  attribute XPHYIO_MC_DB_F0BC01 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC02 : string;
  attribute XPHYIO_MC_DB_F0BC02 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC03 : string;
  attribute XPHYIO_MC_DB_F0BC03 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC04 : string;
  attribute XPHYIO_MC_DB_F0BC04 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC05 : string;
  attribute XPHYIO_MC_DB_F0BC05 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC06 : string;
  attribute XPHYIO_MC_DB_F0BC06 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC0A : string;
  attribute XPHYIO_MC_DB_F0BC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC6X : string;
  attribute XPHYIO_MC_DB_F0BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F1BC0A : string;
  attribute XPHYIO_MC_DB_F1BC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F1BC6X : string;
  attribute XPHYIO_MC_DB_F1BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F5BC5X : string;
  attribute XPHYIO_MC_DB_F5BC5X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F5BC6X : string;
  attribute XPHYIO_MC_DB_F5BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F6BC4X : string;
  attribute XPHYIO_MC_DB_F6BC4X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F0 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F0 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F5 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F5 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F6 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F6 of inst : label is "0x0000";
  attribute XPHYIO_MC_DC_CMD_CREDITS : string;
  attribute XPHYIO_MC_DC_CMD_CREDITS of inst : label is "0x000002a8";
  attribute XPHYIO_MC_DDR4_2T : string;
  attribute XPHYIO_MC_DDR4_2T of inst : label is "Enable";
  attribute XPHYIO_MC_DDR4_ADDR_BIT : string;
  attribute XPHYIO_MC_DDR4_ADDR_BIT of inst : label is "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,NC,CA4,CA3,CA2,CA1,CA0,NC,NC";
  attribute XPHYIO_MC_DDR4_CTLE : string;
  attribute XPHYIO_MC_DDR4_CTLE of inst : label is "000";
  attribute XPHYIO_MC_DDR4_MIGRATION : string;
  attribute XPHYIO_MC_DDR4_MIGRATION of inst : label is "false";
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT : string;
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT of inst : label is "0x00036330";
  attribute XPHYIO_MC_DEVICE_TYPE : string;
  attribute XPHYIO_MC_DEVICE_TYPE of inst : label is "S80";
  attribute XPHYIO_MC_DISABLE_DATA_CHECK : string;
  attribute XPHYIO_MC_DISABLE_DATA_CHECK of inst : label is "1";
  attribute XPHYIO_MC_DM_WIDTH : string;
  attribute XPHYIO_MC_DM_WIDTH of inst : label is "4";
  attribute XPHYIO_MC_DQS_WIDTH : string;
  attribute XPHYIO_MC_DQS_WIDTH of inst : label is "4";
  attribute XPHYIO_MC_DQ_WIDTH : string;
  attribute XPHYIO_MC_DQ_WIDTH of inst : label is "32";
  attribute XPHYIO_MC_ECC : string;
  attribute XPHYIO_MC_ECC of inst : label is "false";
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD : string;
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD of inst : label is "0x004C4C";
  attribute XPHYIO_MC_ECC_SCRUB_SIZE : string;
  attribute XPHYIO_MC_ECC_SCRUB_SIZE of inst : label is "4096";
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING : string;
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING of inst : label is "true";
  attribute XPHYIO_MC_EN_ECC_SCRUBBING : string;
  attribute XPHYIO_MC_EN_ECC_SCRUBBING of inst : label is "false";
  attribute XPHYIO_MC_EN_INTR_RESP : string;
  attribute XPHYIO_MC_EN_INTR_RESP of inst : label is "FALSE";
  attribute XPHYIO_MC_EN_NPP_MONITOR : string;
  attribute XPHYIO_MC_EN_NPP_MONITOR of inst : label is "1";
  attribute XPHYIO_MC_EXMON_CLR_EXE : string;
  attribute XPHYIO_MC_EXMON_CLR_EXE of inst : label is "0x00000100";
  attribute XPHYIO_MC_EXTENDED_WDQS : string;
  attribute XPHYIO_MC_EXTENDED_WDQS of inst : label is "TRUE";
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT of inst : label is "39";
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE of inst : label is "DIV1";
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE of inst : label is "2";
  attribute XPHYIO_MC_F0_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR1 of inst : label is "0x0074";
  attribute XPHYIO_MC_F0_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR11 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR12 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR12 of inst : label is "0x004D";
  attribute XPHYIO_MC_F0_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR13 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR14 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR14 of inst : label is "0x001E";
  attribute XPHYIO_MC_F0_LPDDR4_MR15 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR15 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR16 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR16 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR17 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR17 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR2 of inst : label is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR20 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR20 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR22 of inst : label is "0x0006";
  attribute XPHYIO_MC_F0_LPDDR4_MR23 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR23 of inst : label is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR3 of inst : label is "0x0031";
  attribute XPHYIO_MC_F0_MR0 : string;
  attribute XPHYIO_MC_F0_MR0 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR1 : string;
  attribute XPHYIO_MC_F0_MR1 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR2 : string;
  attribute XPHYIO_MC_F0_MR2 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR3 : string;
  attribute XPHYIO_MC_F0_MR3 of inst : label is "0x0000020";
  attribute XPHYIO_MC_F0_MR4 : string;
  attribute XPHYIO_MC_F0_MR4 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR5 : string;
  attribute XPHYIO_MC_F0_MR5 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR6 : string;
  attribute XPHYIO_MC_F0_MR6 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS of inst : label is "1.024000";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN of inst : label is "Disable";
  attribute XPHYIO_MC_F1_CASLATENCY : string;
  attribute XPHYIO_MC_F1_CASLATENCY of inst : label is "36";
  attribute XPHYIO_MC_F1_CASWRITELATENCY : string;
  attribute XPHYIO_MC_F1_CASWRITELATENCY of inst : label is "18";
  attribute XPHYIO_MC_F1_CLA : string;
  attribute XPHYIO_MC_F1_CLA of inst : label is "0";
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT of inst : label is "39";
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE of inst : label is "DIV1";
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE of inst : label is "2";
  attribute XPHYIO_MC_F1_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR1 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR11 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR13 of inst : label is "0x00C0";
  attribute XPHYIO_MC_F1_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR2 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR22 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR3 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_MR0 : string;
  attribute XPHYIO_MC_F1_MR0 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR1 : string;
  attribute XPHYIO_MC_F1_MR1 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR2 : string;
  attribute XPHYIO_MC_F1_MR2 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR3 : string;
  attribute XPHYIO_MC_F1_MR3 of inst : label is "0x0000020";
  attribute XPHYIO_MC_F1_MR4 : string;
  attribute XPHYIO_MC_F1_MR4 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR5 : string;
  attribute XPHYIO_MC_F1_MR5 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR6 : string;
  attribute XPHYIO_MC_F1_MR6 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_ODTLon : string;
  attribute XPHYIO_MC_F1_ODTLon of inst : label is "0";
  attribute XPHYIO_MC_F1_PARITYLATENCY : string;
  attribute XPHYIO_MC_F1_PARITYLATENCY of inst : label is "0";
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS of inst : label is "1.250000";
  attribute XPHYIO_MC_F1_RCD_DELAY : string;
  attribute XPHYIO_MC_F1_RCD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_F1_TCCD_3DS : string;
  attribute XPHYIO_MC_F1_TCCD_3DS of inst : label is "0";
  attribute XPHYIO_MC_F1_TCCD_L : string;
  attribute XPHYIO_MC_F1_TCCD_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TCKE : string;
  attribute XPHYIO_MC_F1_TCKE of inst : label is "0";
  attribute XPHYIO_MC_F1_TFAW : string;
  attribute XPHYIO_MC_F1_TFAW of inst : label is "30000";
  attribute XPHYIO_MC_F1_TFAW_nCK : string;
  attribute XPHYIO_MC_F1_TFAW_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TMOD : string;
  attribute XPHYIO_MC_F1_TMOD of inst : label is "0";
  attribute XPHYIO_MC_F1_TMRD : string;
  attribute XPHYIO_MC_F1_TMRD of inst : label is "14000";
  attribute XPHYIO_MC_F1_TMRD_nCK : string;
  attribute XPHYIO_MC_F1_TMRD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TMRW : string;
  attribute XPHYIO_MC_F1_TMRW of inst : label is "10000";
  attribute XPHYIO_MC_F1_TODTon_MIN : string;
  attribute XPHYIO_MC_F1_TODTon_MIN of inst : label is "0";
  attribute XPHYIO_MC_F1_TOSCO : string;
  attribute XPHYIO_MC_F1_TOSCO of inst : label is "0";
  attribute XPHYIO_MC_F1_TOSCO_nCK : string;
  attribute XPHYIO_MC_F1_TOSCO_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON of inst : label is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX of inst : label is "0";
  attribute XPHYIO_MC_F1_TPDM_RD : string;
  attribute XPHYIO_MC_F1_TPDM_RD of inst : label is "0";
  attribute XPHYIO_MC_F1_TRAS : string;
  attribute XPHYIO_MC_F1_TRAS of inst : label is "42000";
  attribute XPHYIO_MC_F1_TRAS_nCK : string;
  attribute XPHYIO_MC_F1_TRAS_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRCD : string;
  attribute XPHYIO_MC_F1_TRCD of inst : label is "18000";
  attribute XPHYIO_MC_F1_TRCD_nCK : string;
  attribute XPHYIO_MC_F1_TRCD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRPAB : string;
  attribute XPHYIO_MC_F1_TRPAB of inst : label is "21000";
  attribute XPHYIO_MC_F1_TRPAB_nCK : string;
  attribute XPHYIO_MC_F1_TRPAB_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRPPB : string;
  attribute XPHYIO_MC_F1_TRPPB of inst : label is "18000";
  attribute XPHYIO_MC_F1_TRPPB_nCK : string;
  attribute XPHYIO_MC_F1_TRPPB_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD : string;
  attribute XPHYIO_MC_F1_TRRD of inst : label is "7500";
  attribute XPHYIO_MC_F1_TRRD_L : string;
  attribute XPHYIO_MC_F1_TRRD_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD_S : string;
  attribute XPHYIO_MC_F1_TRRD_S of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD_nCK : string;
  attribute XPHYIO_MC_F1_TRRD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRTP : string;
  attribute XPHYIO_MC_F1_TRTP of inst : label is "7500";
  attribute XPHYIO_MC_F1_TRTP_nCK : string;
  attribute XPHYIO_MC_F1_TRTP_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TWR : string;
  attribute XPHYIO_MC_F1_TWR of inst : label is "18000";
  attribute XPHYIO_MC_F1_TWR_nCK : string;
  attribute XPHYIO_MC_F1_TWR_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR : string;
  attribute XPHYIO_MC_F1_TWTR of inst : label is "10000";
  attribute XPHYIO_MC_F1_TWTR_L : string;
  attribute XPHYIO_MC_F1_TWTR_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR_S : string;
  attribute XPHYIO_MC_F1_TWTR_S of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR_nCK : string;
  attribute XPHYIO_MC_F1_TWTR_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TXP : string;
  attribute XPHYIO_MC_F1_TXP of inst : label is "0";
  attribute XPHYIO_MC_F1_TZQLAT : string;
  attribute XPHYIO_MC_F1_TZQLAT of inst : label is "30000";
  attribute XPHYIO_MC_F1_TZQLAT_nCK : string;
  attribute XPHYIO_MC_F1_TZQLAT_nCK of inst : label is "0";
  attribute XPHYIO_MC_FCV_FULLCAL : string;
  attribute XPHYIO_MC_FCV_FULLCAL of inst : label is "Disable";
  attribute XPHYIO_MC_FLIPPED_PINOUT : string;
  attribute XPHYIO_MC_FLIPPED_PINOUT of inst : label is "true";
  attribute XPHYIO_MC_FREQ_PARAM : string;
  attribute XPHYIO_MC_FREQ_PARAM of inst : label is "F0";
  attribute XPHYIO_MC_FREQ_SEL : string;
  attribute XPHYIO_MC_FREQ_SEL of inst : label is "SYS_CLK_FROM_MEMORY_CLK";
  attribute XPHYIO_MC_FREQ_SWITCHING_EN : string;
  attribute XPHYIO_MC_FREQ_SWITCHING_EN of inst : label is "FALSE";
  attribute XPHYIO_MC_IBUFDISABLE : string;
  attribute XPHYIO_MC_IBUFDISABLE of inst : label is "false";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE of inst : label is "0x00000AA";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE of inst : label is "0x0020000";
  attribute XPHYIO_MC_INIT_DONE_SIG_EN : string;
  attribute XPHYIO_MC_INIT_DONE_SIG_EN of inst : label is "false";
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB : string;
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB of inst : label is "false";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD of inst : label is "4992";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS of inst : label is "4.992000";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD of inst : label is "2500";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS of inst : label is "2.500000";
  attribute XPHYIO_MC_INPUT_FREQUENCY0 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY0 of inst : label is "200.321000";
  attribute XPHYIO_MC_INPUT_FREQUENCY1 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY1 of inst : label is "400.000000";
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP of inst : label is "1071";
  attribute XPHYIO_MC_IP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD1 of inst : label is "512";
  attribute XPHYIO_MC_LP4_CA_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_A_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_LP4_CA_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_B_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH of inst : label is "16";
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH of inst : label is "16";
  attribute XPHYIO_MC_LP4_OPERATING_TEMP : string;
  attribute XPHYIO_MC_LP4_OPERATING_TEMP of inst : label is "STANDARD";
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT : string;
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT of inst : label is "false";
  attribute XPHYIO_MC_LP4_RESETN_WIDTH : string;
  attribute XPHYIO_MC_LP4_RESETN_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE : string;
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE of inst : label is "ALL_BANK";
  attribute XPHYIO_MC_LR_WIDTH : string;
  attribute XPHYIO_MC_LR_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_MAIN_BASE_ADDR : string;
  attribute XPHYIO_MC_MAIN_BASE_ADDR of inst : label is "0xF6150000";
  attribute XPHYIO_MC_MAIN_MODULE_NAME : string;
  attribute XPHYIO_MC_MAIN_MODULE_NAME of inst : label is "DDRMC_MAIN_0";
  attribute XPHYIO_MC_MEMORY_DEVICETYPE : string;
  attribute XPHYIO_MC_MEMORY_DEVICETYPE of inst : label is "Components";
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE : string;
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE of inst : label is "LPDDR4-4267";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 of inst : label is "512";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 of inst : label is "512";
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL : string;
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL of inst : label is "false";
  attribute XPHYIO_MC_NETLIST_SIMULATION : string;
  attribute XPHYIO_MC_NETLIST_SIMULATION of inst : label is "false";
  attribute XPHYIO_MC_NOC_BASE_ADDR : string;
  attribute XPHYIO_MC_NOC_BASE_ADDR of inst : label is "0xF6070000";
  attribute XPHYIO_MC_NOC_FREQ : string;
  attribute XPHYIO_MC_NOC_FREQ of inst : label is "1000";
  attribute XPHYIO_MC_NOC_MODULE_NAME : string;
  attribute XPHYIO_MC_NOC_MODULE_NAME of inst : label is "DDRMC_NOC_0";
  attribute XPHYIO_MC_NO_CHANNELS : string;
  attribute XPHYIO_MC_NO_CHANNELS of inst : label is "Dual";
  attribute XPHYIO_MC_NUM_CK : string;
  attribute XPHYIO_MC_NUM_CK of inst : label is "1";
  attribute XPHYIO_MC_ODTLon : string;
  attribute XPHYIO_MC_ODTLon of inst : label is "8";
  attribute XPHYIO_MC_ODT_WIDTH : string;
  attribute XPHYIO_MC_ODT_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_OP_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD0 of inst : label is "625";
  attribute XPHYIO_MC_OP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD1 of inst : label is "625";
  attribute XPHYIO_MC_ORDERING : string;
  attribute XPHYIO_MC_ORDERING of inst : label is "Strict";
  attribute XPHYIO_MC_PARITY : string;
  attribute XPHYIO_MC_PARITY of inst : label is "false";
  attribute XPHYIO_MC_PARITYLATENCY : string;
  attribute XPHYIO_MC_PARITYLATENCY of inst : label is "0";
  attribute XPHYIO_MC_PER_RD_INTVL : string;
  attribute XPHYIO_MC_PER_RD_INTVL of inst : label is "0";
  attribute XPHYIO_MC_PIN_ARGS : string;
  attribute XPHYIO_MC_PIN_ARGS of inst : label is "CONTROLLERTYPE LPDDR4_SDRAM MC_DQ_WIDTH 32 MC_DQS_WIDTH 4 MC_DM_WIDTH 4 MC_ADDR_WIDTH 6 MC_BG_WIDTH 0 MC_BA_WIDTH 3 MC_CKE_WIDTH 0 MC_CK_WIDTH 0 MC_CS_WIDTH 1 MC_STACKHEIGHT 1 MC_LR_WIDTH 1 MC_ODT_WIDTH 0 MC_COMPONENT_WIDTH x32 MC_MEMORY_DEVICETYPE Components MC_NO_CHANNELS Dual MC_RANK 1 MC_SLOT Single MC_NUM_CK 1 MC_LP4_PIN_EFFICIENT false MC_CH0_LP4_CHA_ENABLE true MC_CH0_LP4_CHB_ENABLE true MC_CH1_LP4_CHA_ENABLE true MC_CH1_LP4_CHB_ENABLE true MC_LP4_DQ_A_WIDTH 16 MC_LP4_DQ_B_WIDTH 16 MC_LP4_DQS_A_WIDTH 2 MC_LP4_DQS_B_WIDTH 2 MC_LP4_DMI_A_WIDTH 2 MC_LP4_DMI_B_WIDTH 2 MC_LP4_CA_A_WIDTH 6 MC_LP4_CA_B_WIDTH 6 MC_LP4_CKT_A_WIDTH 1 MC_LP4_CKT_B_WIDTH 1 MC_LP4_CKE_A_WIDTH 1 MC_LP4_CKE_B_WIDTH 1 MC_LP4_CS_A_WIDTH 1 MC_LP4_CS_B_WIDTH 1 MC_LP4_RESETN_WIDTH 1 MC_PARITY false MC_WRITE_DM_DBI DM_NO_DBI MC_READ_DBI false MC_SYSTEM_CLOCK Differential MC_CONFIG_NUM config26";
  attribute XPHYIO_MC_POWERMODES : string;
  attribute XPHYIO_MC_POWERMODES of inst : label is "true";
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL : string;
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL of inst : label is "ROW_BANK_COLUMN";
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES : string;
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES of inst : label is "Disable";
  attribute XPHYIO_MC_RANK : string;
  attribute XPHYIO_MC_RANK of inst : label is "1";
  attribute XPHYIO_MC_RCD_DELAY : string;
  attribute XPHYIO_MC_RCD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_RCD_PARITY : string;
  attribute XPHYIO_MC_RCD_PARITY of inst : label is "false";
  attribute XPHYIO_MC_READ_DBI : string;
  attribute XPHYIO_MC_READ_DBI of inst : label is "false";
  attribute XPHYIO_MC_REFRESH_RATE : string;
  attribute XPHYIO_MC_REFRESH_RATE of inst : label is "1x";
  attribute XPHYIO_MC_REFRESH_SPEED : string;
  attribute XPHYIO_MC_REFRESH_SPEED of inst : label is "1x";
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF : string;
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF of inst : label is "FALSE";
  attribute XPHYIO_MC_REGION : string;
  attribute XPHYIO_MC_REGION of inst : label is "0";
  attribute XPHYIO_MC_REGVAL_COMPARE : string;
  attribute XPHYIO_MC_REGVAL_COMPARE of inst : label is "false";
  attribute XPHYIO_MC_REG_ADEC0 : string;
  attribute XPHYIO_MC_REG_ADEC0 of inst : label is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC1 : string;
  attribute XPHYIO_MC_REG_ADEC1 of inst : label is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC2 : string;
  attribute XPHYIO_MC_REG_ADEC2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_ADEC3 : string;
  attribute XPHYIO_MC_REG_ADEC3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 of inst : label is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 of inst : label is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_NSU0_PORT : string;
  attribute XPHYIO_MC_REG_NSU0_PORT of inst : label is "0x00000380";
  attribute XPHYIO_MC_REG_NSU1_PORT : string;
  attribute XPHYIO_MC_REG_NSU1_PORT of inst : label is "0x000003c0";
  attribute XPHYIO_MC_REG_NSU2_PORT : string;
  attribute XPHYIO_MC_REG_NSU2_PORT of inst : label is "0x00000400";
  attribute XPHYIO_MC_REG_NSU3_PORT : string;
  attribute XPHYIO_MC_REG_NSU3_PORT of inst : label is "0x00000440";
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_QOS0 : string;
  attribute XPHYIO_MC_REG_QOS0 of inst : label is "0x001e01e0";
  attribute XPHYIO_MC_REG_QOS1 : string;
  attribute XPHYIO_MC_REG_QOS1 of inst : label is "0x0ff00804";
  attribute XPHYIO_MC_REG_QOS2 : string;
  attribute XPHYIO_MC_REG_QOS2 of inst : label is "0x0003fc02";
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 of inst : label is "0x00421084";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 of inst : label is "0xbbbbbbbb";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 of inst : label is "0x000000bb";
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_RC00 : string;
  attribute XPHYIO_MC_REG_RC00 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC01 : string;
  attribute XPHYIO_MC_REG_RC01 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC02 : string;
  attribute XPHYIO_MC_REG_RC02 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC03 : string;
  attribute XPHYIO_MC_REG_RC03 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC03_F1 : string;
  attribute XPHYIO_MC_REG_RC03_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC04 : string;
  attribute XPHYIO_MC_REG_RC04 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC04_F1 : string;
  attribute XPHYIO_MC_REG_RC04_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC05 : string;
  attribute XPHYIO_MC_REG_RC05 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC05_F1 : string;
  attribute XPHYIO_MC_REG_RC05_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC08 : string;
  attribute XPHYIO_MC_REG_RC08 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0A : string;
  attribute XPHYIO_MC_REG_RC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0A_F1 : string;
  attribute XPHYIO_MC_REG_RC0A_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0B : string;
  attribute XPHYIO_MC_REG_RC0B of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0D : string;
  attribute XPHYIO_MC_REG_RC0D of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0E : string;
  attribute XPHYIO_MC_REG_RC0E of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0F : string;
  attribute XPHYIO_MC_REG_RC0F of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0F_F1 : string;
  attribute XPHYIO_MC_REG_RC0F_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC2X : string;
  attribute XPHYIO_MC_REG_RC2X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC3X : string;
  attribute XPHYIO_MC_REG_RC3X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC3X_F1 : string;
  attribute XPHYIO_MC_REG_RC3X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC5X : string;
  attribute XPHYIO_MC_REG_RC5X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC5X_F1 : string;
  attribute XPHYIO_MC_REG_RC5X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC8X : string;
  attribute XPHYIO_MC_REG_RC8X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC8X_F1 : string;
  attribute XPHYIO_MC_REG_RC8X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 of inst : label is "0x00ff0404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 of inst : label is "0x0000ff04";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_ROWADDRESSWIDTH : string;
  attribute XPHYIO_MC_ROWADDRESSWIDTH of inst : label is "16";
  attribute XPHYIO_MC_RTT : string;
  attribute XPHYIO_MC_RTT of inst : label is "RZQ/6";
  attribute XPHYIO_MC_SAVERESTORE : string;
  attribute XPHYIO_MC_SAVERESTORE of inst : label is "false";
  attribute XPHYIO_MC_SCRUBBING : string;
  attribute XPHYIO_MC_SCRUBBING of inst : label is "off";
  attribute XPHYIO_MC_SELFREFRESH : string;
  attribute XPHYIO_MC_SELFREFRESH of inst : label is "false";
  attribute XPHYIO_MC_SILICON_REVISION : string;
  attribute XPHYIO_MC_SILICON_REVISION of inst : label is "NA";
  attribute XPHYIO_MC_SIMMODE : string;
  attribute XPHYIO_MC_SIMMODE of inst : label is "BFM";
  attribute XPHYIO_MC_SIM_DEVICE : string;
  attribute XPHYIO_MC_SIM_DEVICE of inst : label is "VERSAL_AI_CORE_ES1";
  attribute XPHYIO_MC_SKIPCAL : string;
  attribute XPHYIO_MC_SKIPCAL of inst : label is "Disable";
  attribute XPHYIO_MC_SLOT : string;
  attribute XPHYIO_MC_SLOT of inst : label is "Single";
  attribute XPHYIO_MC_STACKHEIGHT : string;
  attribute XPHYIO_MC_STACKHEIGHT of inst : label is "1";
  attribute XPHYIO_MC_SVFLOW : string;
  attribute XPHYIO_MC_SVFLOW of inst : label is "Disable";
  attribute XPHYIO_MC_SYSTEM_CLOCK : string;
  attribute XPHYIO_MC_SYSTEM_CLOCK of inst : label is "Differential";
  attribute XPHYIO_MC_TBCW : string;
  attribute XPHYIO_MC_TBCW of inst : label is "0";
  attribute XPHYIO_MC_TCCD : string;
  attribute XPHYIO_MC_TCCD of inst : label is "8";
  attribute XPHYIO_MC_TCCDMW : string;
  attribute XPHYIO_MC_TCCDMW of inst : label is "32";
  attribute XPHYIO_MC_TCCD_3DS : string;
  attribute XPHYIO_MC_TCCD_3DS of inst : label is "0";
  attribute XPHYIO_MC_TCCD_L : string;
  attribute XPHYIO_MC_TCCD_L of inst : label is "0";
  attribute XPHYIO_MC_TCCD_L_nCK : string;
  attribute XPHYIO_MC_TCCD_L_nCK of inst : label is "5";
  attribute XPHYIO_MC_TCCD_S : string;
  attribute XPHYIO_MC_TCCD_S of inst : label is "4";
  attribute XPHYIO_MC_TCKE : string;
  attribute XPHYIO_MC_TCKE of inst : label is "15";
  attribute XPHYIO_MC_TCMR_MRD : string;
  attribute XPHYIO_MC_TCMR_MRD of inst : label is "0";
  attribute XPHYIO_MC_TDQS2DQ_MAX : string;
  attribute XPHYIO_MC_TDQS2DQ_MAX of inst : label is "800";
  attribute XPHYIO_MC_TDQS2DQ_MIN : string;
  attribute XPHYIO_MC_TDQS2DQ_MIN of inst : label is "200";
  attribute XPHYIO_MC_TDQSCK_MAX : string;
  attribute XPHYIO_MC_TDQSCK_MAX of inst : label is "3500";
  attribute XPHYIO_MC_TDQSCK_MIN : string;
  attribute XPHYIO_MC_TDQSCK_MIN of inst : label is "1500";
  attribute XPHYIO_MC_TDQSS_MAX : string;
  attribute XPHYIO_MC_TDQSS_MAX of inst : label is "1.250000";
  attribute XPHYIO_MC_TDQSS_MIN : string;
  attribute XPHYIO_MC_TDQSS_MIN of inst : label is "0.750000";
  attribute XPHYIO_MC_TEMP_DIR_DELETE : string;
  attribute XPHYIO_MC_TEMP_DIR_DELETE of inst : label is "TRUE";
  attribute XPHYIO_MC_TFAW : string;
  attribute XPHYIO_MC_TFAW of inst : label is "30000";
  attribute XPHYIO_MC_TFAW_DLR : string;
  attribute XPHYIO_MC_TFAW_DLR of inst : label is "0";
  attribute XPHYIO_MC_TFAW_nCK : string;
  attribute XPHYIO_MC_TFAW_nCK of inst : label is "0";
  attribute XPHYIO_MC_TMOD : string;
  attribute XPHYIO_MC_TMOD of inst : label is "0";
  attribute XPHYIO_MC_TMOD_nCK : string;
  attribute XPHYIO_MC_TMOD_nCK of inst : label is "24";
  attribute XPHYIO_MC_TMPRR : string;
  attribute XPHYIO_MC_TMPRR of inst : label is "0";
  attribute XPHYIO_MC_TMRC : string;
  attribute XPHYIO_MC_TMRC of inst : label is "0";
  attribute XPHYIO_MC_TMRD : string;
  attribute XPHYIO_MC_TMRD of inst : label is "14000";
  attribute XPHYIO_MC_TMRD_div4 : string;
  attribute XPHYIO_MC_TMRD_div4 of inst : label is "10";
  attribute XPHYIO_MC_TMRD_nCK : string;
  attribute XPHYIO_MC_TMRD_nCK of inst : label is "28";
  attribute XPHYIO_MC_TMRR : string;
  attribute XPHYIO_MC_TMRR of inst : label is "8";
  attribute XPHYIO_MC_TMRW : string;
  attribute XPHYIO_MC_TMRW of inst : label is "10000";
  attribute XPHYIO_MC_TMRW_div4 : string;
  attribute XPHYIO_MC_TMRW_div4 of inst : label is "10";
  attribute XPHYIO_MC_TMRW_nCK : string;
  attribute XPHYIO_MC_TMRW_nCK of inst : label is "20";
  attribute XPHYIO_MC_TODTon_MIN : string;
  attribute XPHYIO_MC_TODTon_MIN of inst : label is "3";
  attribute XPHYIO_MC_TOSCO : string;
  attribute XPHYIO_MC_TOSCO of inst : label is "40000";
  attribute XPHYIO_MC_TOSCO_nCK : string;
  attribute XPHYIO_MC_TOSCO_nCK of inst : label is "79";
  attribute XPHYIO_MC_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_TPAR_ALERT_ON of inst : label is "0";
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX of inst : label is "0";
  attribute XPHYIO_MC_TPBR2PBR : string;
  attribute XPHYIO_MC_TPBR2PBR of inst : label is "90000";
  attribute XPHYIO_MC_TPDM_RD : string;
  attribute XPHYIO_MC_TPDM_RD of inst : label is "0";
  attribute XPHYIO_MC_TRAS : string;
  attribute XPHYIO_MC_TRAS of inst : label is "42000";
  attribute XPHYIO_MC_TRAS_nCK : string;
  attribute XPHYIO_MC_TRAS_nCK of inst : label is "83";
  attribute XPHYIO_MC_TRC : string;
  attribute XPHYIO_MC_TRC of inst : label is "63000";
  attribute XPHYIO_MC_TRCD : string;
  attribute XPHYIO_MC_TRCD of inst : label is "18000";
  attribute XPHYIO_MC_TRCD_nCK : string;
  attribute XPHYIO_MC_TRCD_nCK of inst : label is "36";
  attribute XPHYIO_MC_TREFI : string;
  attribute XPHYIO_MC_TREFI of inst : label is "3904000";
  attribute XPHYIO_MC_TREFIPB : string;
  attribute XPHYIO_MC_TREFIPB of inst : label is "488000";
  attribute XPHYIO_MC_TRFC : string;
  attribute XPHYIO_MC_TRFC of inst : label is "0";
  attribute XPHYIO_MC_TRFCAB : string;
  attribute XPHYIO_MC_TRFCAB of inst : label is "280000";
  attribute XPHYIO_MC_TRFCPB : string;
  attribute XPHYIO_MC_TRFCPB of inst : label is "140000";
  attribute XPHYIO_MC_TRFC_DLR : string;
  attribute XPHYIO_MC_TRFC_DLR of inst : label is "0";
  attribute XPHYIO_MC_TRP : string;
  attribute XPHYIO_MC_TRP of inst : label is "0";
  attribute XPHYIO_MC_TRPAB : string;
  attribute XPHYIO_MC_TRPAB of inst : label is "21000";
  attribute XPHYIO_MC_TRPAB_nCK : string;
  attribute XPHYIO_MC_TRPAB_nCK of inst : label is "42";
  attribute XPHYIO_MC_TRPPB : string;
  attribute XPHYIO_MC_TRPPB of inst : label is "18000";
  attribute XPHYIO_MC_TRPPB_nCK : string;
  attribute XPHYIO_MC_TRPPB_nCK of inst : label is "36";
  attribute XPHYIO_MC_TRPRE : string;
  attribute XPHYIO_MC_TRPRE of inst : label is "1.800000";
  attribute XPHYIO_MC_TRPST : string;
  attribute XPHYIO_MC_TRPST of inst : label is "0.400000";
  attribute XPHYIO_MC_TRRD : string;
  attribute XPHYIO_MC_TRRD of inst : label is "7500";
  attribute XPHYIO_MC_TRRD_DLR : string;
  attribute XPHYIO_MC_TRRD_DLR of inst : label is "0";
  attribute XPHYIO_MC_TRRD_L : string;
  attribute XPHYIO_MC_TRRD_L of inst : label is "0";
  attribute XPHYIO_MC_TRRD_L_nCK : string;
  attribute XPHYIO_MC_TRRD_L_nCK of inst : label is "1";
  attribute XPHYIO_MC_TRRD_S : string;
  attribute XPHYIO_MC_TRRD_S of inst : label is "0";
  attribute XPHYIO_MC_TRRD_S_nCK : string;
  attribute XPHYIO_MC_TRRD_S_nCK of inst : label is "1";
  attribute XPHYIO_MC_TRRD_nCK : string;
  attribute XPHYIO_MC_TRRD_nCK of inst : label is "15";
  attribute XPHYIO_MC_TRTP : string;
  attribute XPHYIO_MC_TRTP of inst : label is "7500";
  attribute XPHYIO_MC_TRTP_nCK : string;
  attribute XPHYIO_MC_TRTP_nCK of inst : label is "16";
  attribute XPHYIO_MC_TRTW : string;
  attribute XPHYIO_MC_TRTW of inst : label is "350";
  attribute XPHYIO_MC_TSTAB : string;
  attribute XPHYIO_MC_TSTAB of inst : label is "0";
  attribute XPHYIO_MC_TWPRE : string;
  attribute XPHYIO_MC_TWPRE of inst : label is "1.800000";
  attribute XPHYIO_MC_TWPST : string;
  attribute XPHYIO_MC_TWPST of inst : label is "0.400000";
  attribute XPHYIO_MC_TWR : string;
  attribute XPHYIO_MC_TWR of inst : label is "18000";
  attribute XPHYIO_MC_TWR_nCK : string;
  attribute XPHYIO_MC_TWR_nCK of inst : label is "36";
  attribute XPHYIO_MC_TWTR : string;
  attribute XPHYIO_MC_TWTR of inst : label is "10000";
  attribute XPHYIO_MC_TWTR_L : string;
  attribute XPHYIO_MC_TWTR_L of inst : label is "0";
  attribute XPHYIO_MC_TWTR_S : string;
  attribute XPHYIO_MC_TWTR_S of inst : label is "0";
  attribute XPHYIO_MC_TWTR_nCK : string;
  attribute XPHYIO_MC_TWTR_nCK of inst : label is "20";
  attribute XPHYIO_MC_TXP : string;
  attribute XPHYIO_MC_TXP of inst : label is "15";
  attribute XPHYIO_MC_TXPR : string;
  attribute XPHYIO_MC_TXPR of inst : label is "0";
  attribute XPHYIO_MC_TXPR_nCK : string;
  attribute XPHYIO_MC_TXPR_nCK of inst : label is "5";
  attribute XPHYIO_MC_TZQCAL : string;
  attribute XPHYIO_MC_TZQCAL of inst : label is "1000000";
  attribute XPHYIO_MC_TZQCAL_div4 : string;
  attribute XPHYIO_MC_TZQCAL_div4 of inst : label is "489";
  attribute XPHYIO_MC_TZQCS : string;
  attribute XPHYIO_MC_TZQCS of inst : label is "128";
  attribute XPHYIO_MC_TZQCS_ITVL : string;
  attribute XPHYIO_MC_TZQCS_ITVL of inst : label is "0";
  attribute XPHYIO_MC_TZQINIT : string;
  attribute XPHYIO_MC_TZQINIT of inst : label is "1024";
  attribute XPHYIO_MC_TZQLAT : string;
  attribute XPHYIO_MC_TZQLAT of inst : label is "30000";
  attribute XPHYIO_MC_TZQLAT_div4 : string;
  attribute XPHYIO_MC_TZQLAT_div4 of inst : label is "15";
  attribute XPHYIO_MC_TZQLAT_nCK : string;
  attribute XPHYIO_MC_TZQLAT_nCK of inst : label is "59";
  attribute XPHYIO_MC_TZQ_START_ITVL : string;
  attribute XPHYIO_MC_TZQ_START_ITVL of inst : label is "1000000000";
  attribute XPHYIO_MC_UBLAZE_APB_INTF : string;
  attribute XPHYIO_MC_UBLAZE_APB_INTF of inst : label is "FALSE";
  attribute XPHYIO_MC_UB_CLK_MUX : string;
  attribute XPHYIO_MC_UB_CLK_MUX of inst : label is "0x00000000";
  attribute XPHYIO_MC_USERREFRESH : string;
  attribute XPHYIO_MC_USERREFRESH of inst : label is "false";
  attribute XPHYIO_MC_VNC_ENABLE : string;
  attribute XPHYIO_MC_VNC_ENABLE of inst : label is "FALSE";
  attribute XPHYIO_MC_WRITE_DM_DBI : string;
  attribute XPHYIO_MC_WRITE_DM_DBI of inst : label is "DM_NO_DBI";
  attribute XPHYIO_MC_XLNX_RESPONDER : string;
  attribute XPHYIO_MC_XLNX_RESPONDER of inst : label is "true";
  attribute XPHYIO_MC_XMPU_CONFIG0 : string;
  attribute XPHYIO_MC_XMPU_CONFIG0 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG1 : string;
  attribute XPHYIO_MC_XMPU_CONFIG1 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG10 : string;
  attribute XPHYIO_MC_XMPU_CONFIG10 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG11 : string;
  attribute XPHYIO_MC_XMPU_CONFIG11 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG12 : string;
  attribute XPHYIO_MC_XMPU_CONFIG12 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG13 : string;
  attribute XPHYIO_MC_XMPU_CONFIG13 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG14 : string;
  attribute XPHYIO_MC_XMPU_CONFIG14 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG15 : string;
  attribute XPHYIO_MC_XMPU_CONFIG15 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG3 : string;
  attribute XPHYIO_MC_XMPU_CONFIG3 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG4 : string;
  attribute XPHYIO_MC_XMPU_CONFIG4 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG5 : string;
  attribute XPHYIO_MC_XMPU_CONFIG5 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG6 : string;
  attribute XPHYIO_MC_XMPU_CONFIG6 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG7 : string;
  attribute XPHYIO_MC_XMPU_CONFIG7 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG8 : string;
  attribute XPHYIO_MC_XMPU_CONFIG8 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG9 : string;
  attribute XPHYIO_MC_XMPU_CONFIG9 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CTRL : string;
  attribute XPHYIO_MC_XMPU_CTRL of inst : label is "0x0000000b";
  attribute XPHYIO_MC_XMPU_END_HI0 : string;
  attribute XPHYIO_MC_XMPU_END_HI0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI1 : string;
  attribute XPHYIO_MC_XMPU_END_HI1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI10 : string;
  attribute XPHYIO_MC_XMPU_END_HI10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI11 : string;
  attribute XPHYIO_MC_XMPU_END_HI11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI12 : string;
  attribute XPHYIO_MC_XMPU_END_HI12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI13 : string;
  attribute XPHYIO_MC_XMPU_END_HI13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI14 : string;
  attribute XPHYIO_MC_XMPU_END_HI14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI15 : string;
  attribute XPHYIO_MC_XMPU_END_HI15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI2 : string;
  attribute XPHYIO_MC_XMPU_END_HI2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI3 : string;
  attribute XPHYIO_MC_XMPU_END_HI3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI4 : string;
  attribute XPHYIO_MC_XMPU_END_HI4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI5 : string;
  attribute XPHYIO_MC_XMPU_END_HI5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI6 : string;
  attribute XPHYIO_MC_XMPU_END_HI6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI7 : string;
  attribute XPHYIO_MC_XMPU_END_HI7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI8 : string;
  attribute XPHYIO_MC_XMPU_END_HI8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI9 : string;
  attribute XPHYIO_MC_XMPU_END_HI9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO0 : string;
  attribute XPHYIO_MC_XMPU_END_LO0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO1 : string;
  attribute XPHYIO_MC_XMPU_END_LO1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO10 : string;
  attribute XPHYIO_MC_XMPU_END_LO10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO11 : string;
  attribute XPHYIO_MC_XMPU_END_LO11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO12 : string;
  attribute XPHYIO_MC_XMPU_END_LO12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO13 : string;
  attribute XPHYIO_MC_XMPU_END_LO13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO14 : string;
  attribute XPHYIO_MC_XMPU_END_LO14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO15 : string;
  attribute XPHYIO_MC_XMPU_END_LO15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO2 : string;
  attribute XPHYIO_MC_XMPU_END_LO2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO3 : string;
  attribute XPHYIO_MC_XMPU_END_LO3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO4 : string;
  attribute XPHYIO_MC_XMPU_END_LO4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO5 : string;
  attribute XPHYIO_MC_XMPU_END_LO5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO6 : string;
  attribute XPHYIO_MC_XMPU_END_LO6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO7 : string;
  attribute XPHYIO_MC_XMPU_END_LO7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO8 : string;
  attribute XPHYIO_MC_XMPU_END_LO8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO9 : string;
  attribute XPHYIO_MC_XMPU_END_LO9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER0 : string;
  attribute XPHYIO_MC_XMPU_MASTER0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER1 : string;
  attribute XPHYIO_MC_XMPU_MASTER1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER10 : string;
  attribute XPHYIO_MC_XMPU_MASTER10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER11 : string;
  attribute XPHYIO_MC_XMPU_MASTER11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER12 : string;
  attribute XPHYIO_MC_XMPU_MASTER12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER13 : string;
  attribute XPHYIO_MC_XMPU_MASTER13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER14 : string;
  attribute XPHYIO_MC_XMPU_MASTER14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER15 : string;
  attribute XPHYIO_MC_XMPU_MASTER15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER2 : string;
  attribute XPHYIO_MC_XMPU_MASTER2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER3 : string;
  attribute XPHYIO_MC_XMPU_MASTER3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER4 : string;
  attribute XPHYIO_MC_XMPU_MASTER4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER5 : string;
  attribute XPHYIO_MC_XMPU_MASTER5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER6 : string;
  attribute XPHYIO_MC_XMPU_MASTER6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER7 : string;
  attribute XPHYIO_MC_XMPU_MASTER7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER8 : string;
  attribute XPHYIO_MC_XMPU_MASTER8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER9 : string;
  attribute XPHYIO_MC_XMPU_MASTER9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI0 : string;
  attribute XPHYIO_MC_XMPU_START_HI0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI1 : string;
  attribute XPHYIO_MC_XMPU_START_HI1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI10 : string;
  attribute XPHYIO_MC_XMPU_START_HI10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI11 : string;
  attribute XPHYIO_MC_XMPU_START_HI11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI12 : string;
  attribute XPHYIO_MC_XMPU_START_HI12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI13 : string;
  attribute XPHYIO_MC_XMPU_START_HI13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI14 : string;
  attribute XPHYIO_MC_XMPU_START_HI14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI15 : string;
  attribute XPHYIO_MC_XMPU_START_HI15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI2 : string;
  attribute XPHYIO_MC_XMPU_START_HI2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI3 : string;
  attribute XPHYIO_MC_XMPU_START_HI3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI4 : string;
  attribute XPHYIO_MC_XMPU_START_HI4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI5 : string;
  attribute XPHYIO_MC_XMPU_START_HI5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI6 : string;
  attribute XPHYIO_MC_XMPU_START_HI6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI7 : string;
  attribute XPHYIO_MC_XMPU_START_HI7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI8 : string;
  attribute XPHYIO_MC_XMPU_START_HI8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI9 : string;
  attribute XPHYIO_MC_XMPU_START_HI9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO0 : string;
  attribute XPHYIO_MC_XMPU_START_LO0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO1 : string;
  attribute XPHYIO_MC_XMPU_START_LO1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO10 : string;
  attribute XPHYIO_MC_XMPU_START_LO10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO11 : string;
  attribute XPHYIO_MC_XMPU_START_LO11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO12 : string;
  attribute XPHYIO_MC_XMPU_START_LO12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO13 : string;
  attribute XPHYIO_MC_XMPU_START_LO13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO14 : string;
  attribute XPHYIO_MC_XMPU_START_LO14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO15 : string;
  attribute XPHYIO_MC_XMPU_START_LO15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO2 : string;
  attribute XPHYIO_MC_XMPU_START_LO2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO3 : string;
  attribute XPHYIO_MC_XMPU_START_LO3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO4 : string;
  attribute XPHYIO_MC_XMPU_START_LO4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO5 : string;
  attribute XPHYIO_MC_XMPU_START_LO5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO6 : string;
  attribute XPHYIO_MC_XMPU_START_LO6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO7 : string;
  attribute XPHYIO_MC_XMPU_START_LO7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO8 : string;
  attribute XPHYIO_MC_XMPU_START_LO8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO9 : string;
  attribute XPHYIO_MC_XMPU_START_LO9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD of inst : label is "1024";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE of inst : label is "213.750000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL of inst : label is "0x3";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE of inst : label is "0.000000";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL of inst : label is "0x1";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN of inst : label is "FALSE";
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 of inst : label is "12";
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 of inst : label is "15";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 of inst : label is "FALSE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_MODE : string;
  attribute XPHYIO_MC_XPLL_MODE of inst : label is "VarRxVarTx";
  attribute XPHYIO_MC_ZQCS_FREQUENCY : string;
  attribute XPHYIO_MC_ZQCS_FREQUENCY of inst : label is "true";
  attribute XPHYIO_MC_ZQCS_PIN : string;
  attribute XPHYIO_MC_ZQCS_PIN of inst : label is "true";
  attribute XPHYIO_MC_ZQINTVL : string;
  attribute XPHYIO_MC_ZQINTVL of inst : label is "350";
  attribute XPHYIO_NUM_MC : string;
  attribute XPHYIO_NUM_MC of inst : label is "2";
  attribute XPHYIO_PHY_IP_INST_NAME : string;
  attribute XPHYIO_PHY_IP_INST_NAME of inst : label is "noc_ddr4_phy";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR of inst : label is "0x00010100";
  attribute X_VERSAL_IO_FLOW : string;
  attribute X_VERSAL_IO_FLOW of inst : label is "xilinx.com:ip:noc_mc_ddr4_phy:1.0";
begin
inst: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0_wrapper
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0 is
  port (
    from_noc_0 : in STD_LOGIC;
    from_noc_1 : in STD_LOGIC;
    from_noc_2 : in STD_LOGIC;
    from_noc_3 : in STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    ch0_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_lpddr4_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_lpddr4_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_lpddr4_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_lpddr4_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    noc2dmc_valid_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_0 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_0 : in STD_LOGIC;
    dmc2noc_credit_rtn_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_1 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_1 : in STD_LOGIC;
    dmc2noc_credit_rtn_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_2 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_2 : in STD_LOGIC;
    dmc2noc_credit_rtn_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_valid_in_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    noc2dmc_data_in_3 : in STD_LOGIC_VECTOR ( 181 downto 0 );
    noc2dmc_credit_rdy_3 : in STD_LOGIC;
    dmc2noc_credit_rtn_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_0 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_0 : out STD_LOGIC;
    noc2dmc_credit_rtn_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_1 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_1 : out STD_LOGIC;
    noc2dmc_credit_rtn_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_2 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_2 : out STD_LOGIC;
    noc2dmc_credit_rtn_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_valid_out_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmc2noc_data_out_3 : out STD_LOGIC_VECTOR ( 181 downto 0 );
    dmc2noc_credit_rdy_3 : out STD_LOGIC;
    noc2dmc_credit_rtn_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0 : entity is "bd_28ba_MC1_ddrc_0";
end vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0 is
  attribute DC_CMD_CREDITS : integer;
  attribute DC_CMD_CREDITS of inst : label is 680;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_NPP_MONITOR : string;
  attribute EN_NPP_MONITOR of inst : label is "1'b0";
  attribute EXMON_CLR_EXE : integer;
  attribute EXMON_CLR_EXE of inst : label is 256;
  attribute NOC_FREQ : integer;
  attribute NOC_FREQ of inst : label is 1000;
  attribute NPI_REG_DDRMC_NSU_0_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_0_ING : integer;
  attribute NPI_REG_DDRMC_NSU_0_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_0_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_1_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_1_ING : integer;
  attribute NPI_REG_DDRMC_NSU_1_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_1_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_2_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_2_ING : integer;
  attribute NPI_REG_DDRMC_NSU_2_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_2_W_EGR of inst : label is 65792;
  attribute NPI_REG_DDRMC_NSU_3_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_EGR of inst : label is 4666896;
  attribute NPI_REG_DDRMC_NSU_3_ING : integer;
  attribute NPI_REG_DDRMC_NSU_3_ING of inst : label is 72564993;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_R_EGR of inst : label is 16843008;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR : integer;
  attribute NPI_REG_DDRMC_NSU_3_W_EGR of inst : label is 65792;
  attribute REG_ADEC0 : integer;
  attribute REG_ADEC0 of inst : label is 20480;
  attribute REG_ADEC1 : integer;
  attribute REG_ADEC1 of inst : label is 20480;
  attribute REG_ADEC2 : integer;
  attribute REG_ADEC2 of inst : label is 0;
  attribute REG_ADEC3 : integer;
  attribute REG_ADEC3 of inst : label is 0;
  attribute REG_CMDQ_BER_RATE_CTRL : integer;
  attribute REG_CMDQ_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_BEW_RATE_CTRL : integer;
  attribute REG_CMDQ_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_CTRL0 : integer;
  attribute REG_CMDQ_CTRL0 of inst : label is 17318416;
  attribute REG_CMDQ_CTRL1 : integer;
  attribute REG_CMDQ_CTRL1 of inst : label is 17318416;
  attribute REG_CMDQ_ISR_RATE_CTRL : integer;
  attribute REG_CMDQ_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_ISW_RATE_CTRL : integer;
  attribute REG_CMDQ_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_CMDQ_LLR_RATE_CTRL : integer;
  attribute REG_CMDQ_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_NSU0_PORT : integer;
  attribute REG_NSU0_PORT of inst : label is 1152;
  attribute REG_NSU1_PORT : integer;
  attribute REG_NSU1_PORT of inst : label is 1216;
  attribute REG_NSU2_PORT : integer;
  attribute REG_NSU2_PORT of inst : label is 1280;
  attribute REG_NSU3_PORT : integer;
  attribute REG_NSU3_PORT of inst : label is 1344;
  attribute REG_P0_BER_RATE_CTRL : integer;
  attribute REG_P0_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_BEW_RATE_CTRL : integer;
  attribute REG_P0_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_ISR_RATE_CTRL : integer;
  attribute REG_P0_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_ISW_RATE_CTRL : integer;
  attribute REG_P0_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P0_LLR_RATE_CTRL : integer;
  attribute REG_P0_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_BER_RATE_CTRL : integer;
  attribute REG_P1_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_BEW_RATE_CTRL : integer;
  attribute REG_P1_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_ISR_RATE_CTRL : integer;
  attribute REG_P1_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_ISW_RATE_CTRL : integer;
  attribute REG_P1_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P1_LLR_RATE_CTRL : integer;
  attribute REG_P1_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_BER_RATE_CTRL : integer;
  attribute REG_P2_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_BEW_RATE_CTRL : integer;
  attribute REG_P2_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_ISR_RATE_CTRL : integer;
  attribute REG_P2_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_ISW_RATE_CTRL : integer;
  attribute REG_P2_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P2_LLR_RATE_CTRL : integer;
  attribute REG_P2_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_BER_RATE_CTRL : integer;
  attribute REG_P3_BER_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_BEW_RATE_CTRL : integer;
  attribute REG_P3_BEW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_ISR_RATE_CTRL : integer;
  attribute REG_P3_ISR_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_ISW_RATE_CTRL : integer;
  attribute REG_P3_ISW_RATE_CTRL of inst : label is 4193295;
  attribute REG_P3_LLR_RATE_CTRL : integer;
  attribute REG_P3_LLR_RATE_CTRL of inst : label is 4193295;
  attribute REG_PINOUT : integer;
  attribute REG_PINOUT of inst : label is 0;
  attribute REG_QOS0 : integer;
  attribute REG_QOS0 of inst : label is 1966560;
  attribute REG_QOS1 : integer;
  attribute REG_QOS1 of inst : label is 267388932;
  attribute REG_QOS2 : integer;
  attribute REG_QOS2 of inst : label is 261122;
  attribute REG_QOS_RATE_CTRL_SCALE : integer;
  attribute REG_QOS_RATE_CTRL_SCALE of inst : label is 0;
  attribute REG_QOS_TIMEOUT0 : integer;
  attribute REG_QOS_TIMEOUT0 of inst : label is 4329604;
  attribute REG_QOS_TIMEOUT1 : integer;
  attribute REG_QOS_TIMEOUT1 of inst : label is -1145324613;
  attribute REG_QOS_TIMEOUT2 : integer;
  attribute REG_QOS_TIMEOUT2 of inst : label is 187;
  attribute REG_RATE_CTRL_SCALE : integer;
  attribute REG_RATE_CTRL_SCALE of inst : label is 0;
  attribute REG_RD_DRR_TKN_P0 : integer;
  attribute REG_RD_DRR_TKN_P0 of inst : label is 16712708;
  attribute REG_RD_DRR_TKN_P1 : integer;
  attribute REG_RD_DRR_TKN_P1 of inst : label is 15991812;
  attribute REG_RD_DRR_TKN_P2 : integer;
  attribute REG_RD_DRR_TKN_P2 of inst : label is 15991812;
  attribute REG_RD_DRR_TKN_P3 : integer;
  attribute REG_RD_DRR_TKN_P3 of inst : label is 15991812;
  attribute REG_WR_DRR_TKN_P0 : integer;
  attribute REG_WR_DRR_TKN_P0 of inst : label is 65284;
  attribute REG_WR_DRR_TKN_P1 : integer;
  attribute REG_WR_DRR_TKN_P1 of inst : label is 62468;
  attribute REG_WR_DRR_TKN_P2 : integer;
  attribute REG_WR_DRR_TKN_P2 of inst : label is 62468;
  attribute REG_WR_DRR_TKN_P3 : integer;
  attribute REG_WR_DRR_TKN_P3 of inst : label is 62468;
  attribute TCK : integer;
  attribute TCK of inst : label is 628;
  attribute UB_CLK_MUX : integer;
  attribute UB_CLK_MUX of inst : label is 0;
  attribute VERBOSITY_EN : integer;
  attribute VERBOSITY_EN of inst : label is 0;
  attribute XMPU_CONFIG0 : integer;
  attribute XMPU_CONFIG0 of inst : label is 8;
  attribute XMPU_CONFIG1 : integer;
  attribute XMPU_CONFIG1 of inst : label is 8;
  attribute XMPU_CONFIG10 : integer;
  attribute XMPU_CONFIG10 of inst : label is 8;
  attribute XMPU_CONFIG11 : integer;
  attribute XMPU_CONFIG11 of inst : label is 8;
  attribute XMPU_CONFIG12 : integer;
  attribute XMPU_CONFIG12 of inst : label is 8;
  attribute XMPU_CONFIG13 : integer;
  attribute XMPU_CONFIG13 of inst : label is 8;
  attribute XMPU_CONFIG14 : integer;
  attribute XMPU_CONFIG14 of inst : label is 8;
  attribute XMPU_CONFIG15 : integer;
  attribute XMPU_CONFIG15 of inst : label is 8;
  attribute XMPU_CONFIG2 : integer;
  attribute XMPU_CONFIG2 of inst : label is 8;
  attribute XMPU_CONFIG3 : integer;
  attribute XMPU_CONFIG3 of inst : label is 8;
  attribute XMPU_CONFIG4 : integer;
  attribute XMPU_CONFIG4 of inst : label is 8;
  attribute XMPU_CONFIG5 : integer;
  attribute XMPU_CONFIG5 of inst : label is 8;
  attribute XMPU_CONFIG6 : integer;
  attribute XMPU_CONFIG6 of inst : label is 8;
  attribute XMPU_CONFIG7 : integer;
  attribute XMPU_CONFIG7 of inst : label is 8;
  attribute XMPU_CONFIG8 : integer;
  attribute XMPU_CONFIG8 of inst : label is 8;
  attribute XMPU_CONFIG9 : integer;
  attribute XMPU_CONFIG9 of inst : label is 8;
  attribute XMPU_CTRL : integer;
  attribute XMPU_CTRL of inst : label is 11;
  attribute XMPU_END_HI0 : integer;
  attribute XMPU_END_HI0 of inst : label is 0;
  attribute XMPU_END_HI1 : integer;
  attribute XMPU_END_HI1 of inst : label is 0;
  attribute XMPU_END_HI10 : integer;
  attribute XMPU_END_HI10 of inst : label is 0;
  attribute XMPU_END_HI11 : integer;
  attribute XMPU_END_HI11 of inst : label is 0;
  attribute XMPU_END_HI12 : integer;
  attribute XMPU_END_HI12 of inst : label is 0;
  attribute XMPU_END_HI13 : integer;
  attribute XMPU_END_HI13 of inst : label is 0;
  attribute XMPU_END_HI14 : integer;
  attribute XMPU_END_HI14 of inst : label is 0;
  attribute XMPU_END_HI15 : integer;
  attribute XMPU_END_HI15 of inst : label is 0;
  attribute XMPU_END_HI2 : integer;
  attribute XMPU_END_HI2 of inst : label is 0;
  attribute XMPU_END_HI3 : integer;
  attribute XMPU_END_HI3 of inst : label is 0;
  attribute XMPU_END_HI4 : integer;
  attribute XMPU_END_HI4 of inst : label is 0;
  attribute XMPU_END_HI5 : integer;
  attribute XMPU_END_HI5 of inst : label is 0;
  attribute XMPU_END_HI6 : integer;
  attribute XMPU_END_HI6 of inst : label is 0;
  attribute XMPU_END_HI7 : integer;
  attribute XMPU_END_HI7 of inst : label is 0;
  attribute XMPU_END_HI8 : integer;
  attribute XMPU_END_HI8 of inst : label is 0;
  attribute XMPU_END_HI9 : integer;
  attribute XMPU_END_HI9 of inst : label is 0;
  attribute XMPU_END_LO0 : integer;
  attribute XMPU_END_LO0 of inst : label is 0;
  attribute XMPU_END_LO1 : integer;
  attribute XMPU_END_LO1 of inst : label is 0;
  attribute XMPU_END_LO10 : integer;
  attribute XMPU_END_LO10 of inst : label is 0;
  attribute XMPU_END_LO11 : integer;
  attribute XMPU_END_LO11 of inst : label is 0;
  attribute XMPU_END_LO12 : integer;
  attribute XMPU_END_LO12 of inst : label is 0;
  attribute XMPU_END_LO13 : integer;
  attribute XMPU_END_LO13 of inst : label is 0;
  attribute XMPU_END_LO14 : integer;
  attribute XMPU_END_LO14 of inst : label is 0;
  attribute XMPU_END_LO15 : integer;
  attribute XMPU_END_LO15 of inst : label is 0;
  attribute XMPU_END_LO2 : integer;
  attribute XMPU_END_LO2 of inst : label is 0;
  attribute XMPU_END_LO3 : integer;
  attribute XMPU_END_LO3 of inst : label is 0;
  attribute XMPU_END_LO4 : integer;
  attribute XMPU_END_LO4 of inst : label is 0;
  attribute XMPU_END_LO5 : integer;
  attribute XMPU_END_LO5 of inst : label is 0;
  attribute XMPU_END_LO6 : integer;
  attribute XMPU_END_LO6 of inst : label is 0;
  attribute XMPU_END_LO7 : integer;
  attribute XMPU_END_LO7 of inst : label is 0;
  attribute XMPU_END_LO8 : integer;
  attribute XMPU_END_LO8 of inst : label is 0;
  attribute XMPU_END_LO9 : integer;
  attribute XMPU_END_LO9 of inst : label is 0;
  attribute XMPU_MASTER0 : integer;
  attribute XMPU_MASTER0 of inst : label is 0;
  attribute XMPU_MASTER1 : integer;
  attribute XMPU_MASTER1 of inst : label is 0;
  attribute XMPU_MASTER10 : integer;
  attribute XMPU_MASTER10 of inst : label is 0;
  attribute XMPU_MASTER11 : integer;
  attribute XMPU_MASTER11 of inst : label is 0;
  attribute XMPU_MASTER12 : integer;
  attribute XMPU_MASTER12 of inst : label is 0;
  attribute XMPU_MASTER13 : integer;
  attribute XMPU_MASTER13 of inst : label is 0;
  attribute XMPU_MASTER14 : integer;
  attribute XMPU_MASTER14 of inst : label is 0;
  attribute XMPU_MASTER15 : integer;
  attribute XMPU_MASTER15 of inst : label is 0;
  attribute XMPU_MASTER2 : integer;
  attribute XMPU_MASTER2 of inst : label is 0;
  attribute XMPU_MASTER3 : integer;
  attribute XMPU_MASTER3 of inst : label is 0;
  attribute XMPU_MASTER4 : integer;
  attribute XMPU_MASTER4 of inst : label is 0;
  attribute XMPU_MASTER5 : integer;
  attribute XMPU_MASTER5 of inst : label is 0;
  attribute XMPU_MASTER6 : integer;
  attribute XMPU_MASTER6 of inst : label is 0;
  attribute XMPU_MASTER7 : integer;
  attribute XMPU_MASTER7 of inst : label is 0;
  attribute XMPU_MASTER8 : integer;
  attribute XMPU_MASTER8 of inst : label is 0;
  attribute XMPU_MASTER9 : integer;
  attribute XMPU_MASTER9 of inst : label is 0;
  attribute XMPU_START_HI0 : integer;
  attribute XMPU_START_HI0 of inst : label is 0;
  attribute XMPU_START_HI1 : integer;
  attribute XMPU_START_HI1 of inst : label is 0;
  attribute XMPU_START_HI10 : integer;
  attribute XMPU_START_HI10 of inst : label is 0;
  attribute XMPU_START_HI11 : integer;
  attribute XMPU_START_HI11 of inst : label is 0;
  attribute XMPU_START_HI12 : integer;
  attribute XMPU_START_HI12 of inst : label is 0;
  attribute XMPU_START_HI13 : integer;
  attribute XMPU_START_HI13 of inst : label is 0;
  attribute XMPU_START_HI14 : integer;
  attribute XMPU_START_HI14 of inst : label is 0;
  attribute XMPU_START_HI15 : integer;
  attribute XMPU_START_HI15 of inst : label is 0;
  attribute XMPU_START_HI2 : integer;
  attribute XMPU_START_HI2 of inst : label is 0;
  attribute XMPU_START_HI3 : integer;
  attribute XMPU_START_HI3 of inst : label is 0;
  attribute XMPU_START_HI4 : integer;
  attribute XMPU_START_HI4 of inst : label is 0;
  attribute XMPU_START_HI5 : integer;
  attribute XMPU_START_HI5 of inst : label is 0;
  attribute XMPU_START_HI6 : integer;
  attribute XMPU_START_HI6 of inst : label is 0;
  attribute XMPU_START_HI7 : integer;
  attribute XMPU_START_HI7 of inst : label is 0;
  attribute XMPU_START_HI8 : integer;
  attribute XMPU_START_HI8 of inst : label is 0;
  attribute XMPU_START_HI9 : integer;
  attribute XMPU_START_HI9 of inst : label is 0;
  attribute XMPU_START_LO0 : integer;
  attribute XMPU_START_LO0 of inst : label is 0;
  attribute XMPU_START_LO1 : integer;
  attribute XMPU_START_LO1 of inst : label is 0;
  attribute XMPU_START_LO10 : integer;
  attribute XMPU_START_LO10 of inst : label is 0;
  attribute XMPU_START_LO11 : integer;
  attribute XMPU_START_LO11 of inst : label is 0;
  attribute XMPU_START_LO12 : integer;
  attribute XMPU_START_LO12 of inst : label is 0;
  attribute XMPU_START_LO13 : integer;
  attribute XMPU_START_LO13 of inst : label is 0;
  attribute XMPU_START_LO14 : integer;
  attribute XMPU_START_LO14 of inst : label is 0;
  attribute XMPU_START_LO15 : integer;
  attribute XMPU_START_LO15 of inst : label is 0;
  attribute XMPU_START_LO2 : integer;
  attribute XMPU_START_LO2 of inst : label is 0;
  attribute XMPU_START_LO3 : integer;
  attribute XMPU_START_LO3 of inst : label is 0;
  attribute XMPU_START_LO4 : integer;
  attribute XMPU_START_LO4 of inst : label is 0;
  attribute XMPU_START_LO5 : integer;
  attribute XMPU_START_LO5 of inst : label is 0;
  attribute XMPU_START_LO6 : integer;
  attribute XMPU_START_LO6 of inst : label is 0;
  attribute XMPU_START_LO7 : integer;
  attribute XMPU_START_LO7 of inst : label is 0;
  attribute XMPU_START_LO8 : integer;
  attribute XMPU_START_LO8 of inst : label is 0;
  attribute XMPU_START_LO9 : integer;
  attribute XMPU_START_LO9 of inst : label is 0;
  attribute XPHYIO_CONTROLLERTYPE : string;
  attribute XPHYIO_CONTROLLERTYPE of inst : label is "LPDDR4_SDRAM";
  attribute XPHYIO_Component_Name : string;
  attribute XPHYIO_Component_Name of inst : label is "bd_28ba_MC1_ddrc_0";
  attribute XPHYIO_MC_ADDRESSMAP : string;
  attribute XPHYIO_MC_ADDRESSMAP of inst : label is "ROW_COLUMN_BANK";
  attribute XPHYIO_MC_ADDR_BIT0 : string;
  attribute XPHYIO_MC_ADDR_BIT0 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT1 : string;
  attribute XPHYIO_MC_ADDR_BIT1 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT10 : string;
  attribute XPHYIO_MC_ADDR_BIT10 of inst : label is "CA7";
  attribute XPHYIO_MC_ADDR_BIT11 : string;
  attribute XPHYIO_MC_ADDR_BIT11 of inst : label is "CA8";
  attribute XPHYIO_MC_ADDR_BIT12 : string;
  attribute XPHYIO_MC_ADDR_BIT12 of inst : label is "CA9";
  attribute XPHYIO_MC_ADDR_BIT13 : string;
  attribute XPHYIO_MC_ADDR_BIT13 of inst : label is "BA0";
  attribute XPHYIO_MC_ADDR_BIT14 : string;
  attribute XPHYIO_MC_ADDR_BIT14 of inst : label is "BA1";
  attribute XPHYIO_MC_ADDR_BIT15 : string;
  attribute XPHYIO_MC_ADDR_BIT15 of inst : label is "BA2";
  attribute XPHYIO_MC_ADDR_BIT16 : string;
  attribute XPHYIO_MC_ADDR_BIT16 of inst : label is "RA0";
  attribute XPHYIO_MC_ADDR_BIT17 : string;
  attribute XPHYIO_MC_ADDR_BIT17 of inst : label is "RA1";
  attribute XPHYIO_MC_ADDR_BIT18 : string;
  attribute XPHYIO_MC_ADDR_BIT18 of inst : label is "RA2";
  attribute XPHYIO_MC_ADDR_BIT19 : string;
  attribute XPHYIO_MC_ADDR_BIT19 of inst : label is "RA3";
  attribute XPHYIO_MC_ADDR_BIT2 : string;
  attribute XPHYIO_MC_ADDR_BIT2 of inst : label is "CA0";
  attribute XPHYIO_MC_ADDR_BIT20 : string;
  attribute XPHYIO_MC_ADDR_BIT20 of inst : label is "RA4";
  attribute XPHYIO_MC_ADDR_BIT21 : string;
  attribute XPHYIO_MC_ADDR_BIT21 of inst : label is "RA5";
  attribute XPHYIO_MC_ADDR_BIT22 : string;
  attribute XPHYIO_MC_ADDR_BIT22 of inst : label is "RA6";
  attribute XPHYIO_MC_ADDR_BIT23 : string;
  attribute XPHYIO_MC_ADDR_BIT23 of inst : label is "RA7";
  attribute XPHYIO_MC_ADDR_BIT24 : string;
  attribute XPHYIO_MC_ADDR_BIT24 of inst : label is "RA8";
  attribute XPHYIO_MC_ADDR_BIT25 : string;
  attribute XPHYIO_MC_ADDR_BIT25 of inst : label is "RA9";
  attribute XPHYIO_MC_ADDR_BIT26 : string;
  attribute XPHYIO_MC_ADDR_BIT26 of inst : label is "RA10";
  attribute XPHYIO_MC_ADDR_BIT27 : string;
  attribute XPHYIO_MC_ADDR_BIT27 of inst : label is "RA11";
  attribute XPHYIO_MC_ADDR_BIT28 : string;
  attribute XPHYIO_MC_ADDR_BIT28 of inst : label is "RA12";
  attribute XPHYIO_MC_ADDR_BIT29 : string;
  attribute XPHYIO_MC_ADDR_BIT29 of inst : label is "RA13";
  attribute XPHYIO_MC_ADDR_BIT3 : string;
  attribute XPHYIO_MC_ADDR_BIT3 of inst : label is "CA1";
  attribute XPHYIO_MC_ADDR_BIT30 : string;
  attribute XPHYIO_MC_ADDR_BIT30 of inst : label is "RA14";
  attribute XPHYIO_MC_ADDR_BIT31 : string;
  attribute XPHYIO_MC_ADDR_BIT31 of inst : label is "RA15";
  attribute XPHYIO_MC_ADDR_BIT32 : string;
  attribute XPHYIO_MC_ADDR_BIT32 of inst : label is "CH_SEL";
  attribute XPHYIO_MC_ADDR_BIT33 : string;
  attribute XPHYIO_MC_ADDR_BIT33 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT34 : string;
  attribute XPHYIO_MC_ADDR_BIT34 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT35 : string;
  attribute XPHYIO_MC_ADDR_BIT35 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT36 : string;
  attribute XPHYIO_MC_ADDR_BIT36 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT37 : string;
  attribute XPHYIO_MC_ADDR_BIT37 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT38 : string;
  attribute XPHYIO_MC_ADDR_BIT38 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT39 : string;
  attribute XPHYIO_MC_ADDR_BIT39 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT4 : string;
  attribute XPHYIO_MC_ADDR_BIT4 of inst : label is "CA2";
  attribute XPHYIO_MC_ADDR_BIT40 : string;
  attribute XPHYIO_MC_ADDR_BIT40 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT41 : string;
  attribute XPHYIO_MC_ADDR_BIT41 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT42 : string;
  attribute XPHYIO_MC_ADDR_BIT42 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT43 : string;
  attribute XPHYIO_MC_ADDR_BIT43 of inst : label is "NA";
  attribute XPHYIO_MC_ADDR_BIT5 : string;
  attribute XPHYIO_MC_ADDR_BIT5 of inst : label is "CA3";
  attribute XPHYIO_MC_ADDR_BIT6 : string;
  attribute XPHYIO_MC_ADDR_BIT6 of inst : label is "CA4";
  attribute XPHYIO_MC_ADDR_BIT7 : string;
  attribute XPHYIO_MC_ADDR_BIT7 of inst : label is "NC";
  attribute XPHYIO_MC_ADDR_BIT8 : string;
  attribute XPHYIO_MC_ADDR_BIT8 of inst : label is "CA5";
  attribute XPHYIO_MC_ADDR_BIT9 : string;
  attribute XPHYIO_MC_ADDR_BIT9 of inst : label is "CA6";
  attribute XPHYIO_MC_ADDR_WIDTH : string;
  attribute XPHYIO_MC_ADDR_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_ADD_CMD_DELAY_EN of inst : label is "Disable";
  attribute XPHYIO_MC_ATTR_FILE : string;
  attribute XPHYIO_MC_ATTR_FILE of inst : label is "nocattrs.dat";
  attribute XPHYIO_MC_BA_WIDTH : string;
  attribute XPHYIO_MC_BA_WIDTH of inst : label is "3";
  attribute XPHYIO_MC_BG_WIDTH : string;
  attribute XPHYIO_MC_BG_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_BURST_LENGTH : string;
  attribute XPHYIO_MC_BURST_LENGTH of inst : label is "16";
  attribute XPHYIO_MC_CASLATENCY : string;
  attribute XPHYIO_MC_CASLATENCY of inst : label is "36";
  attribute XPHYIO_MC_CASWRITELATENCY : string;
  attribute XPHYIO_MC_CASWRITELATENCY of inst : label is "18";
  attribute XPHYIO_MC_CA_MIRROR : string;
  attribute XPHYIO_MC_CA_MIRROR of inst : label is "false";
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_ACT_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_10 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_11 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_12 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_13 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_14 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_15 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_16 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_17 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_4 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_5 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_6 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_7 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_8 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH0_DDR4_ADDR_SKEW_9 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BA_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_BG_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CKE_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CK_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_CS_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_LR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH0_DDR4_ODT_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH0_DDR4_PAR_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHA_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH0_LP4_CHB_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_ACT_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_10 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_11 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_12 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_13 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_14 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_15 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_16 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_17 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_4 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_5 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_6 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_7 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_8 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 : string;
  attribute XPHYIO_MC_CH1_DDR4_ADDR_SKEW_9 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BA_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_BG_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CKE_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CK_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_CS_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_LR_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_0 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_1 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_2 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 : string;
  attribute XPHYIO_MC_CH1_DDR4_ODT_SKEW_3 of inst : label is "0";
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW : string;
  attribute XPHYIO_MC_CH1_DDR4_PAR_SKEW of inst : label is "0";
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHA_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE : string;
  attribute XPHYIO_MC_CH1_LP4_CHB_ENABLE of inst : label is "true";
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING : string;
  attribute XPHYIO_MC_CHANNEL_INTERLEAVING of inst : label is "false";
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE : string;
  attribute XPHYIO_MC_CH_INTERLEAVING_SIZE of inst : label is "NONE";
  attribute XPHYIO_MC_CKE_WIDTH : string;
  attribute XPHYIO_MC_CKE_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_CK_WIDTH : string;
  attribute XPHYIO_MC_CK_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_CLA : string;
  attribute XPHYIO_MC_CLA of inst : label is "0";
  attribute XPHYIO_MC_CLAMSHELL : string;
  attribute XPHYIO_MC_CLAMSHELL of inst : label is "false";
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH : string;
  attribute XPHYIO_MC_COLUMNADDRESSWIDTH of inst : label is "10";
  attribute XPHYIO_MC_COMPONENT_DENSITY : string;
  attribute XPHYIO_MC_COMPONENT_DENSITY of inst : label is "16Gb";
  attribute XPHYIO_MC_COMPONENT_NAME : string;
  attribute XPHYIO_MC_COMPONENT_NAME of inst : label is "bd_28ba_MC1_ddrc_0";
  attribute XPHYIO_MC_COMPONENT_WIDTH : string;
  attribute XPHYIO_MC_COMPONENT_WIDTH of inst : label is "x32";
  attribute XPHYIO_MC_CONFIG_NUM : string;
  attribute XPHYIO_MC_CONFIG_NUM of inst : label is "config26";
  attribute XPHYIO_MC_CS_WIDTH : string;
  attribute XPHYIO_MC_CS_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_DATAWIDTH : string;
  attribute XPHYIO_MC_DATAWIDTH of inst : label is "32";
  attribute XPHYIO_MC_DB_F0BC00 : string;
  attribute XPHYIO_MC_DB_F0BC00 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC01 : string;
  attribute XPHYIO_MC_DB_F0BC01 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC02 : string;
  attribute XPHYIO_MC_DB_F0BC02 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC03 : string;
  attribute XPHYIO_MC_DB_F0BC03 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC04 : string;
  attribute XPHYIO_MC_DB_F0BC04 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC05 : string;
  attribute XPHYIO_MC_DB_F0BC05 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC06 : string;
  attribute XPHYIO_MC_DB_F0BC06 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC0A : string;
  attribute XPHYIO_MC_DB_F0BC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F0BC6X : string;
  attribute XPHYIO_MC_DB_F0BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F1BC0A : string;
  attribute XPHYIO_MC_DB_F1BC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F1BC6X : string;
  attribute XPHYIO_MC_DB_F1BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F5BC5X : string;
  attribute XPHYIO_MC_DB_F5BC5X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F5BC6X : string;
  attribute XPHYIO_MC_DB_F5BC6X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_F6BC4X : string;
  attribute XPHYIO_MC_DB_F6BC4X of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F0 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F0 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F5 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F5 of inst : label is "0x0000";
  attribute XPHYIO_MC_DB_FXBC7X_F6 : string;
  attribute XPHYIO_MC_DB_FXBC7X_F6 of inst : label is "0x0000";
  attribute XPHYIO_MC_DC_CMD_CREDITS : string;
  attribute XPHYIO_MC_DC_CMD_CREDITS of inst : label is "0x000002a8";
  attribute XPHYIO_MC_DDR4_2T : string;
  attribute XPHYIO_MC_DDR4_2T of inst : label is "Enable";
  attribute XPHYIO_MC_DDR4_ADDR_BIT : string;
  attribute XPHYIO_MC_DDR4_ADDR_BIT of inst : label is "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,NC,CA4,CA3,CA2,CA1,CA0,NC,NC";
  attribute XPHYIO_MC_DDR4_CTLE : string;
  attribute XPHYIO_MC_DDR4_CTLE of inst : label is "000";
  attribute XPHYIO_MC_DDR4_MIGRATION : string;
  attribute XPHYIO_MC_DDR4_MIGRATION of inst : label is "false";
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT : string;
  attribute XPHYIO_MC_DDR_INIT_TIMEOUT of inst : label is "0x00036330";
  attribute XPHYIO_MC_DEVICE_TYPE : string;
  attribute XPHYIO_MC_DEVICE_TYPE of inst : label is "S80";
  attribute XPHYIO_MC_DISABLE_DATA_CHECK : string;
  attribute XPHYIO_MC_DISABLE_DATA_CHECK of inst : label is "1";
  attribute XPHYIO_MC_DM_WIDTH : string;
  attribute XPHYIO_MC_DM_WIDTH of inst : label is "4";
  attribute XPHYIO_MC_DQS_WIDTH : string;
  attribute XPHYIO_MC_DQS_WIDTH of inst : label is "4";
  attribute XPHYIO_MC_DQ_WIDTH : string;
  attribute XPHYIO_MC_DQ_WIDTH of inst : label is "32";
  attribute XPHYIO_MC_ECC : string;
  attribute XPHYIO_MC_ECC of inst : label is "false";
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD : string;
  attribute XPHYIO_MC_ECC_SCRUB_PERIOD of inst : label is "0x004C4C";
  attribute XPHYIO_MC_ECC_SCRUB_SIZE : string;
  attribute XPHYIO_MC_ECC_SCRUB_SIZE of inst : label is "4096";
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING : string;
  attribute XPHYIO_MC_EN_BACKGROUND_SCRUBBING of inst : label is "true";
  attribute XPHYIO_MC_EN_ECC_SCRUBBING : string;
  attribute XPHYIO_MC_EN_ECC_SCRUBBING of inst : label is "false";
  attribute XPHYIO_MC_EN_INTR_RESP : string;
  attribute XPHYIO_MC_EN_INTR_RESP of inst : label is "FALSE";
  attribute XPHYIO_MC_EN_NPP_MONITOR : string;
  attribute XPHYIO_MC_EN_NPP_MONITOR of inst : label is "1";
  attribute XPHYIO_MC_EXMON_CLR_EXE : string;
  attribute XPHYIO_MC_EXMON_CLR_EXE of inst : label is "0x00000100";
  attribute XPHYIO_MC_EXTENDED_WDQS : string;
  attribute XPHYIO_MC_EXTENDED_WDQS of inst : label is "TRUE";
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F0_CLKFBOUT_MULT of inst : label is "39";
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT0_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT1_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT2_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUT3_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F0_CLKOUTPHY_DIVIDE of inst : label is "DIV1";
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F0_DIVCLK_DIVIDE of inst : label is "2";
  attribute XPHYIO_MC_F0_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR1 of inst : label is "0x0074";
  attribute XPHYIO_MC_F0_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR11 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR12 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR12 of inst : label is "0x004D";
  attribute XPHYIO_MC_F0_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR13 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR14 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR14 of inst : label is "0x001E";
  attribute XPHYIO_MC_F0_LPDDR4_MR15 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR15 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR16 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR16 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR17 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR17 of inst : label is "0x0000";
  attribute XPHYIO_MC_F0_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR2 of inst : label is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR20 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR20 of inst : label is "0x0055";
  attribute XPHYIO_MC_F0_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR22 of inst : label is "0x0006";
  attribute XPHYIO_MC_F0_LPDDR4_MR23 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR23 of inst : label is "0x003F";
  attribute XPHYIO_MC_F0_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F0_LPDDR4_MR3 of inst : label is "0x0031";
  attribute XPHYIO_MC_F0_MR0 : string;
  attribute XPHYIO_MC_F0_MR0 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR1 : string;
  attribute XPHYIO_MC_F0_MR1 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR2 : string;
  attribute XPHYIO_MC_F0_MR2 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR3 : string;
  attribute XPHYIO_MC_F0_MR3 of inst : label is "0x0000020";
  attribute XPHYIO_MC_F0_MR4 : string;
  attribute XPHYIO_MC_F0_MR4 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR5 : string;
  attribute XPHYIO_MC_F0_MR5 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_MR6 : string;
  attribute XPHYIO_MC_F0_MR6 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F0_PLL0_CLKOUT0_NS of inst : label is "1.024000";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN : string;
  attribute XPHYIO_MC_F1_ADD_CMD_DELAY_EN of inst : label is "Disable";
  attribute XPHYIO_MC_F1_CASLATENCY : string;
  attribute XPHYIO_MC_F1_CASLATENCY of inst : label is "36";
  attribute XPHYIO_MC_F1_CASWRITELATENCY : string;
  attribute XPHYIO_MC_F1_CASWRITELATENCY of inst : label is "18";
  attribute XPHYIO_MC_F1_CLA : string;
  attribute XPHYIO_MC_F1_CLA of inst : label is "0";
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT : string;
  attribute XPHYIO_MC_F1_CLKFBOUT_MULT of inst : label is "39";
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT0_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT1_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT2_DIVIDE of inst : label is "4";
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUT3_DIVIDE of inst : label is "1";
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE : string;
  attribute XPHYIO_MC_F1_CLKOUTPHY_DIVIDE of inst : label is "DIV1";
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE : string;
  attribute XPHYIO_MC_F1_DIVCLK_DIVIDE of inst : label is "2";
  attribute XPHYIO_MC_F1_LPDDR4_MR1 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR1 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR11 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR11 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR13 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR13 of inst : label is "0x00C0";
  attribute XPHYIO_MC_F1_LPDDR4_MR2 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR2 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR22 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR22 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_LPDDR4_MR3 : string;
  attribute XPHYIO_MC_F1_LPDDR4_MR3 of inst : label is "0x0000";
  attribute XPHYIO_MC_F1_MR0 : string;
  attribute XPHYIO_MC_F1_MR0 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR1 : string;
  attribute XPHYIO_MC_F1_MR1 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR2 : string;
  attribute XPHYIO_MC_F1_MR2 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR3 : string;
  attribute XPHYIO_MC_F1_MR3 of inst : label is "0x0000020";
  attribute XPHYIO_MC_F1_MR4 : string;
  attribute XPHYIO_MC_F1_MR4 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR5 : string;
  attribute XPHYIO_MC_F1_MR5 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_MR6 : string;
  attribute XPHYIO_MC_F1_MR6 of inst : label is "0x0000000";
  attribute XPHYIO_MC_F1_ODTLon : string;
  attribute XPHYIO_MC_F1_ODTLon of inst : label is "0";
  attribute XPHYIO_MC_F1_PARITYLATENCY : string;
  attribute XPHYIO_MC_F1_PARITYLATENCY of inst : label is "0";
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS : string;
  attribute XPHYIO_MC_F1_PLL0_CLKOUT0_NS of inst : label is "1.250000";
  attribute XPHYIO_MC_F1_RCD_DELAY : string;
  attribute XPHYIO_MC_F1_RCD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_F1_TCCD_3DS : string;
  attribute XPHYIO_MC_F1_TCCD_3DS of inst : label is "0";
  attribute XPHYIO_MC_F1_TCCD_L : string;
  attribute XPHYIO_MC_F1_TCCD_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TCKE : string;
  attribute XPHYIO_MC_F1_TCKE of inst : label is "0";
  attribute XPHYIO_MC_F1_TFAW : string;
  attribute XPHYIO_MC_F1_TFAW of inst : label is "30000";
  attribute XPHYIO_MC_F1_TFAW_nCK : string;
  attribute XPHYIO_MC_F1_TFAW_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TMOD : string;
  attribute XPHYIO_MC_F1_TMOD of inst : label is "0";
  attribute XPHYIO_MC_F1_TMRD : string;
  attribute XPHYIO_MC_F1_TMRD of inst : label is "14000";
  attribute XPHYIO_MC_F1_TMRD_nCK : string;
  attribute XPHYIO_MC_F1_TMRD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TMRW : string;
  attribute XPHYIO_MC_F1_TMRW of inst : label is "10000";
  attribute XPHYIO_MC_F1_TODTon_MIN : string;
  attribute XPHYIO_MC_F1_TODTon_MIN of inst : label is "0";
  attribute XPHYIO_MC_F1_TOSCO : string;
  attribute XPHYIO_MC_F1_TOSCO of inst : label is "0";
  attribute XPHYIO_MC_F1_TOSCO_nCK : string;
  attribute XPHYIO_MC_F1_TOSCO_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_ON of inst : label is "0";
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_F1_TPAR_ALERT_PW_MAX of inst : label is "0";
  attribute XPHYIO_MC_F1_TPDM_RD : string;
  attribute XPHYIO_MC_F1_TPDM_RD of inst : label is "0";
  attribute XPHYIO_MC_F1_TRAS : string;
  attribute XPHYIO_MC_F1_TRAS of inst : label is "42000";
  attribute XPHYIO_MC_F1_TRAS_nCK : string;
  attribute XPHYIO_MC_F1_TRAS_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRCD : string;
  attribute XPHYIO_MC_F1_TRCD of inst : label is "18000";
  attribute XPHYIO_MC_F1_TRCD_nCK : string;
  attribute XPHYIO_MC_F1_TRCD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRPAB : string;
  attribute XPHYIO_MC_F1_TRPAB of inst : label is "21000";
  attribute XPHYIO_MC_F1_TRPAB_nCK : string;
  attribute XPHYIO_MC_F1_TRPAB_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRPPB : string;
  attribute XPHYIO_MC_F1_TRPPB of inst : label is "18000";
  attribute XPHYIO_MC_F1_TRPPB_nCK : string;
  attribute XPHYIO_MC_F1_TRPPB_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD : string;
  attribute XPHYIO_MC_F1_TRRD of inst : label is "7500";
  attribute XPHYIO_MC_F1_TRRD_L : string;
  attribute XPHYIO_MC_F1_TRRD_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD_S : string;
  attribute XPHYIO_MC_F1_TRRD_S of inst : label is "0";
  attribute XPHYIO_MC_F1_TRRD_nCK : string;
  attribute XPHYIO_MC_F1_TRRD_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TRTP : string;
  attribute XPHYIO_MC_F1_TRTP of inst : label is "7500";
  attribute XPHYIO_MC_F1_TRTP_nCK : string;
  attribute XPHYIO_MC_F1_TRTP_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TWR : string;
  attribute XPHYIO_MC_F1_TWR of inst : label is "18000";
  attribute XPHYIO_MC_F1_TWR_nCK : string;
  attribute XPHYIO_MC_F1_TWR_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR : string;
  attribute XPHYIO_MC_F1_TWTR of inst : label is "10000";
  attribute XPHYIO_MC_F1_TWTR_L : string;
  attribute XPHYIO_MC_F1_TWTR_L of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR_S : string;
  attribute XPHYIO_MC_F1_TWTR_S of inst : label is "0";
  attribute XPHYIO_MC_F1_TWTR_nCK : string;
  attribute XPHYIO_MC_F1_TWTR_nCK of inst : label is "0";
  attribute XPHYIO_MC_F1_TXP : string;
  attribute XPHYIO_MC_F1_TXP of inst : label is "0";
  attribute XPHYIO_MC_F1_TZQLAT : string;
  attribute XPHYIO_MC_F1_TZQLAT of inst : label is "30000";
  attribute XPHYIO_MC_F1_TZQLAT_nCK : string;
  attribute XPHYIO_MC_F1_TZQLAT_nCK of inst : label is "0";
  attribute XPHYIO_MC_FCV_FULLCAL : string;
  attribute XPHYIO_MC_FCV_FULLCAL of inst : label is "Disable";
  attribute XPHYIO_MC_FLIPPED_PINOUT : string;
  attribute XPHYIO_MC_FLIPPED_PINOUT of inst : label is "true";
  attribute XPHYIO_MC_FREQ_PARAM : string;
  attribute XPHYIO_MC_FREQ_PARAM of inst : label is "F0";
  attribute XPHYIO_MC_FREQ_SEL : string;
  attribute XPHYIO_MC_FREQ_SEL of inst : label is "SYS_CLK_FROM_MEMORY_CLK";
  attribute XPHYIO_MC_FREQ_SWITCHING_EN : string;
  attribute XPHYIO_MC_FREQ_SWITCHING_EN of inst : label is "FALSE";
  attribute XPHYIO_MC_IBUFDISABLE : string;
  attribute XPHYIO_MC_IBUFDISABLE of inst : label is "false";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_PWR_DOWN_MODE of inst : label is "0x00000AA";
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE : string;
  attribute XPHYIO_MC_IDLE_TIME_ENTR_SELF_REF_MODE of inst : label is "0x0020000";
  attribute XPHYIO_MC_INIT_DONE_SIG_EN : string;
  attribute XPHYIO_MC_INIT_DONE_SIG_EN of inst : label is "false";
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB : string;
  attribute XPHYIO_MC_INIT_MEM_USING_ECC_SCRUB of inst : label is "false";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD of inst : label is "4992";
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK0_PERIOD_NS of inst : label is "4.992000";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD of inst : label is "2500";
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS : string;
  attribute XPHYIO_MC_INPUTCLK1_PERIOD_NS of inst : label is "2.500000";
  attribute XPHYIO_MC_INPUT_FREQUENCY0 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY0 of inst : label is "200.321000";
  attribute XPHYIO_MC_INPUT_FREQUENCY1 : string;
  attribute XPHYIO_MC_INPUT_FREQUENCY1 of inst : label is "400.000000";
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD0_FOR_OP of inst : label is "1071";
  attribute XPHYIO_MC_IP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_IP_TIMEPERIOD1 of inst : label is "512";
  attribute XPHYIO_MC_LP4_CA_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_A_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_LP4_CA_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CA_B_WIDTH of inst : label is "6";
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKE_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CKT_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_A_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_CS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_CS_B_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_A_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DMI_B_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_A_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQS_B_WIDTH of inst : label is "2";
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_A_WIDTH of inst : label is "16";
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH : string;
  attribute XPHYIO_MC_LP4_DQ_B_WIDTH of inst : label is "16";
  attribute XPHYIO_MC_LP4_OPERATING_TEMP : string;
  attribute XPHYIO_MC_LP4_OPERATING_TEMP of inst : label is "STANDARD";
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT : string;
  attribute XPHYIO_MC_LP4_PIN_EFFICIENT of inst : label is "false";
  attribute XPHYIO_MC_LP4_RESETN_WIDTH : string;
  attribute XPHYIO_MC_LP4_RESETN_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE : string;
  attribute XPHYIO_MC_LPDDR4_REFRESH_TYPE of inst : label is "ALL_BANK";
  attribute XPHYIO_MC_LR_WIDTH : string;
  attribute XPHYIO_MC_LR_WIDTH of inst : label is "1";
  attribute XPHYIO_MC_MAIN_BASE_ADDR : string;
  attribute XPHYIO_MC_MAIN_BASE_ADDR of inst : label is "0xF6150000";
  attribute XPHYIO_MC_MAIN_MODULE_NAME : string;
  attribute XPHYIO_MC_MAIN_MODULE_NAME of inst : label is "DDRMC_MAIN_0";
  attribute XPHYIO_MC_MEMORY_DEVICETYPE : string;
  attribute XPHYIO_MC_MEMORY_DEVICETYPE of inst : label is "Components";
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE : string;
  attribute XPHYIO_MC_MEMORY_SPEEDGRADE of inst : label is "LPDDR4-4267";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD0 of inst : label is "512";
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_MEMORY_TIMEPERIOD1 of inst : label is "512";
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL : string;
  attribute XPHYIO_MC_MIN_VLD_CNT_CTRL of inst : label is "false";
  attribute XPHYIO_MC_NETLIST_SIMULATION : string;
  attribute XPHYIO_MC_NETLIST_SIMULATION of inst : label is "false";
  attribute XPHYIO_MC_NOC_BASE_ADDR : string;
  attribute XPHYIO_MC_NOC_BASE_ADDR of inst : label is "0xF6070000";
  attribute XPHYIO_MC_NOC_FREQ : string;
  attribute XPHYIO_MC_NOC_FREQ of inst : label is "1000";
  attribute XPHYIO_MC_NOC_MODULE_NAME : string;
  attribute XPHYIO_MC_NOC_MODULE_NAME of inst : label is "DDRMC_NOC_0";
  attribute XPHYIO_MC_NO_CHANNELS : string;
  attribute XPHYIO_MC_NO_CHANNELS of inst : label is "Dual";
  attribute XPHYIO_MC_NUM_CK : string;
  attribute XPHYIO_MC_NUM_CK of inst : label is "1";
  attribute XPHYIO_MC_ODTLon : string;
  attribute XPHYIO_MC_ODTLon of inst : label is "8";
  attribute XPHYIO_MC_ODT_WIDTH : string;
  attribute XPHYIO_MC_ODT_WIDTH of inst : label is "0";
  attribute XPHYIO_MC_OP_TIMEPERIOD0 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD0 of inst : label is "625";
  attribute XPHYIO_MC_OP_TIMEPERIOD1 : string;
  attribute XPHYIO_MC_OP_TIMEPERIOD1 of inst : label is "625";
  attribute XPHYIO_MC_ORDERING : string;
  attribute XPHYIO_MC_ORDERING of inst : label is "Strict";
  attribute XPHYIO_MC_PARITY : string;
  attribute XPHYIO_MC_PARITY of inst : label is "false";
  attribute XPHYIO_MC_PARITYLATENCY : string;
  attribute XPHYIO_MC_PARITYLATENCY of inst : label is "0";
  attribute XPHYIO_MC_PER_RD_INTVL : string;
  attribute XPHYIO_MC_PER_RD_INTVL of inst : label is "0";
  attribute XPHYIO_MC_PIN_ARGS : string;
  attribute XPHYIO_MC_PIN_ARGS of inst : label is "CONTROLLERTYPE LPDDR4_SDRAM MC_DQ_WIDTH 32 MC_DQS_WIDTH 4 MC_DM_WIDTH 4 MC_ADDR_WIDTH 6 MC_BG_WIDTH 0 MC_BA_WIDTH 3 MC_CKE_WIDTH 0 MC_CK_WIDTH 0 MC_CS_WIDTH 1 MC_STACKHEIGHT 1 MC_LR_WIDTH 1 MC_ODT_WIDTH 0 MC_COMPONENT_WIDTH x32 MC_MEMORY_DEVICETYPE Components MC_NO_CHANNELS Dual MC_RANK 1 MC_SLOT Single MC_NUM_CK 1 MC_LP4_PIN_EFFICIENT false MC_CH0_LP4_CHA_ENABLE true MC_CH0_LP4_CHB_ENABLE true MC_CH1_LP4_CHA_ENABLE true MC_CH1_LP4_CHB_ENABLE true MC_LP4_DQ_A_WIDTH 16 MC_LP4_DQ_B_WIDTH 16 MC_LP4_DQS_A_WIDTH 2 MC_LP4_DQS_B_WIDTH 2 MC_LP4_DMI_A_WIDTH 2 MC_LP4_DMI_B_WIDTH 2 MC_LP4_CA_A_WIDTH 6 MC_LP4_CA_B_WIDTH 6 MC_LP4_CKT_A_WIDTH 1 MC_LP4_CKT_B_WIDTH 1 MC_LP4_CKE_A_WIDTH 1 MC_LP4_CKE_B_WIDTH 1 MC_LP4_CS_A_WIDTH 1 MC_LP4_CS_B_WIDTH 1 MC_LP4_RESETN_WIDTH 1 MC_PARITY false MC_WRITE_DM_DBI DM_NO_DBI MC_READ_DBI false MC_SYSTEM_CLOCK Differential MC_CONFIG_NUM config26";
  attribute XPHYIO_MC_POWERMODES : string;
  attribute XPHYIO_MC_POWERMODES of inst : label is "true";
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL : string;
  attribute XPHYIO_MC_PRE_DEF_ADDR_MAP_SEL of inst : label is "ROW_BANK_COLUMN";
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES : string;
  attribute XPHYIO_MC_PRUNECHIP_SIM_CHANGES of inst : label is "Disable";
  attribute XPHYIO_MC_RANK : string;
  attribute XPHYIO_MC_RANK of inst : label is "1";
  attribute XPHYIO_MC_RCD_DELAY : string;
  attribute XPHYIO_MC_RCD_DELAY of inst : label is "0";
  attribute XPHYIO_MC_RCD_PARITY : string;
  attribute XPHYIO_MC_RCD_PARITY of inst : label is "false";
  attribute XPHYIO_MC_READ_DBI : string;
  attribute XPHYIO_MC_READ_DBI of inst : label is "false";
  attribute XPHYIO_MC_REFRESH_RATE : string;
  attribute XPHYIO_MC_REFRESH_RATE of inst : label is "1x";
  attribute XPHYIO_MC_REFRESH_SPEED : string;
  attribute XPHYIO_MC_REFRESH_SPEED of inst : label is "1x";
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF : string;
  attribute XPHYIO_MC_REF_AND_PER_CAL_INTF of inst : label is "FALSE";
  attribute XPHYIO_MC_REGION : string;
  attribute XPHYIO_MC_REGION of inst : label is "0";
  attribute XPHYIO_MC_REGVAL_COMPARE : string;
  attribute XPHYIO_MC_REGVAL_COMPARE of inst : label is "false";
  attribute XPHYIO_MC_REG_ADEC0 : string;
  attribute XPHYIO_MC_REG_ADEC0 of inst : label is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC1 : string;
  attribute XPHYIO_MC_REG_ADEC1 of inst : label is "0x00005000";
  attribute XPHYIO_MC_REG_ADEC2 : string;
  attribute XPHYIO_MC_REG_ADEC2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_ADEC3 : string;
  attribute XPHYIO_MC_REG_ADEC3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL0 of inst : label is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 : string;
  attribute XPHYIO_MC_REG_CMDQ_CTRL1 of inst : label is "0x01084210";
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_CMDQ_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_NSU0_PORT : string;
  attribute XPHYIO_MC_REG_NSU0_PORT of inst : label is "0x00000480";
  attribute XPHYIO_MC_REG_NSU1_PORT : string;
  attribute XPHYIO_MC_REG_NSU1_PORT of inst : label is "0x000004c0";
  attribute XPHYIO_MC_REG_NSU2_PORT : string;
  attribute XPHYIO_MC_REG_NSU2_PORT of inst : label is "0x00000500";
  attribute XPHYIO_MC_REG_NSU3_PORT : string;
  attribute XPHYIO_MC_REG_NSU3_PORT of inst : label is "0x00000540";
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P0_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P1_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P2_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BER_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_BEW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_ISW_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL : string;
  attribute XPHYIO_MC_REG_P3_LLR_RATE_CTRL of inst : label is "0x003ffc0f";
  attribute XPHYIO_MC_REG_QOS0 : string;
  attribute XPHYIO_MC_REG_QOS0 of inst : label is "0x001e01e0";
  attribute XPHYIO_MC_REG_QOS1 : string;
  attribute XPHYIO_MC_REG_QOS1 of inst : label is "0x0ff00804";
  attribute XPHYIO_MC_REG_QOS2 : string;
  attribute XPHYIO_MC_REG_QOS2 of inst : label is "0x0003fc02";
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_QOS_RATE_CTRL_SCALE of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT0 of inst : label is "0x00421084";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT1 of inst : label is "0xbbbbbbbb";
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 : string;
  attribute XPHYIO_MC_REG_QOS_TIMEOUT2 of inst : label is "0x000000bb";
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE : string;
  attribute XPHYIO_MC_REG_RATE_CTRL_SCALE of inst : label is "0x00000000";
  attribute XPHYIO_MC_REG_RC00 : string;
  attribute XPHYIO_MC_REG_RC00 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC01 : string;
  attribute XPHYIO_MC_REG_RC01 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC02 : string;
  attribute XPHYIO_MC_REG_RC02 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC03 : string;
  attribute XPHYIO_MC_REG_RC03 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC03_F1 : string;
  attribute XPHYIO_MC_REG_RC03_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC04 : string;
  attribute XPHYIO_MC_REG_RC04 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC04_F1 : string;
  attribute XPHYIO_MC_REG_RC04_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC05 : string;
  attribute XPHYIO_MC_REG_RC05 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC05_F1 : string;
  attribute XPHYIO_MC_REG_RC05_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC08 : string;
  attribute XPHYIO_MC_REG_RC08 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0A : string;
  attribute XPHYIO_MC_REG_RC0A of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0A_F1 : string;
  attribute XPHYIO_MC_REG_RC0A_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0B : string;
  attribute XPHYIO_MC_REG_RC0B of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0D : string;
  attribute XPHYIO_MC_REG_RC0D of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0E : string;
  attribute XPHYIO_MC_REG_RC0E of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0F : string;
  attribute XPHYIO_MC_REG_RC0F of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC0F_F1 : string;
  attribute XPHYIO_MC_REG_RC0F_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC2X : string;
  attribute XPHYIO_MC_REG_RC2X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC3X : string;
  attribute XPHYIO_MC_REG_RC3X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC3X_F1 : string;
  attribute XPHYIO_MC_REG_RC3X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC5X : string;
  attribute XPHYIO_MC_REG_RC5X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC5X_F1 : string;
  attribute XPHYIO_MC_REG_RC5X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC8X : string;
  attribute XPHYIO_MC_REG_RC8X of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RC8X_F1 : string;
  attribute XPHYIO_MC_REG_RC8X_F1 of inst : label is "0x0000";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P0 of inst : label is "0x00ff0404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P1 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P2 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_RD_DRR_TKN_P3 of inst : label is "0x00f40404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P0 of inst : label is "0x0000ff04";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P1 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P2 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 : string;
  attribute XPHYIO_MC_REG_WR_DRR_TKN_P3 of inst : label is "0x0000f404";
  attribute XPHYIO_MC_ROWADDRESSWIDTH : string;
  attribute XPHYIO_MC_ROWADDRESSWIDTH of inst : label is "16";
  attribute XPHYIO_MC_RTT : string;
  attribute XPHYIO_MC_RTT of inst : label is "RZQ/6";
  attribute XPHYIO_MC_SAVERESTORE : string;
  attribute XPHYIO_MC_SAVERESTORE of inst : label is "false";
  attribute XPHYIO_MC_SCRUBBING : string;
  attribute XPHYIO_MC_SCRUBBING of inst : label is "off";
  attribute XPHYIO_MC_SELFREFRESH : string;
  attribute XPHYIO_MC_SELFREFRESH of inst : label is "false";
  attribute XPHYIO_MC_SILICON_REVISION : string;
  attribute XPHYIO_MC_SILICON_REVISION of inst : label is "NA";
  attribute XPHYIO_MC_SIMMODE : string;
  attribute XPHYIO_MC_SIMMODE of inst : label is "BFM";
  attribute XPHYIO_MC_SIM_DEVICE : string;
  attribute XPHYIO_MC_SIM_DEVICE of inst : label is "VERSAL_AI_CORE_ES1";
  attribute XPHYIO_MC_SKIPCAL : string;
  attribute XPHYIO_MC_SKIPCAL of inst : label is "Disable";
  attribute XPHYIO_MC_SLOT : string;
  attribute XPHYIO_MC_SLOT of inst : label is "Single";
  attribute XPHYIO_MC_STACKHEIGHT : string;
  attribute XPHYIO_MC_STACKHEIGHT of inst : label is "1";
  attribute XPHYIO_MC_SVFLOW : string;
  attribute XPHYIO_MC_SVFLOW of inst : label is "Disable";
  attribute XPHYIO_MC_SYSTEM_CLOCK : string;
  attribute XPHYIO_MC_SYSTEM_CLOCK of inst : label is "Differential";
  attribute XPHYIO_MC_TBCW : string;
  attribute XPHYIO_MC_TBCW of inst : label is "0";
  attribute XPHYIO_MC_TCCD : string;
  attribute XPHYIO_MC_TCCD of inst : label is "8";
  attribute XPHYIO_MC_TCCDMW : string;
  attribute XPHYIO_MC_TCCDMW of inst : label is "32";
  attribute XPHYIO_MC_TCCD_3DS : string;
  attribute XPHYIO_MC_TCCD_3DS of inst : label is "0";
  attribute XPHYIO_MC_TCCD_L : string;
  attribute XPHYIO_MC_TCCD_L of inst : label is "0";
  attribute XPHYIO_MC_TCCD_L_nCK : string;
  attribute XPHYIO_MC_TCCD_L_nCK of inst : label is "5";
  attribute XPHYIO_MC_TCCD_S : string;
  attribute XPHYIO_MC_TCCD_S of inst : label is "4";
  attribute XPHYIO_MC_TCKE : string;
  attribute XPHYIO_MC_TCKE of inst : label is "15";
  attribute XPHYIO_MC_TCMR_MRD : string;
  attribute XPHYIO_MC_TCMR_MRD of inst : label is "0";
  attribute XPHYIO_MC_TDQS2DQ_MAX : string;
  attribute XPHYIO_MC_TDQS2DQ_MAX of inst : label is "800";
  attribute XPHYIO_MC_TDQS2DQ_MIN : string;
  attribute XPHYIO_MC_TDQS2DQ_MIN of inst : label is "200";
  attribute XPHYIO_MC_TDQSCK_MAX : string;
  attribute XPHYIO_MC_TDQSCK_MAX of inst : label is "3500";
  attribute XPHYIO_MC_TDQSCK_MIN : string;
  attribute XPHYIO_MC_TDQSCK_MIN of inst : label is "1500";
  attribute XPHYIO_MC_TDQSS_MAX : string;
  attribute XPHYIO_MC_TDQSS_MAX of inst : label is "1.250000";
  attribute XPHYIO_MC_TDQSS_MIN : string;
  attribute XPHYIO_MC_TDQSS_MIN of inst : label is "0.750000";
  attribute XPHYIO_MC_TEMP_DIR_DELETE : string;
  attribute XPHYIO_MC_TEMP_DIR_DELETE of inst : label is "TRUE";
  attribute XPHYIO_MC_TFAW : string;
  attribute XPHYIO_MC_TFAW of inst : label is "30000";
  attribute XPHYIO_MC_TFAW_DLR : string;
  attribute XPHYIO_MC_TFAW_DLR of inst : label is "0";
  attribute XPHYIO_MC_TFAW_nCK : string;
  attribute XPHYIO_MC_TFAW_nCK of inst : label is "0";
  attribute XPHYIO_MC_TMOD : string;
  attribute XPHYIO_MC_TMOD of inst : label is "0";
  attribute XPHYIO_MC_TMOD_nCK : string;
  attribute XPHYIO_MC_TMOD_nCK of inst : label is "24";
  attribute XPHYIO_MC_TMPRR : string;
  attribute XPHYIO_MC_TMPRR of inst : label is "0";
  attribute XPHYIO_MC_TMRC : string;
  attribute XPHYIO_MC_TMRC of inst : label is "0";
  attribute XPHYIO_MC_TMRD : string;
  attribute XPHYIO_MC_TMRD of inst : label is "14000";
  attribute XPHYIO_MC_TMRD_div4 : string;
  attribute XPHYIO_MC_TMRD_div4 of inst : label is "10";
  attribute XPHYIO_MC_TMRD_nCK : string;
  attribute XPHYIO_MC_TMRD_nCK of inst : label is "28";
  attribute XPHYIO_MC_TMRR : string;
  attribute XPHYIO_MC_TMRR of inst : label is "8";
  attribute XPHYIO_MC_TMRW : string;
  attribute XPHYIO_MC_TMRW of inst : label is "10000";
  attribute XPHYIO_MC_TMRW_div4 : string;
  attribute XPHYIO_MC_TMRW_div4 of inst : label is "10";
  attribute XPHYIO_MC_TMRW_nCK : string;
  attribute XPHYIO_MC_TMRW_nCK of inst : label is "20";
  attribute XPHYIO_MC_TODTon_MIN : string;
  attribute XPHYIO_MC_TODTon_MIN of inst : label is "3";
  attribute XPHYIO_MC_TOSCO : string;
  attribute XPHYIO_MC_TOSCO of inst : label is "40000";
  attribute XPHYIO_MC_TOSCO_nCK : string;
  attribute XPHYIO_MC_TOSCO_nCK of inst : label is "79";
  attribute XPHYIO_MC_TPAR_ALERT_ON : string;
  attribute XPHYIO_MC_TPAR_ALERT_ON of inst : label is "0";
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX : string;
  attribute XPHYIO_MC_TPAR_ALERT_PW_MAX of inst : label is "0";
  attribute XPHYIO_MC_TPBR2PBR : string;
  attribute XPHYIO_MC_TPBR2PBR of inst : label is "90000";
  attribute XPHYIO_MC_TPDM_RD : string;
  attribute XPHYIO_MC_TPDM_RD of inst : label is "0";
  attribute XPHYIO_MC_TRAS : string;
  attribute XPHYIO_MC_TRAS of inst : label is "42000";
  attribute XPHYIO_MC_TRAS_nCK : string;
  attribute XPHYIO_MC_TRAS_nCK of inst : label is "83";
  attribute XPHYIO_MC_TRC : string;
  attribute XPHYIO_MC_TRC of inst : label is "63000";
  attribute XPHYIO_MC_TRCD : string;
  attribute XPHYIO_MC_TRCD of inst : label is "18000";
  attribute XPHYIO_MC_TRCD_nCK : string;
  attribute XPHYIO_MC_TRCD_nCK of inst : label is "36";
  attribute XPHYIO_MC_TREFI : string;
  attribute XPHYIO_MC_TREFI of inst : label is "3904000";
  attribute XPHYIO_MC_TREFIPB : string;
  attribute XPHYIO_MC_TREFIPB of inst : label is "488000";
  attribute XPHYIO_MC_TRFC : string;
  attribute XPHYIO_MC_TRFC of inst : label is "0";
  attribute XPHYIO_MC_TRFCAB : string;
  attribute XPHYIO_MC_TRFCAB of inst : label is "280000";
  attribute XPHYIO_MC_TRFCPB : string;
  attribute XPHYIO_MC_TRFCPB of inst : label is "140000";
  attribute XPHYIO_MC_TRFC_DLR : string;
  attribute XPHYIO_MC_TRFC_DLR of inst : label is "0";
  attribute XPHYIO_MC_TRP : string;
  attribute XPHYIO_MC_TRP of inst : label is "0";
  attribute XPHYIO_MC_TRPAB : string;
  attribute XPHYIO_MC_TRPAB of inst : label is "21000";
  attribute XPHYIO_MC_TRPAB_nCK : string;
  attribute XPHYIO_MC_TRPAB_nCK of inst : label is "42";
  attribute XPHYIO_MC_TRPPB : string;
  attribute XPHYIO_MC_TRPPB of inst : label is "18000";
  attribute XPHYIO_MC_TRPPB_nCK : string;
  attribute XPHYIO_MC_TRPPB_nCK of inst : label is "36";
  attribute XPHYIO_MC_TRPRE : string;
  attribute XPHYIO_MC_TRPRE of inst : label is "1.800000";
  attribute XPHYIO_MC_TRPST : string;
  attribute XPHYIO_MC_TRPST of inst : label is "0.400000";
  attribute XPHYIO_MC_TRRD : string;
  attribute XPHYIO_MC_TRRD of inst : label is "7500";
  attribute XPHYIO_MC_TRRD_DLR : string;
  attribute XPHYIO_MC_TRRD_DLR of inst : label is "0";
  attribute XPHYIO_MC_TRRD_L : string;
  attribute XPHYIO_MC_TRRD_L of inst : label is "0";
  attribute XPHYIO_MC_TRRD_L_nCK : string;
  attribute XPHYIO_MC_TRRD_L_nCK of inst : label is "1";
  attribute XPHYIO_MC_TRRD_S : string;
  attribute XPHYIO_MC_TRRD_S of inst : label is "0";
  attribute XPHYIO_MC_TRRD_S_nCK : string;
  attribute XPHYIO_MC_TRRD_S_nCK of inst : label is "1";
  attribute XPHYIO_MC_TRRD_nCK : string;
  attribute XPHYIO_MC_TRRD_nCK of inst : label is "15";
  attribute XPHYIO_MC_TRTP : string;
  attribute XPHYIO_MC_TRTP of inst : label is "7500";
  attribute XPHYIO_MC_TRTP_nCK : string;
  attribute XPHYIO_MC_TRTP_nCK of inst : label is "16";
  attribute XPHYIO_MC_TRTW : string;
  attribute XPHYIO_MC_TRTW of inst : label is "350";
  attribute XPHYIO_MC_TSTAB : string;
  attribute XPHYIO_MC_TSTAB of inst : label is "0";
  attribute XPHYIO_MC_TWPRE : string;
  attribute XPHYIO_MC_TWPRE of inst : label is "1.800000";
  attribute XPHYIO_MC_TWPST : string;
  attribute XPHYIO_MC_TWPST of inst : label is "0.400000";
  attribute XPHYIO_MC_TWR : string;
  attribute XPHYIO_MC_TWR of inst : label is "18000";
  attribute XPHYIO_MC_TWR_nCK : string;
  attribute XPHYIO_MC_TWR_nCK of inst : label is "36";
  attribute XPHYIO_MC_TWTR : string;
  attribute XPHYIO_MC_TWTR of inst : label is "10000";
  attribute XPHYIO_MC_TWTR_L : string;
  attribute XPHYIO_MC_TWTR_L of inst : label is "0";
  attribute XPHYIO_MC_TWTR_S : string;
  attribute XPHYIO_MC_TWTR_S of inst : label is "0";
  attribute XPHYIO_MC_TWTR_nCK : string;
  attribute XPHYIO_MC_TWTR_nCK of inst : label is "20";
  attribute XPHYIO_MC_TXP : string;
  attribute XPHYIO_MC_TXP of inst : label is "15";
  attribute XPHYIO_MC_TXPR : string;
  attribute XPHYIO_MC_TXPR of inst : label is "0";
  attribute XPHYIO_MC_TXPR_nCK : string;
  attribute XPHYIO_MC_TXPR_nCK of inst : label is "5";
  attribute XPHYIO_MC_TZQCAL : string;
  attribute XPHYIO_MC_TZQCAL of inst : label is "1000000";
  attribute XPHYIO_MC_TZQCAL_div4 : string;
  attribute XPHYIO_MC_TZQCAL_div4 of inst : label is "489";
  attribute XPHYIO_MC_TZQCS : string;
  attribute XPHYIO_MC_TZQCS of inst : label is "128";
  attribute XPHYIO_MC_TZQCS_ITVL : string;
  attribute XPHYIO_MC_TZQCS_ITVL of inst : label is "0";
  attribute XPHYIO_MC_TZQINIT : string;
  attribute XPHYIO_MC_TZQINIT of inst : label is "1024";
  attribute XPHYIO_MC_TZQLAT : string;
  attribute XPHYIO_MC_TZQLAT of inst : label is "30000";
  attribute XPHYIO_MC_TZQLAT_div4 : string;
  attribute XPHYIO_MC_TZQLAT_div4 of inst : label is "15";
  attribute XPHYIO_MC_TZQLAT_nCK : string;
  attribute XPHYIO_MC_TZQLAT_nCK of inst : label is "59";
  attribute XPHYIO_MC_TZQ_START_ITVL : string;
  attribute XPHYIO_MC_TZQ_START_ITVL of inst : label is "1000000000";
  attribute XPHYIO_MC_UBLAZE_APB_INTF : string;
  attribute XPHYIO_MC_UBLAZE_APB_INTF of inst : label is "FALSE";
  attribute XPHYIO_MC_UB_CLK_MUX : string;
  attribute XPHYIO_MC_UB_CLK_MUX of inst : label is "0x00000000";
  attribute XPHYIO_MC_USERREFRESH : string;
  attribute XPHYIO_MC_USERREFRESH of inst : label is "false";
  attribute XPHYIO_MC_VNC_ENABLE : string;
  attribute XPHYIO_MC_VNC_ENABLE of inst : label is "FALSE";
  attribute XPHYIO_MC_WRITE_DM_DBI : string;
  attribute XPHYIO_MC_WRITE_DM_DBI of inst : label is "DM_NO_DBI";
  attribute XPHYIO_MC_XLNX_RESPONDER : string;
  attribute XPHYIO_MC_XLNX_RESPONDER of inst : label is "true";
  attribute XPHYIO_MC_XMPU_CONFIG0 : string;
  attribute XPHYIO_MC_XMPU_CONFIG0 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG1 : string;
  attribute XPHYIO_MC_XMPU_CONFIG1 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG10 : string;
  attribute XPHYIO_MC_XMPU_CONFIG10 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG11 : string;
  attribute XPHYIO_MC_XMPU_CONFIG11 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG12 : string;
  attribute XPHYIO_MC_XMPU_CONFIG12 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG13 : string;
  attribute XPHYIO_MC_XMPU_CONFIG13 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG14 : string;
  attribute XPHYIO_MC_XMPU_CONFIG14 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG15 : string;
  attribute XPHYIO_MC_XMPU_CONFIG15 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG3 : string;
  attribute XPHYIO_MC_XMPU_CONFIG3 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG4 : string;
  attribute XPHYIO_MC_XMPU_CONFIG4 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG5 : string;
  attribute XPHYIO_MC_XMPU_CONFIG5 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG6 : string;
  attribute XPHYIO_MC_XMPU_CONFIG6 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG7 : string;
  attribute XPHYIO_MC_XMPU_CONFIG7 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG8 : string;
  attribute XPHYIO_MC_XMPU_CONFIG8 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CONFIG9 : string;
  attribute XPHYIO_MC_XMPU_CONFIG9 of inst : label is "0x00000008";
  attribute XPHYIO_MC_XMPU_CTRL : string;
  attribute XPHYIO_MC_XMPU_CTRL of inst : label is "0x0000000b";
  attribute XPHYIO_MC_XMPU_END_HI0 : string;
  attribute XPHYIO_MC_XMPU_END_HI0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI1 : string;
  attribute XPHYIO_MC_XMPU_END_HI1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI10 : string;
  attribute XPHYIO_MC_XMPU_END_HI10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI11 : string;
  attribute XPHYIO_MC_XMPU_END_HI11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI12 : string;
  attribute XPHYIO_MC_XMPU_END_HI12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI13 : string;
  attribute XPHYIO_MC_XMPU_END_HI13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI14 : string;
  attribute XPHYIO_MC_XMPU_END_HI14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI15 : string;
  attribute XPHYIO_MC_XMPU_END_HI15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI2 : string;
  attribute XPHYIO_MC_XMPU_END_HI2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI3 : string;
  attribute XPHYIO_MC_XMPU_END_HI3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI4 : string;
  attribute XPHYIO_MC_XMPU_END_HI4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI5 : string;
  attribute XPHYIO_MC_XMPU_END_HI5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI6 : string;
  attribute XPHYIO_MC_XMPU_END_HI6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI7 : string;
  attribute XPHYIO_MC_XMPU_END_HI7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI8 : string;
  attribute XPHYIO_MC_XMPU_END_HI8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_HI9 : string;
  attribute XPHYIO_MC_XMPU_END_HI9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO0 : string;
  attribute XPHYIO_MC_XMPU_END_LO0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO1 : string;
  attribute XPHYIO_MC_XMPU_END_LO1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO10 : string;
  attribute XPHYIO_MC_XMPU_END_LO10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO11 : string;
  attribute XPHYIO_MC_XMPU_END_LO11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO12 : string;
  attribute XPHYIO_MC_XMPU_END_LO12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO13 : string;
  attribute XPHYIO_MC_XMPU_END_LO13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO14 : string;
  attribute XPHYIO_MC_XMPU_END_LO14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO15 : string;
  attribute XPHYIO_MC_XMPU_END_LO15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO2 : string;
  attribute XPHYIO_MC_XMPU_END_LO2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO3 : string;
  attribute XPHYIO_MC_XMPU_END_LO3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO4 : string;
  attribute XPHYIO_MC_XMPU_END_LO4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO5 : string;
  attribute XPHYIO_MC_XMPU_END_LO5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO6 : string;
  attribute XPHYIO_MC_XMPU_END_LO6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO7 : string;
  attribute XPHYIO_MC_XMPU_END_LO7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO8 : string;
  attribute XPHYIO_MC_XMPU_END_LO8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_END_LO9 : string;
  attribute XPHYIO_MC_XMPU_END_LO9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER0 : string;
  attribute XPHYIO_MC_XMPU_MASTER0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER1 : string;
  attribute XPHYIO_MC_XMPU_MASTER1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER10 : string;
  attribute XPHYIO_MC_XMPU_MASTER10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER11 : string;
  attribute XPHYIO_MC_XMPU_MASTER11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER12 : string;
  attribute XPHYIO_MC_XMPU_MASTER12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER13 : string;
  attribute XPHYIO_MC_XMPU_MASTER13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER14 : string;
  attribute XPHYIO_MC_XMPU_MASTER14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER15 : string;
  attribute XPHYIO_MC_XMPU_MASTER15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER2 : string;
  attribute XPHYIO_MC_XMPU_MASTER2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER3 : string;
  attribute XPHYIO_MC_XMPU_MASTER3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER4 : string;
  attribute XPHYIO_MC_XMPU_MASTER4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER5 : string;
  attribute XPHYIO_MC_XMPU_MASTER5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER6 : string;
  attribute XPHYIO_MC_XMPU_MASTER6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER7 : string;
  attribute XPHYIO_MC_XMPU_MASTER7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER8 : string;
  attribute XPHYIO_MC_XMPU_MASTER8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_MASTER9 : string;
  attribute XPHYIO_MC_XMPU_MASTER9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI0 : string;
  attribute XPHYIO_MC_XMPU_START_HI0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI1 : string;
  attribute XPHYIO_MC_XMPU_START_HI1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI10 : string;
  attribute XPHYIO_MC_XMPU_START_HI10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI11 : string;
  attribute XPHYIO_MC_XMPU_START_HI11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI12 : string;
  attribute XPHYIO_MC_XMPU_START_HI12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI13 : string;
  attribute XPHYIO_MC_XMPU_START_HI13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI14 : string;
  attribute XPHYIO_MC_XMPU_START_HI14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI15 : string;
  attribute XPHYIO_MC_XMPU_START_HI15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI2 : string;
  attribute XPHYIO_MC_XMPU_START_HI2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI3 : string;
  attribute XPHYIO_MC_XMPU_START_HI3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI4 : string;
  attribute XPHYIO_MC_XMPU_START_HI4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI5 : string;
  attribute XPHYIO_MC_XMPU_START_HI5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI6 : string;
  attribute XPHYIO_MC_XMPU_START_HI6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI7 : string;
  attribute XPHYIO_MC_XMPU_START_HI7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI8 : string;
  attribute XPHYIO_MC_XMPU_START_HI8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_HI9 : string;
  attribute XPHYIO_MC_XMPU_START_HI9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO0 : string;
  attribute XPHYIO_MC_XMPU_START_LO0 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO1 : string;
  attribute XPHYIO_MC_XMPU_START_LO1 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO10 : string;
  attribute XPHYIO_MC_XMPU_START_LO10 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO11 : string;
  attribute XPHYIO_MC_XMPU_START_LO11 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO12 : string;
  attribute XPHYIO_MC_XMPU_START_LO12 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO13 : string;
  attribute XPHYIO_MC_XMPU_START_LO13 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO14 : string;
  attribute XPHYIO_MC_XMPU_START_LO14 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO15 : string;
  attribute XPHYIO_MC_XMPU_START_LO15 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO2 : string;
  attribute XPHYIO_MC_XMPU_START_LO2 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO3 : string;
  attribute XPHYIO_MC_XMPU_START_LO3 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO4 : string;
  attribute XPHYIO_MC_XMPU_START_LO4 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO5 : string;
  attribute XPHYIO_MC_XMPU_START_LO5 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO6 : string;
  attribute XPHYIO_MC_XMPU_START_LO6 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO7 : string;
  attribute XPHYIO_MC_XMPU_START_LO7 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO8 : string;
  attribute XPHYIO_MC_XMPU_START_LO8 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XMPU_START_LO9 : string;
  attribute XPHYIO_MC_XMPU_START_LO9 of inst : label is "0x00000000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PERIOD of inst : label is "1024";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PHASE of inst : label is "213.750000";
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT1_PH_CTRL of inst : label is "0x3";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PHASE of inst : label is "0.000000";
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL : string;
  attribute XPHYIO_MC_XPLL_CLKOUT2_PH_CTRL of inst : label is "0x1";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCIN_EN of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN : string;
  attribute XPHYIO_MC_XPLL_CLKOUTPHY_CASCOUT_EN of inst : label is "FALSE";
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW2_MUXIN_SEL of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL : string;
  attribute XPHYIO_MC_XPLL_DESKEW_MUXIN_SEL of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT12 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 : string;
  attribute XPHYIO_MC_XPLL_DIV4_CLKOUT3 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY1 of inst : label is "12";
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY2 of inst : label is "15";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN1 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_EN2 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH1 of inst : label is "FALSE";
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 : string;
  attribute XPHYIO_MC_XPLL_DSKW_DLY_PATH2 of inst : label is "TRUE";
  attribute XPHYIO_MC_XPLL_MODE : string;
  attribute XPHYIO_MC_XPLL_MODE of inst : label is "VarRxVarTx";
  attribute XPHYIO_MC_ZQCS_FREQUENCY : string;
  attribute XPHYIO_MC_ZQCS_FREQUENCY of inst : label is "true";
  attribute XPHYIO_MC_ZQCS_PIN : string;
  attribute XPHYIO_MC_ZQCS_PIN of inst : label is "true";
  attribute XPHYIO_MC_ZQINTVL : string;
  attribute XPHYIO_MC_ZQINTVL of inst : label is "350";
  attribute XPHYIO_NUM_MC : string;
  attribute XPHYIO_NUM_MC of inst : label is "2";
  attribute XPHYIO_PHY_IP_INST_NAME : string;
  attribute XPHYIO_PHY_IP_INST_NAME of inst : label is "noc_ddr4_phy";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_0_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_1_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_2_W_EGR of inst : label is "0x00010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_EGR of inst : label is "0x00473610";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_ING of inst : label is "0x04534101";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_R_EGR of inst : label is "0x01010100";
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR : string;
  attribute XPHYIO_USER_NPI_REG_MC_NSU_3_W_EGR of inst : label is "0x00010100";
  attribute X_VERSAL_IO_FLOW : string;
  attribute X_VERSAL_IO_FLOW of inst : label is "xilinx.com:ip:noc_mc_ddr4_phy:1.0";
begin
inst: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0_wrapper
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => ch0_lpddr4_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => ch0_lpddr4_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => ch0_lpddr4_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => ch0_lpddr4_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => ch0_lpddr4_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => ch0_lpddr4_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => ch0_lpddr4_cke_a(0),
      ch0_lpddr4_cke_b(0) => ch0_lpddr4_cke_b(0),
      ch0_lpddr4_cs_a(0) => ch0_lpddr4_cs_a(0),
      ch0_lpddr4_cs_b(0) => ch0_lpddr4_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => ch0_lpddr4_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => ch0_lpddr4_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => ch0_lpddr4_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => ch0_lpddr4_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => ch0_lpddr4_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => ch0_lpddr4_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => ch0_lpddr4_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => ch0_lpddr4_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => ch0_lpddr4_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => ch1_lpddr4_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => ch1_lpddr4_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => ch1_lpddr4_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => ch1_lpddr4_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => ch1_lpddr4_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => ch1_lpddr4_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => ch1_lpddr4_cke_a(0),
      ch1_lpddr4_cke_b(0) => ch1_lpddr4_cke_b(0),
      ch1_lpddr4_cs_a(0) => ch1_lpddr4_cs_a(0),
      ch1_lpddr4_cs_b(0) => ch1_lpddr4_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => ch1_lpddr4_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => ch1_lpddr4_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => ch1_lpddr4_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => ch1_lpddr4_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => ch1_lpddr4_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => ch1_lpddr4_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => ch1_lpddr4_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => ch1_lpddr4_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => ch1_lpddr4_reset_n(0),
      dmc2noc_credit_rdy_0 => dmc2noc_credit_rdy_0,
      dmc2noc_credit_rdy_1 => dmc2noc_credit_rdy_1,
      dmc2noc_credit_rdy_2 => dmc2noc_credit_rdy_2,
      dmc2noc_credit_rdy_3 => dmc2noc_credit_rdy_3,
      dmc2noc_credit_rtn_0(7 downto 0) => dmc2noc_credit_rtn_0(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => dmc2noc_credit_rtn_1(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => dmc2noc_credit_rtn_2(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => dmc2noc_credit_rtn_3(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => dmc2noc_data_out_0(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => dmc2noc_data_out_1(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => dmc2noc_data_out_2(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => dmc2noc_data_out_3(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => dmc2noc_valid_out_0(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => dmc2noc_valid_out_1(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => dmc2noc_valid_out_2(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => dmc2noc_valid_out_3(7 downto 0),
      from_noc_0 => from_noc_0,
      from_noc_1 => from_noc_1,
      from_noc_2 => from_noc_2,
      from_noc_3 => from_noc_3,
      noc2dmc_credit_rdy_0 => noc2dmc_credit_rdy_0,
      noc2dmc_credit_rdy_1 => noc2dmc_credit_rdy_1,
      noc2dmc_credit_rdy_2 => noc2dmc_credit_rdy_2,
      noc2dmc_credit_rdy_3 => noc2dmc_credit_rdy_3,
      noc2dmc_credit_rtn_0(7 downto 0) => noc2dmc_credit_rtn_0(7 downto 0),
      noc2dmc_credit_rtn_1(7 downto 0) => noc2dmc_credit_rtn_1(7 downto 0),
      noc2dmc_credit_rtn_2(7 downto 0) => noc2dmc_credit_rtn_2(7 downto 0),
      noc2dmc_credit_rtn_3(7 downto 0) => noc2dmc_credit_rtn_3(7 downto 0),
      noc2dmc_data_in_0(181 downto 0) => noc2dmc_data_in_0(181 downto 0),
      noc2dmc_data_in_1(181 downto 0) => noc2dmc_data_in_1(181 downto 0),
      noc2dmc_data_in_2(181 downto 0) => noc2dmc_data_in_2(181 downto 0),
      noc2dmc_data_in_3(181 downto 0) => noc2dmc_data_in_3(181 downto 0),
      noc2dmc_valid_in_0(7 downto 0) => noc2dmc_valid_in_0(7 downto 0),
      noc2dmc_valid_in_1(7 downto 0) => noc2dmc_valid_in_1(7 downto 0),
      noc2dmc_valid_in_2(7 downto 0) => noc2dmc_valid_in_2(7 downto 0),
      noc2dmc_valid_in_3(7 downto 0) => noc2dmc_valid_in_3(7 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0_bd_28ba is
  port (
    CH0_LPDDR4_0_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_0_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_0_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_0_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_0_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_1_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_1_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_1_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_1_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_0_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_0_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_0_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_0_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_1_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_1_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_1_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_1_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk0_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk0_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk1_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk1_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of vitis_design_noc_lpddr4_0_bd_28ba : entity is "vitis_design_noc_lpddr4_0.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vitis_design_noc_lpddr4_0_bd_28ba : entity is "bd_28ba";
end vitis_design_noc_lpddr4_0_bd_28ba;

architecture STRUCTURE of vitis_design_noc_lpddr4_0_bd_28ba is
  signal NLW_MC0_ddrc_dmc2noc_credit_rdy_0_UNCONNECTED : STD_LOGIC;
  signal NLW_MC0_ddrc_dmc2noc_credit_rdy_1_UNCONNECTED : STD_LOGIC;
  signal NLW_MC0_ddrc_dmc2noc_credit_rdy_2_UNCONNECTED : STD_LOGIC;
  signal NLW_MC0_ddrc_dmc2noc_credit_rdy_3_UNCONNECTED : STD_LOGIC;
  signal NLW_MC0_ddrc_dmc2noc_credit_rtn_0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_credit_rtn_1_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_credit_rtn_2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_credit_rtn_3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_data_out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_data_out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_data_out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_data_out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_valid_out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_valid_out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_valid_out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC0_ddrc_dmc2noc_valid_out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_credit_rdy_0_UNCONNECTED : STD_LOGIC;
  signal NLW_MC1_ddrc_dmc2noc_credit_rdy_1_UNCONNECTED : STD_LOGIC;
  signal NLW_MC1_ddrc_dmc2noc_credit_rdy_2_UNCONNECTED : STD_LOGIC;
  signal NLW_MC1_ddrc_dmc2noc_credit_rdy_3_UNCONNECTED : STD_LOGIC;
  signal NLW_MC1_ddrc_dmc2noc_credit_rtn_0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_credit_rtn_1_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_credit_rtn_2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_credit_rtn_3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_data_out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_data_out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_data_out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_data_out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 181 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_valid_out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_valid_out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_valid_out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_MC1_ddrc_dmc2noc_valid_out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of MC0_ddrc : label is "yes";
  attribute DowngradeIPIdentifiedWarnings of MC1_ddrc : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_A";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CH0_LPDDR4_0_ca_a : signal is "XIL_INTERFACENAME CH0_LPDDR4_0, CAN_DEBUG false, MY_CATEGORY pl, NOC_ID -1, WRITE_BUFFER_SIZE 80";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 RESET_N";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_A";
  attribute X_INTERFACE_PARAMETER of CH0_LPDDR4_1_ca_a : signal is "XIL_INTERFACENAME CH0_LPDDR4_1, CAN_DEBUG false, MY_CATEGORY pl, NOC_ID -1, WRITE_BUFFER_SIZE 80";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 RESET_N";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_A";
  attribute X_INTERFACE_PARAMETER of CH1_LPDDR4_0_ca_a : signal is "XIL_INTERFACENAME CH1_LPDDR4_0, CAN_DEBUG false, MY_CATEGORY pl, NOC_ID -1, WRITE_BUFFER_SIZE 80";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 RESET_N";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_A";
  attribute X_INTERFACE_PARAMETER of CH1_LPDDR4_1_ca_a : signal is "XIL_INTERFACENAME CH1_LPDDR4_1, CAN_DEBUG false, MY_CATEGORY pl, NOC_ID -1, WRITE_BUFFER_SIZE 80";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 RESET_N";
  attribute X_INTERFACE_INFO of S00_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S00_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S00_INI_internoc : signal is "XIL_INTERFACENAME S00_INI, ADDR_WIDTH 64, COMPUTED_STRATEGY load, CONNECTIONS MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}} , INI_STRATEGY auto, MY_CATEGORY pl, R_LATENCY 300, R_MAX_BURST_LENGTH 256, R_RATE_LIMITER 10, R_TRAFFIC_CLASS BEST_EFFORT, WRITE_BUFFER_SIZE 80, W_MAX_BURST_LENGTH 256, W_RATE_LIMITER 10, W_TRAFFIC_CLASS BEST_EFFORT";
  attribute X_INTERFACE_INFO of S01_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S01_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S01_INI_internoc : signal is "XIL_INTERFACENAME S01_INI, ADDR_WIDTH 64, COMPUTED_STRATEGY load, CONNECTIONS MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , INI_STRATEGY auto, MY_CATEGORY pl, R_LATENCY 300, R_MAX_BURST_LENGTH 256, R_RATE_LIMITER 10, R_TRAFFIC_CLASS BEST_EFFORT, WRITE_BUFFER_SIZE 80, W_MAX_BURST_LENGTH 256, W_RATE_LIMITER 10, W_TRAFFIC_CLASS BEST_EFFORT";
  attribute X_INTERFACE_INFO of S02_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S02_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S02_INI_internoc : signal is "XIL_INTERFACENAME S02_INI, ADDR_WIDTH 64, COMPUTED_STRATEGY load, CONNECTIONS MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , INI_STRATEGY auto, MY_CATEGORY pl, R_LATENCY 300, R_MAX_BURST_LENGTH 256, R_RATE_LIMITER 10, R_TRAFFIC_CLASS BEST_EFFORT, WRITE_BUFFER_SIZE 80, W_MAX_BURST_LENGTH 256, W_RATE_LIMITER 10, W_TRAFFIC_CLASS BEST_EFFORT";
  attribute X_INTERFACE_INFO of S03_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S03_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S03_INI_internoc : signal is "XIL_INTERFACENAME S03_INI, ADDR_WIDTH 64, COMPUTED_STRATEGY load, CONNECTIONS MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , INI_STRATEGY auto, MY_CATEGORY pl, R_LATENCY 300, R_MAX_BURST_LENGTH 256, R_RATE_LIMITER 10, R_TRAFFIC_CLASS BEST_EFFORT, WRITE_BUFFER_SIZE 80, W_MAX_BURST_LENGTH 256, W_RATE_LIMITER 10, W_TRAFFIC_CLASS BEST_EFFORT";
  attribute X_INTERFACE_INFO of sys_clk0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_N";
  attribute X_INTERFACE_PARAMETER of sys_clk0_clk_n : signal is "XIL_INTERFACENAME sys_clk0, CAN_DEBUG false, FREQ_HZ 200000000";
  attribute X_INTERFACE_INFO of sys_clk0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_P";
  attribute X_INTERFACE_INFO of sys_clk1_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_N";
  attribute X_INTERFACE_PARAMETER of sys_clk1_clk_n : signal is "XIL_INTERFACENAME sys_clk1, CAN_DEBUG false, FREQ_HZ 200000000";
  attribute X_INTERFACE_INFO of sys_clk1_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_P";
begin
MC0_ddrc: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC0_ddrc_0
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => CH0_LPDDR4_0_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => CH0_LPDDR4_0_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => CH0_LPDDR4_0_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => CH0_LPDDR4_0_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => CH0_LPDDR4_0_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => CH0_LPDDR4_0_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => CH0_LPDDR4_0_cke_a(0),
      ch0_lpddr4_cke_b(0) => CH0_LPDDR4_0_cke_b(0),
      ch0_lpddr4_cs_a(0) => CH0_LPDDR4_0_cs_a(0),
      ch0_lpddr4_cs_b(0) => CH0_LPDDR4_0_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => CH0_LPDDR4_0_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => CH0_LPDDR4_0_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => CH0_LPDDR4_0_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => CH0_LPDDR4_0_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => CH0_LPDDR4_0_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => CH0_LPDDR4_0_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => CH0_LPDDR4_0_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => CH0_LPDDR4_0_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => CH0_LPDDR4_0_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => CH1_LPDDR4_0_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => CH1_LPDDR4_0_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => CH1_LPDDR4_0_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => CH1_LPDDR4_0_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => CH1_LPDDR4_0_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => CH1_LPDDR4_0_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => CH1_LPDDR4_0_cke_a(0),
      ch1_lpddr4_cke_b(0) => CH1_LPDDR4_0_cke_b(0),
      ch1_lpddr4_cs_a(0) => CH1_LPDDR4_0_cs_a(0),
      ch1_lpddr4_cs_b(0) => CH1_LPDDR4_0_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => CH1_LPDDR4_0_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => CH1_LPDDR4_0_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => CH1_LPDDR4_0_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => CH1_LPDDR4_0_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => CH1_LPDDR4_0_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => CH1_LPDDR4_0_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => CH1_LPDDR4_0_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => CH1_LPDDR4_0_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => CH1_LPDDR4_0_reset_n(0),
      dmc2noc_credit_rdy_0 => NLW_MC0_ddrc_dmc2noc_credit_rdy_0_UNCONNECTED,
      dmc2noc_credit_rdy_1 => NLW_MC0_ddrc_dmc2noc_credit_rdy_1_UNCONNECTED,
      dmc2noc_credit_rdy_2 => NLW_MC0_ddrc_dmc2noc_credit_rdy_2_UNCONNECTED,
      dmc2noc_credit_rdy_3 => NLW_MC0_ddrc_dmc2noc_credit_rdy_3_UNCONNECTED,
      dmc2noc_credit_rtn_0(7 downto 0) => NLW_MC0_ddrc_dmc2noc_credit_rtn_0_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => NLW_MC0_ddrc_dmc2noc_credit_rtn_1_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => NLW_MC0_ddrc_dmc2noc_credit_rtn_2_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => NLW_MC0_ddrc_dmc2noc_credit_rtn_3_UNCONNECTED(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => NLW_MC0_ddrc_dmc2noc_data_out_0_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => NLW_MC0_ddrc_dmc2noc_data_out_1_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => NLW_MC0_ddrc_dmc2noc_data_out_2_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => NLW_MC0_ddrc_dmc2noc_data_out_3_UNCONNECTED(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => NLW_MC0_ddrc_dmc2noc_valid_out_0_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => NLW_MC0_ddrc_dmc2noc_valid_out_1_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => NLW_MC0_ddrc_dmc2noc_valid_out_2_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => NLW_MC0_ddrc_dmc2noc_valid_out_3_UNCONNECTED(7 downto 0),
      from_noc_0 => '0',
      from_noc_1 => '0',
      from_noc_2 => '0',
      from_noc_3 => '0',
      noc2dmc_credit_rdy_0 => '0',
      noc2dmc_credit_rdy_1 => '0',
      noc2dmc_credit_rdy_2 => '0',
      noc2dmc_credit_rdy_3 => '0',
      noc2dmc_credit_rtn_0(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_1(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_2(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_3(7 downto 0) => B"00000000",
      noc2dmc_data_in_0(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_1(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_2(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_3(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_valid_in_0(7 downto 0) => B"00000000",
      noc2dmc_valid_in_1(7 downto 0) => B"00000000",
      noc2dmc_valid_in_2(7 downto 0) => B"00000000",
      noc2dmc_valid_in_3(7 downto 0) => B"00000000",
      sys_clk_n => sys_clk0_clk_n(0),
      sys_clk_p => sys_clk0_clk_p(0)
    );
MC1_ddrc: entity work.vitis_design_noc_lpddr4_0_bd_28ba_MC1_ddrc_0
     port map (
      ch0_lpddr4_ca_a(5 downto 0) => CH0_LPDDR4_1_ca_a(5 downto 0),
      ch0_lpddr4_ca_b(5 downto 0) => CH0_LPDDR4_1_ca_b(5 downto 0),
      ch0_lpddr4_ck_c_a(0) => CH0_LPDDR4_1_ck_c_a(0),
      ch0_lpddr4_ck_c_b(0) => CH0_LPDDR4_1_ck_c_b(0),
      ch0_lpddr4_ck_t_a(0) => CH0_LPDDR4_1_ck_t_a(0),
      ch0_lpddr4_ck_t_b(0) => CH0_LPDDR4_1_ck_t_b(0),
      ch0_lpddr4_cke_a(0) => CH0_LPDDR4_1_cke_a(0),
      ch0_lpddr4_cke_b(0) => CH0_LPDDR4_1_cke_b(0),
      ch0_lpddr4_cs_a(0) => CH0_LPDDR4_1_cs_a(0),
      ch0_lpddr4_cs_b(0) => CH0_LPDDR4_1_cs_b(0),
      ch0_lpddr4_dmi_a(1 downto 0) => CH0_LPDDR4_1_dmi_a(1 downto 0),
      ch0_lpddr4_dmi_b(1 downto 0) => CH0_LPDDR4_1_dmi_b(1 downto 0),
      ch0_lpddr4_dq_a(15 downto 0) => CH0_LPDDR4_1_dq_a(15 downto 0),
      ch0_lpddr4_dq_b(15 downto 0) => CH0_LPDDR4_1_dq_b(15 downto 0),
      ch0_lpddr4_dqs_c_a(1 downto 0) => CH0_LPDDR4_1_dqs_c_a(1 downto 0),
      ch0_lpddr4_dqs_c_b(1 downto 0) => CH0_LPDDR4_1_dqs_c_b(1 downto 0),
      ch0_lpddr4_dqs_t_a(1 downto 0) => CH0_LPDDR4_1_dqs_t_a(1 downto 0),
      ch0_lpddr4_dqs_t_b(1 downto 0) => CH0_LPDDR4_1_dqs_t_b(1 downto 0),
      ch0_lpddr4_reset_n(0) => CH0_LPDDR4_1_reset_n(0),
      ch1_lpddr4_ca_a(5 downto 0) => CH1_LPDDR4_1_ca_a(5 downto 0),
      ch1_lpddr4_ca_b(5 downto 0) => CH1_LPDDR4_1_ca_b(5 downto 0),
      ch1_lpddr4_ck_c_a(0) => CH1_LPDDR4_1_ck_c_a(0),
      ch1_lpddr4_ck_c_b(0) => CH1_LPDDR4_1_ck_c_b(0),
      ch1_lpddr4_ck_t_a(0) => CH1_LPDDR4_1_ck_t_a(0),
      ch1_lpddr4_ck_t_b(0) => CH1_LPDDR4_1_ck_t_b(0),
      ch1_lpddr4_cke_a(0) => CH1_LPDDR4_1_cke_a(0),
      ch1_lpddr4_cke_b(0) => CH1_LPDDR4_1_cke_b(0),
      ch1_lpddr4_cs_a(0) => CH1_LPDDR4_1_cs_a(0),
      ch1_lpddr4_cs_b(0) => CH1_LPDDR4_1_cs_b(0),
      ch1_lpddr4_dmi_a(1 downto 0) => CH1_LPDDR4_1_dmi_a(1 downto 0),
      ch1_lpddr4_dmi_b(1 downto 0) => CH1_LPDDR4_1_dmi_b(1 downto 0),
      ch1_lpddr4_dq_a(15 downto 0) => CH1_LPDDR4_1_dq_a(15 downto 0),
      ch1_lpddr4_dq_b(15 downto 0) => CH1_LPDDR4_1_dq_b(15 downto 0),
      ch1_lpddr4_dqs_c_a(1 downto 0) => CH1_LPDDR4_1_dqs_c_a(1 downto 0),
      ch1_lpddr4_dqs_c_b(1 downto 0) => CH1_LPDDR4_1_dqs_c_b(1 downto 0),
      ch1_lpddr4_dqs_t_a(1 downto 0) => CH1_LPDDR4_1_dqs_t_a(1 downto 0),
      ch1_lpddr4_dqs_t_b(1 downto 0) => CH1_LPDDR4_1_dqs_t_b(1 downto 0),
      ch1_lpddr4_reset_n(0) => CH1_LPDDR4_1_reset_n(0),
      dmc2noc_credit_rdy_0 => NLW_MC1_ddrc_dmc2noc_credit_rdy_0_UNCONNECTED,
      dmc2noc_credit_rdy_1 => NLW_MC1_ddrc_dmc2noc_credit_rdy_1_UNCONNECTED,
      dmc2noc_credit_rdy_2 => NLW_MC1_ddrc_dmc2noc_credit_rdy_2_UNCONNECTED,
      dmc2noc_credit_rdy_3 => NLW_MC1_ddrc_dmc2noc_credit_rdy_3_UNCONNECTED,
      dmc2noc_credit_rtn_0(7 downto 0) => NLW_MC1_ddrc_dmc2noc_credit_rtn_0_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_1(7 downto 0) => NLW_MC1_ddrc_dmc2noc_credit_rtn_1_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_2(7 downto 0) => NLW_MC1_ddrc_dmc2noc_credit_rtn_2_UNCONNECTED(7 downto 0),
      dmc2noc_credit_rtn_3(7 downto 0) => NLW_MC1_ddrc_dmc2noc_credit_rtn_3_UNCONNECTED(7 downto 0),
      dmc2noc_data_out_0(181 downto 0) => NLW_MC1_ddrc_dmc2noc_data_out_0_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_1(181 downto 0) => NLW_MC1_ddrc_dmc2noc_data_out_1_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_2(181 downto 0) => NLW_MC1_ddrc_dmc2noc_data_out_2_UNCONNECTED(181 downto 0),
      dmc2noc_data_out_3(181 downto 0) => NLW_MC1_ddrc_dmc2noc_data_out_3_UNCONNECTED(181 downto 0),
      dmc2noc_valid_out_0(7 downto 0) => NLW_MC1_ddrc_dmc2noc_valid_out_0_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_1(7 downto 0) => NLW_MC1_ddrc_dmc2noc_valid_out_1_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_2(7 downto 0) => NLW_MC1_ddrc_dmc2noc_valid_out_2_UNCONNECTED(7 downto 0),
      dmc2noc_valid_out_3(7 downto 0) => NLW_MC1_ddrc_dmc2noc_valid_out_3_UNCONNECTED(7 downto 0),
      from_noc_0 => '0',
      from_noc_1 => '0',
      from_noc_2 => '0',
      from_noc_3 => '0',
      noc2dmc_credit_rdy_0 => '0',
      noc2dmc_credit_rdy_1 => '0',
      noc2dmc_credit_rdy_2 => '0',
      noc2dmc_credit_rdy_3 => '0',
      noc2dmc_credit_rtn_0(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_1(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_2(7 downto 0) => B"00000000",
      noc2dmc_credit_rtn_3(7 downto 0) => B"00000000",
      noc2dmc_data_in_0(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_1(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_2(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_data_in_3(181 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      noc2dmc_valid_in_0(7 downto 0) => B"00000000",
      noc2dmc_valid_in_1(7 downto 0) => B"00000000",
      noc2dmc_valid_in_2(7 downto 0) => B"00000000",
      noc2dmc_valid_in_3(7 downto 0) => B"00000000",
      sys_clk_n => sys_clk1_clk_n(0),
      sys_clk_p => sys_clk1_clk_p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vitis_design_noc_lpddr4_0 is
  port (
    S00_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_INI_internoc : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk0_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk0_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_0_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_0_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_0_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_0_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_0_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_0_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_0_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_0_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_0_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_0_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_0_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_0_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk1_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk1_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_1_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH0_LPDDR4_1_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_1_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH0_LPDDR4_1_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH0_LPDDR4_1_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH0_LPDDR4_1_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_dq_a : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_1_dq_b : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    CH1_LPDDR4_1_dqs_t_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_t_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_c_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dqs_c_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_ca_a : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_1_ca_b : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CH1_LPDDR4_1_cs_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cs_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_t_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_t_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_c_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_ck_c_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cke_a : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_cke_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    CH1_LPDDR4_1_dmi_a : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_dmi_b : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CH1_LPDDR4_1_reset_n : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vitis_design_noc_lpddr4_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vitis_design_noc_lpddr4_0 : entity is "vitis_design_noc_lpddr4_0,bd_28ba,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vitis_design_noc_lpddr4_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of vitis_design_noc_lpddr4_0 : entity is "bd_28ba,Vivado 2023.1";
end vitis_design_noc_lpddr4_0;

architecture STRUCTURE of vitis_design_noc_lpddr4_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "vitis_design_noc_lpddr4_0.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_0_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 RESET_N";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CH0_LPDDR4_0_reset_n : signal is "XIL_INTERFACENAME CH0_LPDDR4_0, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH0_LPDDR4_0_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_A";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_B";
  attribute X_INTERFACE_INFO of CH0_LPDDR4_1_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 RESET_N";
  attribute X_INTERFACE_PARAMETER of CH0_LPDDR4_1_reset_n : signal is "XIL_INTERFACENAME CH0_LPDDR4_1, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH0_LPDDR4_1_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_0_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 RESET_N";
  attribute X_INTERFACE_PARAMETER of CH1_LPDDR4_0_reset_n : signal is "XIL_INTERFACENAME CH1_LPDDR4_0, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH1_LPDDR4_0_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ca_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ca_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_ck_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cke_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cke_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cs_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_cs_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dmi_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dmi_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dq_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dq_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_c_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_c_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_t_a : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_A";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_dqs_t_b : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_B";
  attribute X_INTERFACE_INFO of CH1_LPDDR4_1_reset_n : signal is "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 RESET_N";
  attribute X_INTERFACE_PARAMETER of CH1_LPDDR4_1_reset_n : signal is "XIL_INTERFACENAME CH1_LPDDR4_1, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH1_LPDDR4_1_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of S00_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S00_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S00_INI_internoc : signal is "XIL_INTERFACENAME S00_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl";
  attribute X_INTERFACE_INFO of S01_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S01_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S01_INI_internoc : signal is "XIL_INTERFACENAME S01_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl";
  attribute X_INTERFACE_INFO of S02_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S02_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S02_INI_internoc : signal is "XIL_INTERFACENAME S02_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl";
  attribute X_INTERFACE_INFO of S03_INI_internoc : signal is "xilinx.com:interface:inimm:1.0 S03_INI INTERNOC";
  attribute X_INTERFACE_PARAMETER of S03_INI_internoc : signal is "XIL_INTERFACENAME S03_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl";
  attribute X_INTERFACE_INFO of sys_clk0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_N";
  attribute X_INTERFACE_PARAMETER of sys_clk0_clk_n : signal is "XIL_INTERFACENAME sys_clk0, CAN_DEBUG false, FREQ_HZ 200000000, BOARD.ASSOCIATED_PARAM sys_clk0_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sys_clk0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_P";
  attribute X_INTERFACE_INFO of sys_clk1_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_N";
  attribute X_INTERFACE_PARAMETER of sys_clk1_clk_n : signal is "XIL_INTERFACENAME sys_clk1, CAN_DEBUG false, FREQ_HZ 200000000, BOARD.ASSOCIATED_PARAM sys_clk1_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sys_clk1_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_P";
begin
inst: entity work.vitis_design_noc_lpddr4_0_bd_28ba
     port map (
      CH0_LPDDR4_0_ca_a(5 downto 0) => CH0_LPDDR4_0_ca_a(5 downto 0),
      CH0_LPDDR4_0_ca_b(5 downto 0) => CH0_LPDDR4_0_ca_b(5 downto 0),
      CH0_LPDDR4_0_ck_c_a(0) => CH0_LPDDR4_0_ck_c_a(0),
      CH0_LPDDR4_0_ck_c_b(0) => CH0_LPDDR4_0_ck_c_b(0),
      CH0_LPDDR4_0_ck_t_a(0) => CH0_LPDDR4_0_ck_t_a(0),
      CH0_LPDDR4_0_ck_t_b(0) => CH0_LPDDR4_0_ck_t_b(0),
      CH0_LPDDR4_0_cke_a(0) => CH0_LPDDR4_0_cke_a(0),
      CH0_LPDDR4_0_cke_b(0) => CH0_LPDDR4_0_cke_b(0),
      CH0_LPDDR4_0_cs_a(0) => CH0_LPDDR4_0_cs_a(0),
      CH0_LPDDR4_0_cs_b(0) => CH0_LPDDR4_0_cs_b(0),
      CH0_LPDDR4_0_dmi_a(1 downto 0) => CH0_LPDDR4_0_dmi_a(1 downto 0),
      CH0_LPDDR4_0_dmi_b(1 downto 0) => CH0_LPDDR4_0_dmi_b(1 downto 0),
      CH0_LPDDR4_0_dq_a(15 downto 0) => CH0_LPDDR4_0_dq_a(15 downto 0),
      CH0_LPDDR4_0_dq_b(15 downto 0) => CH0_LPDDR4_0_dq_b(15 downto 0),
      CH0_LPDDR4_0_dqs_c_a(1 downto 0) => CH0_LPDDR4_0_dqs_c_a(1 downto 0),
      CH0_LPDDR4_0_dqs_c_b(1 downto 0) => CH0_LPDDR4_0_dqs_c_b(1 downto 0),
      CH0_LPDDR4_0_dqs_t_a(1 downto 0) => CH0_LPDDR4_0_dqs_t_a(1 downto 0),
      CH0_LPDDR4_0_dqs_t_b(1 downto 0) => CH0_LPDDR4_0_dqs_t_b(1 downto 0),
      CH0_LPDDR4_0_reset_n(0) => CH0_LPDDR4_0_reset_n(0),
      CH0_LPDDR4_1_ca_a(5 downto 0) => CH0_LPDDR4_1_ca_a(5 downto 0),
      CH0_LPDDR4_1_ca_b(5 downto 0) => CH0_LPDDR4_1_ca_b(5 downto 0),
      CH0_LPDDR4_1_ck_c_a(0) => CH0_LPDDR4_1_ck_c_a(0),
      CH0_LPDDR4_1_ck_c_b(0) => CH0_LPDDR4_1_ck_c_b(0),
      CH0_LPDDR4_1_ck_t_a(0) => CH0_LPDDR4_1_ck_t_a(0),
      CH0_LPDDR4_1_ck_t_b(0) => CH0_LPDDR4_1_ck_t_b(0),
      CH0_LPDDR4_1_cke_a(0) => CH0_LPDDR4_1_cke_a(0),
      CH0_LPDDR4_1_cke_b(0) => CH0_LPDDR4_1_cke_b(0),
      CH0_LPDDR4_1_cs_a(0) => CH0_LPDDR4_1_cs_a(0),
      CH0_LPDDR4_1_cs_b(0) => CH0_LPDDR4_1_cs_b(0),
      CH0_LPDDR4_1_dmi_a(1 downto 0) => CH0_LPDDR4_1_dmi_a(1 downto 0),
      CH0_LPDDR4_1_dmi_b(1 downto 0) => CH0_LPDDR4_1_dmi_b(1 downto 0),
      CH0_LPDDR4_1_dq_a(15 downto 0) => CH0_LPDDR4_1_dq_a(15 downto 0),
      CH0_LPDDR4_1_dq_b(15 downto 0) => CH0_LPDDR4_1_dq_b(15 downto 0),
      CH0_LPDDR4_1_dqs_c_a(1 downto 0) => CH0_LPDDR4_1_dqs_c_a(1 downto 0),
      CH0_LPDDR4_1_dqs_c_b(1 downto 0) => CH0_LPDDR4_1_dqs_c_b(1 downto 0),
      CH0_LPDDR4_1_dqs_t_a(1 downto 0) => CH0_LPDDR4_1_dqs_t_a(1 downto 0),
      CH0_LPDDR4_1_dqs_t_b(1 downto 0) => CH0_LPDDR4_1_dqs_t_b(1 downto 0),
      CH0_LPDDR4_1_reset_n(0) => CH0_LPDDR4_1_reset_n(0),
      CH1_LPDDR4_0_ca_a(5 downto 0) => CH1_LPDDR4_0_ca_a(5 downto 0),
      CH1_LPDDR4_0_ca_b(5 downto 0) => CH1_LPDDR4_0_ca_b(5 downto 0),
      CH1_LPDDR4_0_ck_c_a(0) => CH1_LPDDR4_0_ck_c_a(0),
      CH1_LPDDR4_0_ck_c_b(0) => CH1_LPDDR4_0_ck_c_b(0),
      CH1_LPDDR4_0_ck_t_a(0) => CH1_LPDDR4_0_ck_t_a(0),
      CH1_LPDDR4_0_ck_t_b(0) => CH1_LPDDR4_0_ck_t_b(0),
      CH1_LPDDR4_0_cke_a(0) => CH1_LPDDR4_0_cke_a(0),
      CH1_LPDDR4_0_cke_b(0) => CH1_LPDDR4_0_cke_b(0),
      CH1_LPDDR4_0_cs_a(0) => CH1_LPDDR4_0_cs_a(0),
      CH1_LPDDR4_0_cs_b(0) => CH1_LPDDR4_0_cs_b(0),
      CH1_LPDDR4_0_dmi_a(1 downto 0) => CH1_LPDDR4_0_dmi_a(1 downto 0),
      CH1_LPDDR4_0_dmi_b(1 downto 0) => CH1_LPDDR4_0_dmi_b(1 downto 0),
      CH1_LPDDR4_0_dq_a(15 downto 0) => CH1_LPDDR4_0_dq_a(15 downto 0),
      CH1_LPDDR4_0_dq_b(15 downto 0) => CH1_LPDDR4_0_dq_b(15 downto 0),
      CH1_LPDDR4_0_dqs_c_a(1 downto 0) => CH1_LPDDR4_0_dqs_c_a(1 downto 0),
      CH1_LPDDR4_0_dqs_c_b(1 downto 0) => CH1_LPDDR4_0_dqs_c_b(1 downto 0),
      CH1_LPDDR4_0_dqs_t_a(1 downto 0) => CH1_LPDDR4_0_dqs_t_a(1 downto 0),
      CH1_LPDDR4_0_dqs_t_b(1 downto 0) => CH1_LPDDR4_0_dqs_t_b(1 downto 0),
      CH1_LPDDR4_0_reset_n(0) => CH1_LPDDR4_0_reset_n(0),
      CH1_LPDDR4_1_ca_a(5 downto 0) => CH1_LPDDR4_1_ca_a(5 downto 0),
      CH1_LPDDR4_1_ca_b(5 downto 0) => CH1_LPDDR4_1_ca_b(5 downto 0),
      CH1_LPDDR4_1_ck_c_a(0) => CH1_LPDDR4_1_ck_c_a(0),
      CH1_LPDDR4_1_ck_c_b(0) => CH1_LPDDR4_1_ck_c_b(0),
      CH1_LPDDR4_1_ck_t_a(0) => CH1_LPDDR4_1_ck_t_a(0),
      CH1_LPDDR4_1_ck_t_b(0) => CH1_LPDDR4_1_ck_t_b(0),
      CH1_LPDDR4_1_cke_a(0) => CH1_LPDDR4_1_cke_a(0),
      CH1_LPDDR4_1_cke_b(0) => CH1_LPDDR4_1_cke_b(0),
      CH1_LPDDR4_1_cs_a(0) => CH1_LPDDR4_1_cs_a(0),
      CH1_LPDDR4_1_cs_b(0) => CH1_LPDDR4_1_cs_b(0),
      CH1_LPDDR4_1_dmi_a(1 downto 0) => CH1_LPDDR4_1_dmi_a(1 downto 0),
      CH1_LPDDR4_1_dmi_b(1 downto 0) => CH1_LPDDR4_1_dmi_b(1 downto 0),
      CH1_LPDDR4_1_dq_a(15 downto 0) => CH1_LPDDR4_1_dq_a(15 downto 0),
      CH1_LPDDR4_1_dq_b(15 downto 0) => CH1_LPDDR4_1_dq_b(15 downto 0),
      CH1_LPDDR4_1_dqs_c_a(1 downto 0) => CH1_LPDDR4_1_dqs_c_a(1 downto 0),
      CH1_LPDDR4_1_dqs_c_b(1 downto 0) => CH1_LPDDR4_1_dqs_c_b(1 downto 0),
      CH1_LPDDR4_1_dqs_t_a(1 downto 0) => CH1_LPDDR4_1_dqs_t_a(1 downto 0),
      CH1_LPDDR4_1_dqs_t_b(1 downto 0) => CH1_LPDDR4_1_dqs_t_b(1 downto 0),
      CH1_LPDDR4_1_reset_n(0) => CH1_LPDDR4_1_reset_n(0),
      S00_INI_internoc(0) => '0',
      S01_INI_internoc(0) => '0',
      S02_INI_internoc(0) => '0',
      S03_INI_internoc(0) => '0',
      sys_clk0_clk_n(0) => sys_clk0_clk_n(0),
      sys_clk0_clk_p(0) => sys_clk0_clk_p(0),
      sys_clk1_clk_n(0) => sys_clk1_clk_n(0),
      sys_clk1_clk_p(0) => sys_clk1_clk_p(0)
    );
end STRUCTURE;
