0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v,1745666096,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v,,sp_class_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v,1745666096,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v,,sp_mul_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v,1745666659,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v,,FPU_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v,1745768822,verilog,,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,archer_rv321_single_cycle_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v,1745666096,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v,,sp_add_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v,1745666096,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v,,sp_sub_tb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v,1745751899,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v,,sp_class,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,add4,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/sram.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,alu,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v,1745764214,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,archer_rv32i_single_cycle,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,1745751899,verilog,,,,,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,branch_cmp,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v,1745751899,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,control,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v,1745762035,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,fregfile,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,immgen,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,lmb,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v,1745666880,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,mux2to1,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v,1745764326,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/rom.v,,pc,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v,1745762494,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,regfile,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/rom.v,1745763263,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,rom,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/sram.v,1745666881,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v,sram,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v,1745751899,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v,,FPU,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v,1745751899,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v,,sp_add,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v,1745751899,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v,,sp_mul,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v,1745663372,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v,,sp_sub,,,../../../../Datapath Design.srcs/sources_1/imports/verilog,,,,,
