# do sim_simon.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:26 on Oct 12,2024
# vlog -reportprogress 300 rtl/rodada_simon.sv 
# -- Compiling module rodada_simon
# 
# Top level modules:
# 	rodada_simon
# End time: 14:29:26 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:27 on Oct 12,2024
# vlog -reportprogress 300 rtl/esquema_chave.sv 
# -- Compiling module esquema_chave
# 
# Top level modules:
# 	esquema_chave
# End time: 14:29:27 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:27 on Oct 12,2024
# vlog -reportprogress 300 rtl/top_simon.sv 
# -- Compiling module top_simon
# ** Error: (vlog-13069) rtl/top_simon.sv(4): near "typedef": syntax error, unexpected "SystemVerilog keyword 'typedef'", expecting ')'.
# End time: 14:29:27 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim_simon.do line 6
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog rtl/top_simon.sv"
run -all
# No Design Loaded!
