#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 20 18:19:07 2024
# Process ID: 24696
# Current directory: C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1
# Command line: vivado.exe -log fft_soc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_soc_wrapper.tcl
# Log file: C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/fft_soc_wrapper.vds
# Journal file: C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fft_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunda/Desktop/fft/ip_repo/myip_fft_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top fft_soc_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 993.238 ; gain = 234.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_soc_wrapper' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/hdl/fft_soc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'fft_soc' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:13]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_axi_uartlite_0_0' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_axi_uartlite_0_0' (1#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'fft_soc_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:121]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_clk_wiz_0_0' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_clk_wiz_0_0' (2#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_mdm_1_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_mdm_1_1' (3#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_microblaze_0_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_microblaze_0_1' (4#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'fft_soc_microblaze_0_1' has 52 connections declared, but only 51 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:161]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_microblaze_0_axi_periph_0' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:332]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_4PW284' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:798]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_4PW284' (5#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:798]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_15SQN0N' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:944]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_15SQN0N' (6#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:944]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15OP1W8' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1310]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15OP1W8' (7#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1310]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_xbar_0' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_xbar_0' (8#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'fft_soc_xbar_0' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:759]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'fft_soc_xbar_0' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:763]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_microblaze_0_axi_periph_0' (9#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:332]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1DE0P2C' [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1076]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_dlmb_bram_if_cntlr_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_dlmb_bram_if_cntlr_1' (10#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_dlmb_v10_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_dlmb_v10_1' (11#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'fft_soc_dlmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1222]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_ilmb_bram_if_cntlr_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_ilmb_bram_if_cntlr_1' (12#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_ilmb_v10_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_ilmb_v10_1' (13#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'fft_soc_ilmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1268]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_lmb_bram_1' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_lmb_bram_1' (14#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'fft_soc_lmb_bram_1' has 16 connections declared, but only 14 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1293]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1DE0P2C' (15#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:1076]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_myip_fft_0_0' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_myip_fft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_myip_fft_0_0' (16#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_myip_fft_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_soc_rst_clk_wiz_0_100M_0' [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_rst_clk_wiz_0_100M_0' (17#1) [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/.Xil/Vivado-24696-leegwongho/realtime/fft_soc_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'fft_soc_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:321]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc' (18#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/synth/fft_soc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_wrapper' (19#1) [C:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/hdl/fft_soc_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_15OP1W8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_15OP1W8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_15OP1W8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_15OP1W8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_15SQN0N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_15SQN0N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_15SQN0N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_15SQN0N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4PW284 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4PW284 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4PW284 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4PW284 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.578 ; gain = 311.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.578 ; gain = 311.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.578 ; gain = 311.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1070.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0_in_context.xdc] for cell 'fft_soc_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0_in_context.xdc] for cell 'fft_soc_i/clk_wiz_0'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_rst_clk_wiz_0_100M_0/fft_soc_rst_clk_wiz_0_100M_0/fft_soc_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'fft_soc_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_rst_clk_wiz_0_100M_0/fft_soc_rst_clk_wiz_0_100M_0/fft_soc_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'fft_soc_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_microblaze_0_1/fft_soc_microblaze_0_1/fft_soc_microblaze_0_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_microblaze_0_1/fft_soc_microblaze_0_1/fft_soc_microblaze_0_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_dlmb_v10_1/fft_soc_dlmb_v10_1/fft_soc_dlmb_v10_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_dlmb_v10_1/fft_soc_dlmb_v10_1/fft_soc_dlmb_v10_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_ilmb_v10_1/fft_soc_ilmb_v10_1/fft_soc_dlmb_v10_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_ilmb_v10_1/fft_soc_ilmb_v10_1/fft_soc_dlmb_v10_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_dlmb_bram_if_cntlr_1/fft_soc_dlmb_bram_if_cntlr_1/fft_soc_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_dlmb_bram_if_cntlr_1/fft_soc_dlmb_bram_if_cntlr_1/fft_soc_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_ilmb_bram_if_cntlr_1/fft_soc_ilmb_bram_if_cntlr_1/fft_soc_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_ilmb_bram_if_cntlr_1/fft_soc_ilmb_bram_if_cntlr_1/fft_soc_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_lmb_bram_1/fft_soc_lmb_bram_1/fft_soc_lmb_bram_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_lmb_bram_1/fft_soc_lmb_bram_1/fft_soc_lmb_bram_1_in_context.xdc] for cell 'fft_soc_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_mdm_1_1/fft_soc_mdm_1_1/fft_soc_mdm_1_1_in_context.xdc] for cell 'fft_soc_i/mdm_1'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_mdm_1_1/fft_soc_mdm_1_1/fft_soc_mdm_1_1_in_context.xdc] for cell 'fft_soc_i/mdm_1'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_myip_fft_0_0/fft_soc_myip_fft_0_0/fft_soc_myip_fft_0_0_in_context.xdc] for cell 'fft_soc_i/myip_fft_0'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_myip_fft_0_0/fft_soc_myip_fft_0_0/fft_soc_myip_fft_0_0_in_context.xdc] for cell 'fft_soc_i/myip_fft_0'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_xbar_0/fft_soc_xbar_0/fft_soc_xbar_0_in_context.xdc] for cell 'fft_soc_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_xbar_0/fft_soc_xbar_0/fft_soc_xbar_0_in_context.xdc] for cell 'fft_soc_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_axi_uartlite_0_0/fft_soc_axi_uartlite_0_0/fft_soc_axi_uartlite_0_0_in_context.xdc] for cell 'fft_soc_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_axi_uartlite_0_0/fft_soc_axi_uartlite_0_0/fft_soc_axi_uartlite_0_0_in_context.xdc] for cell 'fft_soc_i/axi_uartlite_0'
Parsing XDC File [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1121.840 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fft_soc_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.973 ; gain = 373.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.973 ; gain = 373.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0/fft_soc_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for fft_soc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/myip_fft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_soc_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.973 ; gain = 373.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.973 ; gain = 373.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design fft_soc_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1132.973 ; gain = 373.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.184 ; gain = 376.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.258 ; gain = 376.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.230 ; gain = 386.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |fft_soc_xbar_0               |         1|
|2     |fft_soc_axi_uartlite_0_0     |         1|
|3     |fft_soc_clk_wiz_0_0          |         1|
|4     |fft_soc_mdm_1_1              |         1|
|5     |fft_soc_microblaze_0_1       |         1|
|6     |fft_soc_myip_fft_0_0         |         1|
|7     |fft_soc_rst_clk_wiz_0_100M_0 |         1|
|8     |fft_soc_dlmb_bram_if_cntlr_1 |         1|
|9     |fft_soc_dlmb_v10_1           |         1|
|10    |fft_soc_ilmb_bram_if_cntlr_1 |         1|
|11    |fft_soc_ilmb_v10_1           |         1|
|12    |fft_soc_lmb_bram_1           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |fft_soc_axi_uartlite_0_0     |     1|
|2     |fft_soc_clk_wiz_0_0          |     1|
|3     |fft_soc_dlmb_bram_if_cntlr_1 |     1|
|4     |fft_soc_dlmb_v10_1           |     1|
|5     |fft_soc_ilmb_bram_if_cntlr_1 |     1|
|6     |fft_soc_ilmb_v10_1           |     1|
|7     |fft_soc_lmb_bram_1           |     1|
|8     |fft_soc_mdm_1_1              |     1|
|9     |fft_soc_microblaze_0_1       |     1|
|10    |fft_soc_myip_fft_0_0         |     1|
|11    |fft_soc_rst_clk_wiz_0_100M_0 |     1|
|12    |fft_soc_xbar_0               |     1|
|13    |IBUF                         |     2|
|14    |OBUF                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1088|
|2     |  fft_soc_i                   |fft_soc                               |  1085|
|3     |    microblaze_0_axi_periph   |fft_soc_microblaze_0_axi_periph_0     |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1DE0P2C |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.371 ; gain = 402.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.371 ; gain = 339.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1161.371 ; gain = 402.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1173.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1173.492 ; gain = 696.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunda/Desktop/fft/fft/fft.runs/synth_1/fft_soc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_soc_wrapper_utilization_synth.rpt -pb fft_soc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 18:19:43 2024...
