[N
25
20
8 iInstExt
9
10 ADDR_WIDTH
2
8 mux2t1_n
4
1 N
23
5 mixed
12
12 nbitregister
7
3 rtl
14
5 WIDTH
5
10 nbit_adder
19
9 structure
13
9 and_32bit
1
89 /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/containers/sim_container_0/work
25
12 OUTPUT_TRACE
22
2 tb
18
15 riscv_processor
17
7 aluunit
8
10 DATA_WIDTH
16
9 xor_32bit
11
16 pipelineregister
3
10 structural
6
3 mem
24
9 gCLK_HPER
10
10 pcregister
15
8 or_32bit
21
9 iInstAddr
]
[G
1
13
3
1
14
1
0
32
0
0 0
0
0
]
[G
1
22
23
1
25
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
6
7
1
9
1
0
10
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
3
2
4
1
0
3
0
0 0
0
0
]
[G
1
11
3
3
4
1
0
5
0
0 0
0
0
]
[G
1
11
3
4
4
1
0
2
0
0 0
0
0
]
[G
1
11
3
5
4
1
0
4
0
0 0
0
0
]
[G
1
17
3
1
14
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
3
1
14
1
0
32
0
0 0
0
0
]
[G
1
22
23
1
24
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
22
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
3
1
14
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
2
0
0 0
0
0
]
[G
1
18
19
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
18
19
20
21
1
0
0
]
