

================================================================
== Vivado HLS Report for 'transpose_matrix'
================================================================
* Date:           Mon Jun 19 20:01:26 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.084 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|     1332|    -|
|Register             |        -|      -|      454|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      454|     1338|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|   6|           3|           4|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |DCT_1D_in_buf_col_0_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_0_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_0_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_0_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_1_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_1_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_1_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_1_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_2_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_2_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_2_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_2_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_3_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_3_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_3_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_3_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_4_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_4_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_4_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_4_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_5_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_5_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_5_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_5_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_6_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_6_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_6_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_6_d1        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_7_address0  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_7_address1  |  27|          5|    3|         15|
    |DCT_1D_in_buf_col_7_d0        |  27|          5|   16|         80|
    |DCT_1D_in_buf_col_7_d1        |  27|          5|   16|         80|
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |input_0_address0              |  27|          5|    3|         15|
    |input_0_address1              |  27|          5|    3|         15|
    |input_1_address0              |  27|          5|    3|         15|
    |input_1_address1              |  27|          5|    3|         15|
    |input_2_address0              |  27|          5|    3|         15|
    |input_2_address1              |  27|          5|    3|         15|
    |input_3_address0              |  27|          5|    3|         15|
    |input_3_address1              |  27|          5|    3|         15|
    |input_4_address0              |  27|          5|    3|         15|
    |input_4_address1              |  27|          5|    3|         15|
    |input_5_address0              |  27|          5|    3|         15|
    |input_5_address1              |  27|          5|    3|         15|
    |input_6_address0              |  27|          5|    3|         15|
    |input_6_address1              |  27|          5|    3|         15|
    |input_7_address0              |  27|          5|    3|         15|
    |input_7_address1              |  27|          5|    3|         15|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1332|        247|  354|       1767|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |input_6_load_15_reg_1156     |  16|   0|   16|          0|
    |input_6_load_16_reg_1246     |  16|   0|   16|          0|
    |input_6_load_17_reg_1256     |  16|   0|   16|          0|
    |input_6_load_18_reg_1346     |  16|   0|   16|          0|
    |input_6_load_19_reg_1356     |  16|   0|   16|          0|
    |input_6_load_20_reg_1446     |  16|   0|   16|          0|
    |input_6_load_21_reg_1456     |  16|   0|   16|          0|
    |input_6_load_reg_1146        |  16|   0|   16|          0|
    |input_7_load_15_reg_1161     |  16|   0|   16|          0|
    |input_7_load_16_reg_1251     |  16|   0|   16|          0|
    |input_7_load_17_reg_1261     |  16|   0|   16|          0|
    |input_7_load_18_reg_1351     |  16|   0|   16|          0|
    |input_7_load_19_reg_1361     |  16|   0|   16|          0|
    |input_7_load_20_reg_1451     |  16|   0|   16|          0|
    |input_7_load_21_reg_1461     |  16|   0|   16|          0|
    |input_7_load_reg_1151        |  16|   0|   16|          0|
    |reg_1002                     |  16|   0|   16|          0|
    |reg_1008                     |  16|   0|   16|          0|
    |reg_1014                     |  16|   0|   16|          0|
    |reg_1022                     |  16|   0|   16|          0|
    |reg_1030                     |  16|   0|   16|          0|
    |reg_1036                     |  16|   0|   16|          0|
    |reg_1042                     |  16|   0|   16|          0|
    |reg_1048                     |  16|   0|   16|          0|
    |reg_1054                     |  16|   0|   16|          0|
    |reg_1060                     |  16|   0|   16|          0|
    |reg_986                      |  16|   0|   16|          0|
    |reg_994                      |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 454|   0|  454|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs |   transpose_matrix  | return value |
|input_0_address0              | out |    3|  ap_memory |       input_0       |     array    |
|input_0_ce0                   | out |    1|  ap_memory |       input_0       |     array    |
|input_0_q0                    |  in |   16|  ap_memory |       input_0       |     array    |
|input_0_address1              | out |    3|  ap_memory |       input_0       |     array    |
|input_0_ce1                   | out |    1|  ap_memory |       input_0       |     array    |
|input_0_q1                    |  in |   16|  ap_memory |       input_0       |     array    |
|input_1_address0              | out |    3|  ap_memory |       input_1       |     array    |
|input_1_ce0                   | out |    1|  ap_memory |       input_1       |     array    |
|input_1_q0                    |  in |   16|  ap_memory |       input_1       |     array    |
|input_1_address1              | out |    3|  ap_memory |       input_1       |     array    |
|input_1_ce1                   | out |    1|  ap_memory |       input_1       |     array    |
|input_1_q1                    |  in |   16|  ap_memory |       input_1       |     array    |
|input_2_address0              | out |    3|  ap_memory |       input_2       |     array    |
|input_2_ce0                   | out |    1|  ap_memory |       input_2       |     array    |
|input_2_q0                    |  in |   16|  ap_memory |       input_2       |     array    |
|input_2_address1              | out |    3|  ap_memory |       input_2       |     array    |
|input_2_ce1                   | out |    1|  ap_memory |       input_2       |     array    |
|input_2_q1                    |  in |   16|  ap_memory |       input_2       |     array    |
|input_3_address0              | out |    3|  ap_memory |       input_3       |     array    |
|input_3_ce0                   | out |    1|  ap_memory |       input_3       |     array    |
|input_3_q0                    |  in |   16|  ap_memory |       input_3       |     array    |
|input_3_address1              | out |    3|  ap_memory |       input_3       |     array    |
|input_3_ce1                   | out |    1|  ap_memory |       input_3       |     array    |
|input_3_q1                    |  in |   16|  ap_memory |       input_3       |     array    |
|input_4_address0              | out |    3|  ap_memory |       input_4       |     array    |
|input_4_ce0                   | out |    1|  ap_memory |       input_4       |     array    |
|input_4_q0                    |  in |   16|  ap_memory |       input_4       |     array    |
|input_4_address1              | out |    3|  ap_memory |       input_4       |     array    |
|input_4_ce1                   | out |    1|  ap_memory |       input_4       |     array    |
|input_4_q1                    |  in |   16|  ap_memory |       input_4       |     array    |
|input_5_address0              | out |    3|  ap_memory |       input_5       |     array    |
|input_5_ce0                   | out |    1|  ap_memory |       input_5       |     array    |
|input_5_q0                    |  in |   16|  ap_memory |       input_5       |     array    |
|input_5_address1              | out |    3|  ap_memory |       input_5       |     array    |
|input_5_ce1                   | out |    1|  ap_memory |       input_5       |     array    |
|input_5_q1                    |  in |   16|  ap_memory |       input_5       |     array    |
|input_6_address0              | out |    3|  ap_memory |       input_6       |     array    |
|input_6_ce0                   | out |    1|  ap_memory |       input_6       |     array    |
|input_6_q0                    |  in |   16|  ap_memory |       input_6       |     array    |
|input_6_address1              | out |    3|  ap_memory |       input_6       |     array    |
|input_6_ce1                   | out |    1|  ap_memory |       input_6       |     array    |
|input_6_q1                    |  in |   16|  ap_memory |       input_6       |     array    |
|input_7_address0              | out |    3|  ap_memory |       input_7       |     array    |
|input_7_ce0                   | out |    1|  ap_memory |       input_7       |     array    |
|input_7_q0                    |  in |   16|  ap_memory |       input_7       |     array    |
|input_7_address1              | out |    3|  ap_memory |       input_7       |     array    |
|input_7_ce1                   | out |    1|  ap_memory |       input_7       |     array    |
|input_7_q1                    |  in |   16|  ap_memory |       input_7       |     array    |
|DCT_1D_in_buf_col_0_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_0_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_0 |     array    |
|DCT_1D_in_buf_col_1_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_1_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_1 |     array    |
|DCT_1D_in_buf_col_2_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_2_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_2 |     array    |
|DCT_1D_in_buf_col_3_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_3_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_3 |     array    |
|DCT_1D_in_buf_col_4_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_4_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_4 |     array    |
|DCT_1D_in_buf_col_5_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_5_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_5 |     array    |
|DCT_1D_in_buf_col_6_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_6_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_6 |     array    |
|DCT_1D_in_buf_col_7_address0  | out |    3|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_ce0       | out |    1|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_we0       | out |    1|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_d0        | out |   16|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_address1  | out |    3|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_ce1       | out |    1|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_we1       | out |    1|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
|DCT_1D_in_buf_col_7_d1        | out |   16|  ap_memory | DCT_1D_in_buf_col_7 |     array    |
+------------------------------+-----+-----+------------+---------------------+--------------+

