INFO: [HD-Application 1] Opened log file C:/Users/giulio/Desktop/sumavg/sintetizzo/planAhead_run_2/planAhead.log
INFO: [HD-Application 2] Opened journal file C:/Users/giulio/Desktop/sumavg/sintetizzo/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
# PlanAhead v12.1
# Build 61553 by hdbuild on Fri Apr 23 10:13:54 PDT 2010
# Start of session at: 4/29/24 5:46:05 PM
# Process ID: 4052
#-----------------------------------------------------------
INFO: [HD-Licensing 4] Feature available: PartialReconfiguration
source C:/Users/giulio/Desktop/sumavg/sintetizzo/pa.fromNetlist.tcl
# create_project -name sintetizzo -dir "C:/Users/giulio/Desktop/sumavg/sintetizzo/planAhead_run_2" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/giulio/Desktop/sumavg/sintetizzo/toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/giulio/Desktop/sumavg/sintetizzo} {../../sumavg2-main} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "toplevel.ucf"
# add_files "toplevel.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Run is defaulting to constrset part: xc6slx45csg324-3
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4052-PC-PIPH3LIN\ngc2edif\toplevel.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4052-PC-PIPH3LIN\ngc2edif\toplevel.edif'
INFO: [HD-EDIFIN 4] Reading core file 'C:\Users\giulio\Desktop\sumavg2-main\serial_to_device.ngc' for (cell view 'serial_to_device', library 'toplevel_lib', file 'toplevel.ngc')
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4052-PC-PIPH3LIN\ngc2edif\serial_to_device.edif'
WARN: [HD-NETLIST 0] New part xc6slx45-csg324-2 is different from current part xc6slx45-3-csg324 in netlist synth_results
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4052-PC-PIPH3LIN\ngc2edif\serial_to_device.edif'
INFO: [HD-Unisim Transformer 0] Analyzing 1 legacy Unisim elements for replacement
INFO: [HD-Unisim Transformer 1] No Unisim elements were transformed.
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
INFO: [HD-ArchReader 13] Loading package pin functions from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\toplevel.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\toplevel.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.1 by hdbuild
          on  Fri Apr 23 10:13:54 PDT 2010
  Report: by giulio on host PC-PIPH3LIN, pid 4052
          on Mon Apr 29 17:46:16 2024

REPORT SUMMARY
            Netlist: synth_results
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Mismatching Block
                     Mismatching Pin
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
constrs_1
startgroup
set_property site PAD103 [get_ports CLK]
set_property is_fixed true  [get_ports CLK]
endgroup
startgroup
set_property site PAD42 [get_ports RXD]
set_property is_fixed true  [get_ports RXD]
endgroup
set_property site "" [get_ports RXD]
startgroup
set_property site PAD46 [get_ports RXD]
set_property is_fixed true  [get_ports RXD]
endgroup
startgroup
set_property site PAD45 [get_ports TXD]
set_property is_fixed true  [get_ports TXD]
endgroup
startgroup
set_property site PAD160 [get_ports rst_n]
set_property is_fixed true  [get_ports rst_n]
endgroup
save_design
#-----------------------------------------------------------
# End of session at: 4/29/24 5:52:32 PM
# Process ID: 4052
#-----------------------------------------------------------
