xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
cordic_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/tmukh/Documents/EEE4120F/SPM/SPM.gen/sources_1/ip/cordic_0/cordic_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
