Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Aug  4 14:52:19 2021
| Host             : itiv-pool-184 running 64-bit major release  (build 9200)
| Command          : report_power -file neorv32_ProcessorTop_Test_power_routed.rpt -pb neorv32_ProcessorTop_Test_power_summary_routed.pb -rpx neorv32_ProcessorTop_Test_power_routed.rpx
| Design           : neorv32_ProcessorTop_Test
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.146        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.042        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        3 |       --- |             --- |
| Slice Logic             |     0.013 |     4988 |       --- |             --- |
|   LUT as Logic          |     0.012 |     2493 |     53200 |            4.69 |
|   CARRY4                |    <0.001 |      178 |     13300 |            1.34 |
|   Register              |    <0.001 |     1839 |    106400 |            1.73 |
|   F7/F8 Muxes           |    <0.001 |        3 |     53200 |           <0.01 |
|   Others                |     0.000 |       36 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     17400 |           <0.01 |
| Signals                 |     0.016 |     4016 |       --- |             --- |
| Block RAM               |     0.005 |        8 |       140 |            5.71 |
| I/O                     |    <0.001 |       12 |       200 |            6.00 |
| Static Power            |     0.104 |          |           |                 |
| Total                   |     0.146 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.042 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk_i | clk_i  |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| neorv32_ProcessorTop_Test                                          |     0.042 |
|   neorv32_top_inst                                                 |     0.042 |
|     neorv32_boot_rom_inst_true.neorv32_boot_rom_inst               |    <0.001 |
|     neorv32_bus_keeper_inst                                        |    <0.001 |
|     neorv32_busswitch_inst                                         |    <0.001 |
|     neorv32_cpu_inst                                               |     0.037 |
|       neorv32_cpu_alu_inst                                         |     0.004 |
|         neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst |     0.003 |
|         neorv32_cpu_cp_shifter_inst                                |    <0.001 |
|       neorv32_cpu_bus_inst                                         |     0.001 |
|       neorv32_cpu_control_inst                                     |     0.023 |
|         instr_prefetch_buffer                                      |     0.003 |
|       neorv32_cpu_regfile_inst                                     |     0.009 |
|     neorv32_gpio_inst_true.neorv32_gpio_inst                       |    <0.001 |
|     neorv32_int_dmem_inst_true.neorv32_int_dmem_inst               |    <0.001 |
|     neorv32_int_imem_inst_true.neorv32_int_imem_inst               |    <0.001 |
|     neorv32_mtime_inst_true.neorv32_mtime_inst                     |     0.002 |
|     neorv32_sysinfo_inst                                           |    <0.001 |
|     neorv32_uart0_inst_true.neorv32_uart0_inst                     |    <0.001 |
|     neorv32_wdt_inst_true.neorv32_wdt_inst                         |    <0.001 |
+--------------------------------------------------------------------+-----------+


