# Hi, I'm Yash Siddhapura ðŸ‘‹
### Aspiring RTL & ASIC Design Engineer | VLSI Enthusiast  

---

### About Me
- ðŸŽ“ **Electronics & Communication Engineering Student** â€“ L.D. College of Engineering.
- ðŸ’» Focused on **Digital Design, RTL Coding, FPGA, and ASIC Verification**  
- ðŸ”¬ Hands-on with **Verilog, SystemVerilog, ARM CPU design, FSMs, and EDA tools**  
- ðŸ”— [Connect on LinkedIn](https://www.linkedin.com/in/siddhapurayash/)  

---

### Skills & Tools  

**Hardware Description Languages:**  
`Verilog` â€¢ `SystemVerilog` â€¢ `VHDL`  

**Programming Languages:**  
`C` â€¢ `Python`

**EDA Tools:**  
`ModelSim` â€¢ `Vivado` â€¢ `Quartus` â€¢ `Proteus` â€¢ `EDA Playground`

**Protocols & Concepts:**  
`AMBA (AXI/AHB)` â€¢ `FSM Design` â€¢ `Datapath & Controller Architectures`

---

### Projects  

- **32-bit ARM-like RISC Processor (Verilog)**  
  *Modular ALU, datapath, control unit, memory interface â€“ supports instructions like ADD, SUB, MOV, CMP, LDR, STR. Verified with ModelSim.*

- **Verilog-based HCF (GCD) Calculator**  
  *FSM-controlled datapath with comparator, subtractor, PIPO registers. Fully testbench verified.*

- **Master-Slave Robotic Arm**  
  *Slave arm mirrors master armâ€™s motion using potentiometers and servos. Includes record/replay automation.*

---

### GitHub Stats  

![Yash's GitHub Stats](https://github-readme-stats.vercel.app/api?username=Siddhapura-Yash&show_icons=true&theme=graywhite)  
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Siddhapura-Yash&layout=compact&theme=graywhite)

---

### Contact  
- **Email:** siddhapurayash09@gmail.com  
- **LinkedIn:** [siddhapurayash](https://www.linkedin.com/in/siddhapurayash/)  
- **GitHub:** [Siddhapura-Yash](https://github.com/Siddhapura-Yash)
