<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 424</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page424-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481424.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:538px;white-space:nowrap" class="ft00">DIVSS—Divide Scalar Single-Precision Floating-Point&#160;Values</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-296&#160;Vol. 2A</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">Operation</p>
<p style="position:absolute;top:123px;left:68px;white-space:nowrap" class="ft04">VDIVSS&#160;(EVEX encoded version)<br/>IF&#160;(EVEX.b = 1)&#160;AND SRC2 *is a&#160;register*</p>
<p style="position:absolute;top:159px;left:88px;white-space:nowrap" class="ft03">THEN</p>
<p style="position:absolute;top:177px;left:115px;white-space:nowrap" class="ft03">SET_RM(EVEX.RC);</p>
<p style="position:absolute;top:195px;left:88px;white-space:nowrap" class="ft03">ELSE&#160;</p>
<p style="position:absolute;top:213px;left:115px;white-space:nowrap" class="ft03">SET_RM(MXCSR.RM);</p>
<p style="position:absolute;top:231px;left:68px;white-space:nowrap" class="ft04">FI;<br/>IF k1[0] or *no writemask*</p>
<p style="position:absolute;top:267px;left:88px;white-space:nowrap" class="ft03">THEN</p>
<p style="position:absolute;top:267px;left:142px;white-space:nowrap" class="ft03">DEST[31:0]&#160;&#160;SRC1[31:0] / SRC2[31:0]</p>
<p style="position:absolute;top:285px;left:88px;white-space:nowrap" class="ft03">ELSE&#160;</p>
<p style="position:absolute;top:303px;left:115px;white-space:nowrap" class="ft03">IF&#160;*merging-masking*</p>
<p style="position:absolute;top:303px;left:331px;white-space:nowrap" class="ft03">;&#160;merging-masking</p>
<p style="position:absolute;top:321px;left:142px;white-space:nowrap" class="ft04">THEN *DEST[31:0] remains unchanged*<br/>ELSE&#160;;&#160;</p>
<p style="position:absolute;top:339px;left:337px;white-space:nowrap" class="ft03">zeroing-masking</p>
<p style="position:absolute;top:357px;left:169px;white-space:nowrap" class="ft03">THEN DEST[31:0]&#160;&#160;0</p>
<p style="position:absolute;top:375px;left:115px;white-space:nowrap" class="ft03">FI;</p>
<p style="position:absolute;top:393px;left:68px;white-space:nowrap" class="ft04">FI;<br/>DEST[127:32]&#160;&#160;SRC1[127:32]<br/>DEST[MAX_VL-1:128]&#160;&#160;0</p>
<p style="position:absolute;top:465px;left:68px;white-space:nowrap" class="ft04">VDIVSS (VEX.128&#160;encoded&#160;version)<br/>DEST[31:0]&#160;SRC1[31:0]&#160;/ SRC2[31:0]<br/>DEST[127:32]&#160;SRC1[127:32]<br/>DEST[MAX_VL-1:128]&#160;0</p>
<p style="position:absolute;top:555px;left:68px;white-space:nowrap" class="ft04">DIVSS&#160;(128-bit Legacy&#160;SSE&#160;version)<br/>DEST[31:0]&#160;DEST[31:0] / SRC[31:0]<br/>DEST[MAX_VL-1:32] (Unmodified)</p>
<p style="position:absolute;top:624px;left:68px;white-space:nowrap" class="ft02">Intel C/C++&#160;Compiler Intrinsic&#160;Equivalent</p>
<p style="position:absolute;top:648px;left:68px;white-space:nowrap" class="ft04">VDIVSS __m128 _mm_mask_div_ss(__m128&#160;s, __mmask8&#160;k, __m128&#160;a, __m128&#160;b);<br/>VDIVSS __m128 _mm_maskz_div_ss(&#160;__mmask8&#160;k, __m128&#160;a, __m128&#160;b);<br/>VDIVSS __m128 _mm_div_round_ss( __m128 a, __m128 b,&#160;int);<br/>VDIVSS __m128 _mm_mask_div_round_ss(__m128&#160;s,&#160;__mmask8 k, __m128 a,&#160;__m128 b,&#160;int);<br/>VDIVSS&#160;__m128 _mm_maskz_div_round_ss( __mmask8 k, __m128 a,&#160;__m128 b,&#160;int);<br/>DIVSS __m128 _mm_div_ss(__m128 a, __m128 b);</p>
<p style="position:absolute;top:772px;left:68px;white-space:nowrap" class="ft02">SIMD Floating-Point&#160;Exceptions</p>
<p style="position:absolute;top:795px;left:68px;white-space:nowrap" class="ft03">Overflow, Underflow,&#160;Invalid, Divide-by-Zero,&#160;Precision, Denormal</p>
<p style="position:absolute;top:829px;left:68px;white-space:nowrap" class="ft02">Other&#160;Exceptions</p>
<p style="position:absolute;top:852px;left:68px;white-space:nowrap" class="ft05">VEX-encoded&#160;instructions, see Exceptions Type&#160;3.<br/>EVEX-encoded instructions,&#160;see Exceptions&#160;Type E3.</p>
</div>
</body>
</html>
