// Seed: 2202941727
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input tri0 id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  type_10 id_5 (
      .id_0(1),
      .id_1(id_4),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_0),
      .id_5(id_1[1]),
      .id_6(1'b0),
      .id_7(!id_2 >= 1),
      .id_8(id_0),
      .id_9()
  );
  logic id_6;
endmodule
