ARM GAS  /tmp/ccyGJues.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	RCC_DeInit:
  27              	.LFB123:
  28              		.file 1 "SPL/src/stm32f4xx_rcc.c"
   1:SPL/src/stm32f4xx_rcc.c **** /**
   2:SPL/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:SPL/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:SPL/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:SPL/src/stm32f4xx_rcc.c ****   * @version V1.0.2
   6:SPL/src/stm32f4xx_rcc.c ****   * @date    05-March-2012
   7:SPL/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:SPL/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:SPL/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:SPL/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:SPL/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:SPL/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:SPL/src/stm32f4xx_rcc.c ****   *
  14:SPL/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:SPL/src/stm32f4xx_rcc.c ****   *               
  16:SPL/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:SPL/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:SPL/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:SPL/src/stm32f4xx_rcc.c ****   *    
  20:SPL/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:SPL/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:SPL/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:SPL/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:SPL/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:SPL/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:SPL/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:SPL/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:SPL/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:SPL/src/stm32f4xx_rcc.c ****   *        
  30:SPL/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
ARM GAS  /tmp/ccyGJues.s 			page 2


  31:SPL/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:SPL/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:SPL/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:SPL/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:SPL/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:SPL/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:SPL/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:SPL/src/stm32f4xx_rcc.c ****   *                        
  39:SPL/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:SPL/src/stm32f4xx_rcc.c ****   *    
  41:SPL/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:SPL/src/stm32f4xx_rcc.c ****   * @attention
  43:SPL/src/stm32f4xx_rcc.c ****   *
  44:SPL/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  45:SPL/src/stm32f4xx_rcc.c ****   *
  46:SPL/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  47:SPL/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  48:SPL/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  49:SPL/src/stm32f4xx_rcc.c ****   *
  50:SPL/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  51:SPL/src/stm32f4xx_rcc.c ****   *
  52:SPL/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  53:SPL/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  54:SPL/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  55:SPL/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  56:SPL/src/stm32f4xx_rcc.c ****   * limitations under the License.
  57:SPL/src/stm32f4xx_rcc.c ****   *
  58:SPL/src/stm32f4xx_rcc.c ****   ******************************************************************************
  59:SPL/src/stm32f4xx_rcc.c ****   */
  60:SPL/src/stm32f4xx_rcc.c **** 
  61:SPL/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  62:SPL/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  63:SPL/src/stm32f4xx_rcc.c **** 
  64:SPL/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  65:SPL/src/stm32f4xx_rcc.c ****   * @{
  66:SPL/src/stm32f4xx_rcc.c ****   */
  67:SPL/src/stm32f4xx_rcc.c **** 
  68:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  69:SPL/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  70:SPL/src/stm32f4xx_rcc.c ****   * @{
  71:SPL/src/stm32f4xx_rcc.c ****   */ 
  72:SPL/src/stm32f4xx_rcc.c **** 
  73:SPL/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  74:SPL/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  75:SPL/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  76:SPL/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  77:SPL/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  78:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  79:SPL/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  80:SPL/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  81:SPL/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  82:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  83:SPL/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  84:SPL/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  85:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  86:SPL/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  87:SPL/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
ARM GAS  /tmp/ccyGJues.s 			page 3


  88:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  89:SPL/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  90:SPL/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  91:SPL/src/stm32f4xx_rcc.c **** 
  92:SPL/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  93:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  94:SPL/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  95:SPL/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  96:SPL/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  97:SPL/src/stm32f4xx_rcc.c **** 
  98:SPL/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  99:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 100:SPL/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 101:SPL/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 102:SPL/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 103:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 104:SPL/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 105:SPL/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 106:SPL/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 107:SPL/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 108:SPL/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 109:SPL/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 110:SPL/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 111:SPL/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 112:SPL/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 113:SPL/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 114:SPL/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 115:SPL/src/stm32f4xx_rcc.c **** 
 116:SPL/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 117:SPL/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 118:SPL/src/stm32f4xx_rcc.c **** 
 119:SPL/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 120:SPL/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 121:SPL/src/stm32f4xx_rcc.c **** 
 122:SPL/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 123:SPL/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 124:SPL/src/stm32f4xx_rcc.c **** 
 125:SPL/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 126:SPL/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 127:SPL/src/stm32f4xx_rcc.c **** 
 128:SPL/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 129:SPL/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 130:SPL/src/stm32f4xx_rcc.c **** 
 131:SPL/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 132:SPL/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 133:SPL/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 134:SPL/src/stm32f4xx_rcc.c **** 
 135:SPL/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 136:SPL/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 137:SPL/src/stm32f4xx_rcc.c **** 
 138:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 139:SPL/src/stm32f4xx_rcc.c ****   * @{
 140:SPL/src/stm32f4xx_rcc.c ****   */ 
 141:SPL/src/stm32f4xx_rcc.c **** 
 142:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 143:SPL/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 144:SPL/src/stm32f4xx_rcc.c ****  *
ARM GAS  /tmp/ccyGJues.s 			page 4


 145:SPL/src/stm32f4xx_rcc.c **** @verbatim   
 146:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================
 147:SPL/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 148:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================  
 149:SPL/src/stm32f4xx_rcc.c **** 
 150:SPL/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 151:SPL/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 152:SPL/src/stm32f4xx_rcc.c ****   
 153:SPL/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 154:SPL/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 155:SPL/src/stm32f4xx_rcc.c **** 
 156:SPL/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 157:SPL/src/stm32f4xx_rcc.c ****      clock source.
 158:SPL/src/stm32f4xx_rcc.c **** 
 159:SPL/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 160:SPL/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 161:SPL/src/stm32f4xx_rcc.c **** 
 162:SPL/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 163:SPL/src/stm32f4xx_rcc.c **** 
 164:SPL/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 165:SPL/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 166:SPL/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 167:SPL/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 168:SPL/src/stm32f4xx_rcc.c **** 
 169:SPL/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 170:SPL/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 171:SPL/src/stm32f4xx_rcc.c ****   
 172:SPL/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 173:SPL/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 174:SPL/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 175:SPL/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 176:SPL/src/stm32f4xx_rcc.c ****      exception vector.   
 177:SPL/src/stm32f4xx_rcc.c **** 
 178:SPL/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 179:SPL/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 180:SPL/src/stm32f4xx_rcc.c **** 
 181:SPL/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 182:SPL/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 183:SPL/src/stm32f4xx_rcc.c **** 
 184:SPL/src/stm32f4xx_rcc.c **** @endverbatim
 185:SPL/src/stm32f4xx_rcc.c ****   * @{
 186:SPL/src/stm32f4xx_rcc.c ****   */
 187:SPL/src/stm32f4xx_rcc.c **** 
 188:SPL/src/stm32f4xx_rcc.c **** /**
 189:SPL/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:SPL/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:SPL/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 192:SPL/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 193:SPL/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:SPL/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 195:SPL/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 196:SPL/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 197:SPL/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 198:SPL/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 199:SPL/src/stm32f4xx_rcc.c ****   * @param  None
 200:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 201:SPL/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/ccyGJues.s 			page 5


 202:SPL/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 203:SPL/src/stm32f4xx_rcc.c **** {
  29              		.loc 1 203 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 204:SPL/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 205:SPL/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  34              		.loc 1 205 3 view .LVU1
  35              		.loc 1 205 11 is_stmt 0 view .LVU2
  36 0000 0A4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F00102 		orr	r2, r2, #1
  39 0008 1A60     		str	r2, [r3]
 206:SPL/src/stm32f4xx_rcc.c **** 
 207:SPL/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 208:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  40              		.loc 1 208 3 is_stmt 1 view .LVU3
  41              		.loc 1 208 13 is_stmt 0 view .LVU4
  42 000a 0021     		movs	r1, #0
  43 000c 9960     		str	r1, [r3, #8]
 209:SPL/src/stm32f4xx_rcc.c **** 
 210:SPL/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 211:SPL/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  44              		.loc 1 211 3 is_stmt 1 view .LVU5
  45              		.loc 1 211 11 is_stmt 0 view .LVU6
  46 000e 1A68     		ldr	r2, [r3]
  47 0010 22F08472 		bic	r2, r2, #17301504
  48 0014 22F48032 		bic	r2, r2, #65536
  49 0018 1A60     		str	r2, [r3]
 212:SPL/src/stm32f4xx_rcc.c **** 
 213:SPL/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 214:SPL/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  50              		.loc 1 214 3 is_stmt 1 view .LVU7
  51              		.loc 1 214 16 is_stmt 0 view .LVU8
  52 001a 054A     		ldr	r2, .L2+4
  53 001c 5A60     		str	r2, [r3, #4]
 215:SPL/src/stm32f4xx_rcc.c **** 
 216:SPL/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 217:SPL/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  54              		.loc 1 217 3 is_stmt 1 view .LVU9
  55              		.loc 1 217 11 is_stmt 0 view .LVU10
  56 001e 1A68     		ldr	r2, [r3]
  57 0020 22F48022 		bic	r2, r2, #262144
  58 0024 1A60     		str	r2, [r3]
 218:SPL/src/stm32f4xx_rcc.c **** 
 219:SPL/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 220:SPL/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  59              		.loc 1 220 3 is_stmt 1 view .LVU11
  60              		.loc 1 220 12 is_stmt 0 view .LVU12
  61 0026 D960     		str	r1, [r3, #12]
 221:SPL/src/stm32f4xx_rcc.c **** }
  62              		.loc 1 221 1 view .LVU13
  63 0028 7047     		bx	lr
  64              	.L3:
  65 002a 00BF     		.align	2
ARM GAS  /tmp/ccyGJues.s 			page 6


  66              	.L2:
  67 002c 00380240 		.word	1073887232
  68 0030 10300024 		.word	603992080
  69              		.cfi_endproc
  70              	.LFE123:
  72              		.section	.text.RCC_HSEConfig,"ax",%progbits
  73              		.align	1
  74              		.global	RCC_HSEConfig
  75              		.syntax unified
  76              		.thumb
  77              		.thumb_func
  78              		.fpu fpv4-sp-d16
  80              	RCC_HSEConfig:
  81              	.LVL0:
  82              	.LFB124:
 222:SPL/src/stm32f4xx_rcc.c **** 
 223:SPL/src/stm32f4xx_rcc.c **** /**
 224:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 225:SPL/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 226:SPL/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 227:SPL/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 228:SPL/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 229:SPL/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 230:SPL/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 231:SPL/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 232:SPL/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 233:SPL/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 234:SPL/src/stm32f4xx_rcc.c ****   *         function.    
 235:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 236:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 237:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 238:SPL/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 239:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 240:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 241:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 242:SPL/src/stm32f4xx_rcc.c ****   */
 243:SPL/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 244:SPL/src/stm32f4xx_rcc.c **** {
  83              		.loc 1 244 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		@ link register save eliminated.
 245:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 246:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
  88              		.loc 1 246 3 view .LVU15
 247:SPL/src/stm32f4xx_rcc.c **** 
 248:SPL/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 249:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
  89              		.loc 1 249 3 view .LVU16
  90              		.loc 1 249 38 is_stmt 0 view .LVU17
  91 0000 024B     		ldr	r3, .L5
  92 0002 0022     		movs	r2, #0
  93 0004 9A70     		strb	r2, [r3, #2]
 250:SPL/src/stm32f4xx_rcc.c **** 
 251:SPL/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 252:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
ARM GAS  /tmp/ccyGJues.s 			page 7


  94              		.loc 1 252 3 is_stmt 1 view .LVU18
  95              		.loc 1 252 38 is_stmt 0 view .LVU19
  96 0006 9870     		strb	r0, [r3, #2]
 253:SPL/src/stm32f4xx_rcc.c **** }
  97              		.loc 1 253 1 view .LVU20
  98 0008 7047     		bx	lr
  99              	.L6:
 100 000a 00BF     		.align	2
 101              	.L5:
 102 000c 00380240 		.word	1073887232
 103              		.cfi_endproc
 104              	.LFE124:
 106              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 107              		.align	1
 108              		.global	RCC_AdjustHSICalibrationValue
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 112              		.fpu fpv4-sp-d16
 114              	RCC_AdjustHSICalibrationValue:
 115              	.LVL1:
 116              	.LFB126:
 254:SPL/src/stm32f4xx_rcc.c **** 
 255:SPL/src/stm32f4xx_rcc.c **** /**
 256:SPL/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 257:SPL/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 258:SPL/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 259:SPL/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 260:SPL/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 261:SPL/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 262:SPL/src/stm32f4xx_rcc.c ****   * @param  None
 263:SPL/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 264:SPL/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 265:SPL/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 266:SPL/src/stm32f4xx_rcc.c ****   */
 267:SPL/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 268:SPL/src/stm32f4xx_rcc.c **** {
 269:SPL/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 270:SPL/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 271:SPL/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 272:SPL/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 273:SPL/src/stm32f4xx_rcc.c ****   do
 274:SPL/src/stm32f4xx_rcc.c ****   {
 275:SPL/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 276:SPL/src/stm32f4xx_rcc.c ****     startupcounter++;
 277:SPL/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 278:SPL/src/stm32f4xx_rcc.c **** 
 279:SPL/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 280:SPL/src/stm32f4xx_rcc.c ****   {
 281:SPL/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 282:SPL/src/stm32f4xx_rcc.c ****   }
 283:SPL/src/stm32f4xx_rcc.c ****   else
 284:SPL/src/stm32f4xx_rcc.c ****   {
 285:SPL/src/stm32f4xx_rcc.c ****     status = ERROR;
 286:SPL/src/stm32f4xx_rcc.c ****   }
 287:SPL/src/stm32f4xx_rcc.c ****   return (status);
 288:SPL/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/ccyGJues.s 			page 8


 289:SPL/src/stm32f4xx_rcc.c **** 
 290:SPL/src/stm32f4xx_rcc.c **** /**
 291:SPL/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 292:SPL/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 293:SPL/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 294:SPL/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 295:SPL/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 296:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 297:SPL/src/stm32f4xx_rcc.c ****   */
 298:SPL/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 299:SPL/src/stm32f4xx_rcc.c **** {
 117              		.loc 1 299 1 is_stmt 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 300:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 122              		.loc 1 300 3 view .LVU22
 301:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 302:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 123              		.loc 1 302 3 view .LVU23
 303:SPL/src/stm32f4xx_rcc.c **** 
 304:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 124              		.loc 1 304 3 view .LVU24
 125              		.loc 1 304 10 is_stmt 0 view .LVU25
 126 0000 034A     		ldr	r2, .L8
 127 0002 1368     		ldr	r3, [r2]
 128              	.LVL2:
 305:SPL/src/stm32f4xx_rcc.c **** 
 306:SPL/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 307:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 129              		.loc 1 307 3 is_stmt 1 view .LVU26
 130              		.loc 1 307 10 is_stmt 0 view .LVU27
 131 0004 23F0F803 		bic	r3, r3, #248
 132              	.LVL3:
 308:SPL/src/stm32f4xx_rcc.c **** 
 309:SPL/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 310:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 133              		.loc 1 310 3 is_stmt 1 view .LVU28
 134              		.loc 1 310 10 is_stmt 0 view .LVU29
 135 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 136              	.LVL4:
 311:SPL/src/stm32f4xx_rcc.c **** 
 312:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 313:SPL/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 137              		.loc 1 313 3 is_stmt 1 view .LVU30
 138              		.loc 1 313 11 is_stmt 0 view .LVU31
 139 000c 1360     		str	r3, [r2]
 314:SPL/src/stm32f4xx_rcc.c **** }
 140              		.loc 1 314 1 view .LVU32
 141 000e 7047     		bx	lr
 142              	.L9:
 143              		.align	2
 144              	.L8:
 145 0010 00380240 		.word	1073887232
 146              		.cfi_endproc
 147              	.LFE126:
ARM GAS  /tmp/ccyGJues.s 			page 9


 149              		.section	.text.RCC_HSICmd,"ax",%progbits
 150              		.align	1
 151              		.global	RCC_HSICmd
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv4-sp-d16
 157              	RCC_HSICmd:
 158              	.LVL5:
 159              	.LFB127:
 315:SPL/src/stm32f4xx_rcc.c **** 
 316:SPL/src/stm32f4xx_rcc.c **** /**
 317:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 318:SPL/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 319:SPL/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 320:SPL/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 321:SPL/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 322:SPL/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 323:SPL/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 324:SPL/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 325:SPL/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 326:SPL/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 327:SPL/src/stm32f4xx_rcc.c ****   *         system clock source.  
 328:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 329:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:SPL/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 331:SPL/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 332:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 333:SPL/src/stm32f4xx_rcc.c ****   */
 334:SPL/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 335:SPL/src/stm32f4xx_rcc.c **** {
 160              		.loc 1 335 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 336:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 337:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 165              		.loc 1 337 3 view .LVU34
 338:SPL/src/stm32f4xx_rcc.c **** 
 339:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 166              		.loc 1 339 3 view .LVU35
 167              		.loc 1 339 34 is_stmt 0 view .LVU36
 168 0000 014B     		ldr	r3, .L11
 169 0002 1860     		str	r0, [r3]
 340:SPL/src/stm32f4xx_rcc.c **** }
 170              		.loc 1 340 1 view .LVU37
 171 0004 7047     		bx	lr
 172              	.L12:
 173 0006 00BF     		.align	2
 174              	.L11:
 175 0008 00004742 		.word	1111949312
 176              		.cfi_endproc
 177              	.LFE127:
 179              		.section	.text.RCC_LSEConfig,"ax",%progbits
 180              		.align	1
 181              		.global	RCC_LSEConfig
ARM GAS  /tmp/ccyGJues.s 			page 10


 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	RCC_LSEConfig:
 188              	.LVL6:
 189              	.LFB128:
 341:SPL/src/stm32f4xx_rcc.c **** 
 342:SPL/src/stm32f4xx_rcc.c **** /**
 343:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 344:SPL/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 345:SPL/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 346:SPL/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 347:SPL/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 348:SPL/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 349:SPL/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 350:SPL/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 351:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 352:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 353:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 354:SPL/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 355:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 356:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 357:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 358:SPL/src/stm32f4xx_rcc.c ****   */
 359:SPL/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 360:SPL/src/stm32f4xx_rcc.c **** {
 190              		.loc 1 360 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 361:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 362:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 195              		.loc 1 362 3 view .LVU39
 363:SPL/src/stm32f4xx_rcc.c **** 
 364:SPL/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 365:SPL/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 366:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 196              		.loc 1 366 3 view .LVU40
 197              		.loc 1 366 34 is_stmt 0 view .LVU41
 198 0000 0A4B     		ldr	r3, .L17
 199 0002 0022     		movs	r2, #0
 200 0004 83F87020 		strb	r2, [r3, #112]
 367:SPL/src/stm32f4xx_rcc.c **** 
 368:SPL/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 369:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 201              		.loc 1 369 3 is_stmt 1 view .LVU42
 202              		.loc 1 369 34 is_stmt 0 view .LVU43
 203 0008 83F87020 		strb	r2, [r3, #112]
 370:SPL/src/stm32f4xx_rcc.c **** 
 371:SPL/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 372:SPL/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 204              		.loc 1 372 3 is_stmt 1 view .LVU44
 205 000c 0128     		cmp	r0, #1
 206 000e 02D0     		beq	.L14
 207 0010 0428     		cmp	r0, #4
ARM GAS  /tmp/ccyGJues.s 			page 11


 208 0012 05D0     		beq	.L15
 209 0014 7047     		bx	lr
 210              	.L14:
 373:SPL/src/stm32f4xx_rcc.c ****   {
 374:SPL/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 375:SPL/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 376:SPL/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 211              		.loc 1 376 7 view .LVU45
 212              		.loc 1 376 38 is_stmt 0 view .LVU46
 213 0016 054B     		ldr	r3, .L17
 214 0018 0122     		movs	r2, #1
 215 001a 83F87020 		strb	r2, [r3, #112]
 377:SPL/src/stm32f4xx_rcc.c ****       break;
 216              		.loc 1 377 7 is_stmt 1 view .LVU47
 217 001e 7047     		bx	lr
 218              	.L15:
 378:SPL/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 379:SPL/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 380:SPL/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 219              		.loc 1 380 7 view .LVU48
 220              		.loc 1 380 38 is_stmt 0 view .LVU49
 221 0020 024B     		ldr	r3, .L17
 222 0022 0522     		movs	r2, #5
 223 0024 83F87020 		strb	r2, [r3, #112]
 381:SPL/src/stm32f4xx_rcc.c ****       break;
 224              		.loc 1 381 7 is_stmt 1 view .LVU50
 382:SPL/src/stm32f4xx_rcc.c ****     default:
 383:SPL/src/stm32f4xx_rcc.c ****       break;
 384:SPL/src/stm32f4xx_rcc.c ****   }
 385:SPL/src/stm32f4xx_rcc.c **** }
 225              		.loc 1 385 1 is_stmt 0 view .LVU51
 226 0028 7047     		bx	lr
 227              	.L18:
 228 002a 00BF     		.align	2
 229              	.L17:
 230 002c 00380240 		.word	1073887232
 231              		.cfi_endproc
 232              	.LFE128:
 234              		.section	.text.RCC_LSICmd,"ax",%progbits
 235              		.align	1
 236              		.global	RCC_LSICmd
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu fpv4-sp-d16
 242              	RCC_LSICmd:
 243              	.LVL7:
 244              	.LFB129:
 386:SPL/src/stm32f4xx_rcc.c **** 
 387:SPL/src/stm32f4xx_rcc.c **** /**
 388:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 389:SPL/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 390:SPL/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 391:SPL/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 392:SPL/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 393:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 394:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
ARM GAS  /tmp/ccyGJues.s 			page 12


 395:SPL/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 396:SPL/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 397:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 398:SPL/src/stm32f4xx_rcc.c ****   */
 399:SPL/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 400:SPL/src/stm32f4xx_rcc.c **** {
 245              		.loc 1 400 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 401:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 402:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 250              		.loc 1 402 3 view .LVU53
 403:SPL/src/stm32f4xx_rcc.c **** 
 404:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 251              		.loc 1 404 3 view .LVU54
 252              		.loc 1 404 35 is_stmt 0 view .LVU55
 253 0000 014B     		ldr	r3, .L20
 254 0002 C3F8800E 		str	r0, [r3, #3712]
 405:SPL/src/stm32f4xx_rcc.c **** }
 255              		.loc 1 405 1 view .LVU56
 256 0006 7047     		bx	lr
 257              	.L21:
 258              		.align	2
 259              	.L20:
 260 0008 00004742 		.word	1111949312
 261              		.cfi_endproc
 262              	.LFE129:
 264              		.section	.text.RCC_PLLConfig,"ax",%progbits
 265              		.align	1
 266              		.global	RCC_PLLConfig
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	RCC_PLLConfig:
 273              	.LVL8:
 274              	.LFB130:
 406:SPL/src/stm32f4xx_rcc.c **** 
 407:SPL/src/stm32f4xx_rcc.c **** /**
 408:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 409:SPL/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 410:SPL/src/stm32f4xx_rcc.c ****   *  
 411:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 412:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 413:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 414:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 415:SPL/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 416:SPL/src/stm32f4xx_rcc.c ****   *  
 417:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 418:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 419:SPL/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 420:SPL/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 421:SPL/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 422:SPL/src/stm32f4xx_rcc.c ****   *  
 423:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
ARM GAS  /tmp/ccyGJues.s 			page 13


 424:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 425:SPL/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 426:SPL/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 427:SPL/src/stm32f4xx_rcc.c ****   *   
 428:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 429:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 430:SPL/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 431:SPL/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 432:SPL/src/stm32f4xx_rcc.c ****   *  
 433:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 434:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 435:SPL/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 436:SPL/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 437:SPL/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 438:SPL/src/stm32f4xx_rcc.c ****   *         correctly.
 439:SPL/src/stm32f4xx_rcc.c ****   *   
 440:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 441:SPL/src/stm32f4xx_rcc.c ****   */
 442:SPL/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 443:SPL/src/stm32f4xx_rcc.c **** {
 275              		.loc 1 443 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 4, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 444:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 445:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 280              		.loc 1 445 3 view .LVU58
 446:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 281              		.loc 1 446 3 view .LVU59
 447:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 282              		.loc 1 447 3 view .LVU60
 448:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 283              		.loc 1 448 3 view .LVU61
 449:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 284              		.loc 1 449 3 view .LVU62
 450:SPL/src/stm32f4xx_rcc.c **** 
 451:SPL/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 285              		.loc 1 451 3 view .LVU63
 286              		.loc 1 451 23 is_stmt 0 view .LVU64
 287 0000 41EA8211 		orr	r1, r1, r2, lsl #6
 288              	.LVL9:
 289              		.loc 1 451 47 view .LVU65
 290 0004 5B08     		lsrs	r3, r3, #1
 291              	.LVL10:
 292              		.loc 1 451 53 view .LVU66
 293 0006 013B     		subs	r3, r3, #1
 294              		.loc 1 451 37 view .LVU67
 295 0008 41EA0341 		orr	r1, r1, r3, lsl #16
 296              		.loc 1 451 64 view .LVU68
 297 000c 0143     		orrs	r1, r1, r0
 298              		.loc 1 451 82 view .LVU69
 299 000e 0098     		ldr	r0, [sp]
 300              	.LVL11:
 301              		.loc 1 451 82 view .LVU70
 302 0010 41EA0061 		orr	r1, r1, r0, lsl #24
 303              		.loc 1 451 16 view .LVU71
ARM GAS  /tmp/ccyGJues.s 			page 14


 304 0014 014B     		ldr	r3, .L23
 305 0016 5960     		str	r1, [r3, #4]
 306              	.LVL12:
 452:SPL/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 453:SPL/src/stm32f4xx_rcc.c **** }
 307              		.loc 1 453 1 view .LVU72
 308 0018 7047     		bx	lr
 309              	.L24:
 310 001a 00BF     		.align	2
 311              	.L23:
 312 001c 00380240 		.word	1073887232
 313              		.cfi_endproc
 314              	.LFE130:
 316              		.section	.text.RCC_PLLCmd,"ax",%progbits
 317              		.align	1
 318              		.global	RCC_PLLCmd
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	RCC_PLLCmd:
 325              	.LVL13:
 326              	.LFB131:
 454:SPL/src/stm32f4xx_rcc.c **** 
 455:SPL/src/stm32f4xx_rcc.c **** /**
 456:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 457:SPL/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 458:SPL/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 459:SPL/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 460:SPL/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 461:SPL/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 462:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 463:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 464:SPL/src/stm32f4xx_rcc.c ****   */
 465:SPL/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 466:SPL/src/stm32f4xx_rcc.c **** {
 327              		.loc 1 466 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 467:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 468:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332              		.loc 1 468 3 view .LVU74
 469:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 333              		.loc 1 469 3 view .LVU75
 334              		.loc 1 469 34 is_stmt 0 view .LVU76
 335 0000 014B     		ldr	r3, .L26
 336 0002 1866     		str	r0, [r3, #96]
 470:SPL/src/stm32f4xx_rcc.c **** }
 337              		.loc 1 470 1 view .LVU77
 338 0004 7047     		bx	lr
 339              	.L27:
 340 0006 00BF     		.align	2
 341              	.L26:
 342 0008 00004742 		.word	1111949312
 343              		.cfi_endproc
ARM GAS  /tmp/ccyGJues.s 			page 15


 344              	.LFE131:
 346              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 347              		.align	1
 348              		.global	RCC_PLLI2SConfig
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	RCC_PLLI2SConfig:
 355              	.LVL14:
 356              	.LFB132:
 471:SPL/src/stm32f4xx_rcc.c **** 
 472:SPL/src/stm32f4xx_rcc.c **** /**
 473:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 474:SPL/src/stm32f4xx_rcc.c ****   *  
 475:SPL/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 476:SPL/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 477:SPL/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 478:SPL/src/stm32f4xx_rcc.c ****   *             
 479:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 480:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 481:SPL/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 482:SPL/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 483:SPL/src/stm32f4xx_rcc.c ****   *    
 484:SPL/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 485:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 486:SPL/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 487:SPL/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 488:SPL/src/stm32f4xx_rcc.c ****   *   
 489:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 490:SPL/src/stm32f4xx_rcc.c ****   */
 491:SPL/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 492:SPL/src/stm32f4xx_rcc.c **** {
 357              		.loc 1 492 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 493:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 494:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 362              		.loc 1 494 3 view .LVU79
 495:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 363              		.loc 1 495 3 view .LVU80
 496:SPL/src/stm32f4xx_rcc.c **** 
 497:SPL/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 364              		.loc 1 497 3 view .LVU81
 365              		.loc 1 497 47 is_stmt 0 view .LVU82
 366 0000 0907     		lsls	r1, r1, #28
 367              	.LVL15:
 368              		.loc 1 497 36 view .LVU83
 369 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 370              		.loc 1 497 19 view .LVU84
 371 0006 024B     		ldr	r3, .L29
 372 0008 C3F88410 		str	r1, [r3, #132]
 498:SPL/src/stm32f4xx_rcc.c **** }
 373              		.loc 1 498 1 view .LVU85
 374 000c 7047     		bx	lr
ARM GAS  /tmp/ccyGJues.s 			page 16


 375              	.L30:
 376 000e 00BF     		.align	2
 377              	.L29:
 378 0010 00380240 		.word	1073887232
 379              		.cfi_endproc
 380              	.LFE132:
 382              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 383              		.align	1
 384              		.global	RCC_PLLI2SCmd
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu fpv4-sp-d16
 390              	RCC_PLLI2SCmd:
 391              	.LVL16:
 392              	.LFB133:
 499:SPL/src/stm32f4xx_rcc.c **** 
 500:SPL/src/stm32f4xx_rcc.c **** /**
 501:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 502:SPL/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 503:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 504:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 505:SPL/src/stm32f4xx_rcc.c ****   */
 506:SPL/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 507:SPL/src/stm32f4xx_rcc.c **** {
 393              		.loc 1 507 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 508:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 509:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 398              		.loc 1 509 3 view .LVU87
 510:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 399              		.loc 1 510 3 view .LVU88
 400              		.loc 1 510 37 is_stmt 0 view .LVU89
 401 0000 014B     		ldr	r3, .L32
 402 0002 9866     		str	r0, [r3, #104]
 511:SPL/src/stm32f4xx_rcc.c **** }
 403              		.loc 1 511 1 view .LVU90
 404 0004 7047     		bx	lr
 405              	.L33:
 406 0006 00BF     		.align	2
 407              	.L32:
 408 0008 00004742 		.word	1111949312
 409              		.cfi_endproc
 410              	.LFE133:
 412              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 413              		.align	1
 414              		.global	RCC_ClockSecuritySystemCmd
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 418              		.fpu fpv4-sp-d16
 420              	RCC_ClockSecuritySystemCmd:
 421              	.LVL17:
 422              	.LFB134:
ARM GAS  /tmp/ccyGJues.s 			page 17


 512:SPL/src/stm32f4xx_rcc.c **** 
 513:SPL/src/stm32f4xx_rcc.c **** /**
 514:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 515:SPL/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 516:SPL/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 517:SPL/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 518:SPL/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 519:SPL/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 520:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 521:SPL/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 522:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 523:SPL/src/stm32f4xx_rcc.c ****   */
 524:SPL/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 525:SPL/src/stm32f4xx_rcc.c **** {
 423              		.loc 1 525 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 526:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 527:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 428              		.loc 1 527 3 view .LVU92
 528:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 429              		.loc 1 528 3 view .LVU93
 430              		.loc 1 528 34 is_stmt 0 view .LVU94
 431 0000 014B     		ldr	r3, .L35
 432 0002 D864     		str	r0, [r3, #76]
 529:SPL/src/stm32f4xx_rcc.c **** }
 433              		.loc 1 529 1 view .LVU95
 434 0004 7047     		bx	lr
 435              	.L36:
 436 0006 00BF     		.align	2
 437              	.L35:
 438 0008 00004742 		.word	1111949312
 439              		.cfi_endproc
 440              	.LFE134:
 442              		.section	.text.RCC_MCO1Config,"ax",%progbits
 443              		.align	1
 444              		.global	RCC_MCO1Config
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu fpv4-sp-d16
 450              	RCC_MCO1Config:
 451              	.LVL18:
 452              	.LFB135:
 530:SPL/src/stm32f4xx_rcc.c **** 
 531:SPL/src/stm32f4xx_rcc.c **** /**
 532:SPL/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 533:SPL/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 534:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 535:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 537:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 538:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 539:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 540:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
ARM GAS  /tmp/ccyGJues.s 			page 18


 541:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 542:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 543:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 544:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 545:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 546:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 547:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 548:SPL/src/stm32f4xx_rcc.c ****   */
 549:SPL/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 550:SPL/src/stm32f4xx_rcc.c **** {
 453              		.loc 1 550 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 551:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 458              		.loc 1 551 3 view .LVU97
 552:SPL/src/stm32f4xx_rcc.c ****   
 553:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 554:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 459              		.loc 1 554 3 view .LVU98
 555:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 460              		.loc 1 555 3 view .LVU99
 556:SPL/src/stm32f4xx_rcc.c **** 
 557:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 461              		.loc 1 557 3 view .LVU100
 462              		.loc 1 557 10 is_stmt 0 view .LVU101
 463 0000 034A     		ldr	r2, .L38
 464 0002 9368     		ldr	r3, [r2, #8]
 465              	.LVL19:
 558:SPL/src/stm32f4xx_rcc.c **** 
 559:SPL/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 560:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 466              		.loc 1 560 3 is_stmt 1 view .LVU102
 467              		.loc 1 560 10 is_stmt 0 view .LVU103
 468 0004 23F0EC63 		bic	r3, r3, #123731968
 469              	.LVL20:
 561:SPL/src/stm32f4xx_rcc.c **** 
 562:SPL/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 563:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 470              		.loc 1 563 3 is_stmt 1 view .LVU104
 471              		.loc 1 563 28 is_stmt 0 view .LVU105
 472 0008 0843     		orrs	r0, r0, r1
 473              	.LVL21:
 474              		.loc 1 563 10 view .LVU106
 475 000a 1843     		orrs	r0, r0, r3
 476              	.LVL22:
 564:SPL/src/stm32f4xx_rcc.c **** 
 565:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 566:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 477              		.loc 1 566 3 is_stmt 1 view .LVU107
 478              		.loc 1 566 13 is_stmt 0 view .LVU108
 479 000c 9060     		str	r0, [r2, #8]
 567:SPL/src/stm32f4xx_rcc.c **** }
 480              		.loc 1 567 1 view .LVU109
 481 000e 7047     		bx	lr
 482              	.L39:
ARM GAS  /tmp/ccyGJues.s 			page 19


 483              		.align	2
 484              	.L38:
 485 0010 00380240 		.word	1073887232
 486              		.cfi_endproc
 487              	.LFE135:
 489              		.section	.text.RCC_MCO2Config,"ax",%progbits
 490              		.align	1
 491              		.global	RCC_MCO2Config
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 495              		.fpu fpv4-sp-d16
 497              	RCC_MCO2Config:
 498              	.LVL23:
 499              	.LFB136:
 568:SPL/src/stm32f4xx_rcc.c **** 
 569:SPL/src/stm32f4xx_rcc.c **** /**
 570:SPL/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 571:SPL/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 572:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 573:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 575:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 576:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 577:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 578:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 579:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 580:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 581:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 582:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 583:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 584:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 585:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 586:SPL/src/stm32f4xx_rcc.c ****   */
 587:SPL/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 588:SPL/src/stm32f4xx_rcc.c **** {
 500              		.loc 1 588 1 is_stmt 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 589:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 505              		.loc 1 589 3 view .LVU111
 590:SPL/src/stm32f4xx_rcc.c ****   
 591:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 592:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 506              		.loc 1 592 3 view .LVU112
 593:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 507              		.loc 1 593 3 view .LVU113
 594:SPL/src/stm32f4xx_rcc.c ****   
 595:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 508              		.loc 1 595 3 view .LVU114
 509              		.loc 1 595 10 is_stmt 0 view .LVU115
 510 0000 034A     		ldr	r2, .L41
 511 0002 9368     		ldr	r3, [r2, #8]
 512              	.LVL24:
 596:SPL/src/stm32f4xx_rcc.c ****   
ARM GAS  /tmp/ccyGJues.s 			page 20


 597:SPL/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 598:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 513              		.loc 1 598 3 is_stmt 1 view .LVU116
 514              		.loc 1 598 10 is_stmt 0 view .LVU117
 515 0004 23F07843 		bic	r3, r3, #-134217728
 516              	.LVL25:
 599:SPL/src/stm32f4xx_rcc.c **** 
 600:SPL/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 601:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 517              		.loc 1 601 3 is_stmt 1 view .LVU118
 518              		.loc 1 601 28 is_stmt 0 view .LVU119
 519 0008 0843     		orrs	r0, r0, r1
 520              	.LVL26:
 521              		.loc 1 601 10 view .LVU120
 522 000a 1843     		orrs	r0, r0, r3
 523              	.LVL27:
 602:SPL/src/stm32f4xx_rcc.c **** 
 603:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 604:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 524              		.loc 1 604 3 is_stmt 1 view .LVU121
 525              		.loc 1 604 13 is_stmt 0 view .LVU122
 526 000c 9060     		str	r0, [r2, #8]
 605:SPL/src/stm32f4xx_rcc.c **** }
 527              		.loc 1 605 1 view .LVU123
 528 000e 7047     		bx	lr
 529              	.L42:
 530              		.align	2
 531              	.L41:
 532 0010 00380240 		.word	1073887232
 533              		.cfi_endproc
 534              	.LFE136:
 536              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 537              		.align	1
 538              		.global	RCC_SYSCLKConfig
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 542              		.fpu fpv4-sp-d16
 544              	RCC_SYSCLKConfig:
 545              	.LVL28:
 546              	.LFB137:
 606:SPL/src/stm32f4xx_rcc.c **** 
 607:SPL/src/stm32f4xx_rcc.c **** /**
 608:SPL/src/stm32f4xx_rcc.c ****   * @}
 609:SPL/src/stm32f4xx_rcc.c ****   */
 610:SPL/src/stm32f4xx_rcc.c **** 
 611:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 612:SPL/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 613:SPL/src/stm32f4xx_rcc.c ****  *
 614:SPL/src/stm32f4xx_rcc.c **** @verbatim   
 615:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================
 616:SPL/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 617:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================  
 618:SPL/src/stm32f4xx_rcc.c **** 
 619:SPL/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 620:SPL/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 621:SPL/src/stm32f4xx_rcc.c ****   
ARM GAS  /tmp/ccyGJues.s 			page 21


 622:SPL/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 623:SPL/src/stm32f4xx_rcc.c ****      HSE and PLL.
 624:SPL/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 625:SPL/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 626:SPL/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 627:SPL/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 628:SPL/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 629:SPL/src/stm32f4xx_rcc.c **** 
 630:SPL/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 631:SPL/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 632:SPL/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 633:SPL/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 634:SPL/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 635:SPL/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 636:SPL/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 637:SPL/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 638:SPL/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 639:SPL/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 640:SPL/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 641:SPL/src/stm32f4xx_rcc.c ****        
 642:SPL/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 643:SPL/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 644:SPL/src/stm32f4xx_rcc.c ****      adapted accordingly:
 645:SPL/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 646:SPL/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 647:SPL/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 648:SPL/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 649:SPL/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 650:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 651:SPL/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 652:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 653:SPL/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 654:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 655:SPL/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 656:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:SPL/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 658:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:SPL/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 660:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 661:SPL/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 662:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 663:SPL/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 664:SPL/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 665:SPL/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 666:SPL/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 667:SPL/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 668:SPL/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 669:SPL/src/stm32f4xx_rcc.c **** 
 670:SPL/src/stm32f4xx_rcc.c **** @endverbatim
 671:SPL/src/stm32f4xx_rcc.c ****   * @{
 672:SPL/src/stm32f4xx_rcc.c ****   */
 673:SPL/src/stm32f4xx_rcc.c **** 
 674:SPL/src/stm32f4xx_rcc.c **** /**
 675:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 676:SPL/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 677:SPL/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 678:SPL/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
ARM GAS  /tmp/ccyGJues.s 			page 22


 679:SPL/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 680:SPL/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 681:SPL/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 682:SPL/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 683:SPL/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 684:SPL/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 685:SPL/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 686:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 687:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 688:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 689:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 690:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 691:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 692:SPL/src/stm32f4xx_rcc.c ****   */
 693:SPL/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 694:SPL/src/stm32f4xx_rcc.c **** {
 547              		.loc 1 694 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 695:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 552              		.loc 1 695 3 view .LVU125
 696:SPL/src/stm32f4xx_rcc.c **** 
 697:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 698:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 553              		.loc 1 698 3 view .LVU126
 699:SPL/src/stm32f4xx_rcc.c **** 
 700:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 554              		.loc 1 700 3 view .LVU127
 555              		.loc 1 700 10 is_stmt 0 view .LVU128
 556 0000 034A     		ldr	r2, .L44
 557 0002 9368     		ldr	r3, [r2, #8]
 558              	.LVL29:
 701:SPL/src/stm32f4xx_rcc.c **** 
 702:SPL/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 703:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 559              		.loc 1 703 3 is_stmt 1 view .LVU129
 560              		.loc 1 703 10 is_stmt 0 view .LVU130
 561 0004 23F00303 		bic	r3, r3, #3
 562              	.LVL30:
 704:SPL/src/stm32f4xx_rcc.c **** 
 705:SPL/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 706:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 563              		.loc 1 706 3 is_stmt 1 view .LVU131
 564              		.loc 1 706 10 is_stmt 0 view .LVU132
 565 0008 0343     		orrs	r3, r3, r0
 566              	.LVL31:
 707:SPL/src/stm32f4xx_rcc.c **** 
 708:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 709:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 567              		.loc 1 709 3 is_stmt 1 view .LVU133
 568              		.loc 1 709 13 is_stmt 0 view .LVU134
 569 000a 9360     		str	r3, [r2, #8]
 710:SPL/src/stm32f4xx_rcc.c **** }
 570              		.loc 1 710 1 view .LVU135
 571 000c 7047     		bx	lr
ARM GAS  /tmp/ccyGJues.s 			page 23


 572              	.L45:
 573 000e 00BF     		.align	2
 574              	.L44:
 575 0010 00380240 		.word	1073887232
 576              		.cfi_endproc
 577              	.LFE137:
 579              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 580              		.align	1
 581              		.global	RCC_GetSYSCLKSource
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 585              		.fpu fpv4-sp-d16
 587              	RCC_GetSYSCLKSource:
 588              	.LFB138:
 711:SPL/src/stm32f4xx_rcc.c **** 
 712:SPL/src/stm32f4xx_rcc.c **** /**
 713:SPL/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 714:SPL/src/stm32f4xx_rcc.c ****   * @param  None
 715:SPL/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 716:SPL/src/stm32f4xx_rcc.c ****   *         of the following:
 717:SPL/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 718:SPL/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 719:SPL/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 720:SPL/src/stm32f4xx_rcc.c ****   */
 721:SPL/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 722:SPL/src/stm32f4xx_rcc.c **** {
 589              		.loc 1 722 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		@ link register save eliminated.
 723:SPL/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 594              		.loc 1 723 3 view .LVU137
 595              		.loc 1 723 24 is_stmt 0 view .LVU138
 596 0000 024B     		ldr	r3, .L47
 597 0002 9868     		ldr	r0, [r3, #8]
 724:SPL/src/stm32f4xx_rcc.c **** }
 598              		.loc 1 724 1 view .LVU139
 599 0004 00F00C00 		and	r0, r0, #12
 600 0008 7047     		bx	lr
 601              	.L48:
 602 000a 00BF     		.align	2
 603              	.L47:
 604 000c 00380240 		.word	1073887232
 605              		.cfi_endproc
 606              	.LFE138:
 608              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 609              		.align	1
 610              		.global	RCC_HCLKConfig
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu fpv4-sp-d16
 616              	RCC_HCLKConfig:
 617              	.LVL32:
 618              	.LFB139:
ARM GAS  /tmp/ccyGJues.s 			page 24


 725:SPL/src/stm32f4xx_rcc.c **** 
 726:SPL/src/stm32f4xx_rcc.c **** /**
 727:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 728:SPL/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 729:SPL/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 730:SPL/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 731:SPL/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 732:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 733:SPL/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 734:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 735:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 736:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 737:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 738:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 739:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 740:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 741:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 742:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 743:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 744:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 745:SPL/src/stm32f4xx_rcc.c ****   */
 746:SPL/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 747:SPL/src/stm32f4xx_rcc.c **** {
 619              		.loc 1 747 1 is_stmt 1 view -0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 748:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 624              		.loc 1 748 3 view .LVU141
 749:SPL/src/stm32f4xx_rcc.c ****   
 750:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 751:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 625              		.loc 1 751 3 view .LVU142
 752:SPL/src/stm32f4xx_rcc.c **** 
 753:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 626              		.loc 1 753 3 view .LVU143
 627              		.loc 1 753 10 is_stmt 0 view .LVU144
 628 0000 034A     		ldr	r2, .L50
 629 0002 9368     		ldr	r3, [r2, #8]
 630              	.LVL33:
 754:SPL/src/stm32f4xx_rcc.c **** 
 755:SPL/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 756:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 631              		.loc 1 756 3 is_stmt 1 view .LVU145
 632              		.loc 1 756 10 is_stmt 0 view .LVU146
 633 0004 23F0F003 		bic	r3, r3, #240
 634              	.LVL34:
 757:SPL/src/stm32f4xx_rcc.c **** 
 758:SPL/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 759:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 635              		.loc 1 759 3 is_stmt 1 view .LVU147
 636              		.loc 1 759 10 is_stmt 0 view .LVU148
 637 0008 0343     		orrs	r3, r3, r0
 638              	.LVL35:
 760:SPL/src/stm32f4xx_rcc.c **** 
 761:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
ARM GAS  /tmp/ccyGJues.s 			page 25


 762:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 639              		.loc 1 762 3 is_stmt 1 view .LVU149
 640              		.loc 1 762 13 is_stmt 0 view .LVU150
 641 000a 9360     		str	r3, [r2, #8]
 763:SPL/src/stm32f4xx_rcc.c **** }
 642              		.loc 1 763 1 view .LVU151
 643 000c 7047     		bx	lr
 644              	.L51:
 645 000e 00BF     		.align	2
 646              	.L50:
 647 0010 00380240 		.word	1073887232
 648              		.cfi_endproc
 649              	.LFE139:
 651              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 652              		.align	1
 653              		.global	RCC_PCLK1Config
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 657              		.fpu fpv4-sp-d16
 659              	RCC_PCLK1Config:
 660              	.LVL36:
 661              	.LFB140:
 764:SPL/src/stm32f4xx_rcc.c **** 
 765:SPL/src/stm32f4xx_rcc.c **** 
 766:SPL/src/stm32f4xx_rcc.c **** /**
 767:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 768:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 769:SPL/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 770:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 771:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 772:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 773:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 774:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 775:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 776:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 777:SPL/src/stm32f4xx_rcc.c ****   */
 778:SPL/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 779:SPL/src/stm32f4xx_rcc.c **** {
 662              		.loc 1 779 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 780:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 667              		.loc 1 780 3 view .LVU153
 781:SPL/src/stm32f4xx_rcc.c **** 
 782:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 783:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 668              		.loc 1 783 3 view .LVU154
 784:SPL/src/stm32f4xx_rcc.c **** 
 785:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 669              		.loc 1 785 3 view .LVU155
 670              		.loc 1 785 10 is_stmt 0 view .LVU156
 671 0000 034A     		ldr	r2, .L53
 672 0002 9368     		ldr	r3, [r2, #8]
 673              	.LVL37:
ARM GAS  /tmp/ccyGJues.s 			page 26


 786:SPL/src/stm32f4xx_rcc.c **** 
 787:SPL/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 788:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 674              		.loc 1 788 3 is_stmt 1 view .LVU157
 675              		.loc 1 788 10 is_stmt 0 view .LVU158
 676 0004 23F4E053 		bic	r3, r3, #7168
 677              	.LVL38:
 789:SPL/src/stm32f4xx_rcc.c **** 
 790:SPL/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 791:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 678              		.loc 1 791 3 is_stmt 1 view .LVU159
 679              		.loc 1 791 10 is_stmt 0 view .LVU160
 680 0008 0343     		orrs	r3, r3, r0
 681              	.LVL39:
 792:SPL/src/stm32f4xx_rcc.c **** 
 793:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 794:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 682              		.loc 1 794 3 is_stmt 1 view .LVU161
 683              		.loc 1 794 13 is_stmt 0 view .LVU162
 684 000a 9360     		str	r3, [r2, #8]
 795:SPL/src/stm32f4xx_rcc.c **** }
 685              		.loc 1 795 1 view .LVU163
 686 000c 7047     		bx	lr
 687              	.L54:
 688 000e 00BF     		.align	2
 689              	.L53:
 690 0010 00380240 		.word	1073887232
 691              		.cfi_endproc
 692              	.LFE140:
 694              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 695              		.align	1
 696              		.global	RCC_PCLK2Config
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 700              		.fpu fpv4-sp-d16
 702              	RCC_PCLK2Config:
 703              	.LVL40:
 704              	.LFB141:
 796:SPL/src/stm32f4xx_rcc.c **** 
 797:SPL/src/stm32f4xx_rcc.c **** /**
 798:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 799:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 800:SPL/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 801:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 802:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 803:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 804:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 805:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 806:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 807:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 808:SPL/src/stm32f4xx_rcc.c ****   */
 809:SPL/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 810:SPL/src/stm32f4xx_rcc.c **** {
 705              		.loc 1 810 1 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccyGJues.s 			page 27


 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 811:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 710              		.loc 1 811 3 view .LVU165
 812:SPL/src/stm32f4xx_rcc.c **** 
 813:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 814:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 711              		.loc 1 814 3 view .LVU166
 815:SPL/src/stm32f4xx_rcc.c **** 
 816:SPL/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 712              		.loc 1 816 3 view .LVU167
 713              		.loc 1 816 10 is_stmt 0 view .LVU168
 714 0000 034A     		ldr	r2, .L56
 715 0002 9368     		ldr	r3, [r2, #8]
 716              	.LVL41:
 817:SPL/src/stm32f4xx_rcc.c **** 
 818:SPL/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 819:SPL/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 717              		.loc 1 819 3 is_stmt 1 view .LVU169
 718              		.loc 1 819 10 is_stmt 0 view .LVU170
 719 0004 23F46043 		bic	r3, r3, #57344
 720              	.LVL42:
 820:SPL/src/stm32f4xx_rcc.c **** 
 821:SPL/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 822:SPL/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 721              		.loc 1 822 3 is_stmt 1 view .LVU171
 722              		.loc 1 822 10 is_stmt 0 view .LVU172
 723 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 724              	.LVL43:
 823:SPL/src/stm32f4xx_rcc.c **** 
 824:SPL/src/stm32f4xx_rcc.c ****   /* Store the new value */
 825:SPL/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 725              		.loc 1 825 3 is_stmt 1 view .LVU173
 726              		.loc 1 825 13 is_stmt 0 view .LVU174
 727 000c 9360     		str	r3, [r2, #8]
 826:SPL/src/stm32f4xx_rcc.c **** }
 728              		.loc 1 826 1 view .LVU175
 729 000e 7047     		bx	lr
 730              	.L57:
 731              		.align	2
 732              	.L56:
 733 0010 00380240 		.word	1073887232
 734              		.cfi_endproc
 735              	.LFE141:
 737              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 738              		.align	1
 739              		.global	RCC_GetClocksFreq
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 743              		.fpu fpv4-sp-d16
 745              	RCC_GetClocksFreq:
 746              	.LVL44:
 747              	.LFB142:
 827:SPL/src/stm32f4xx_rcc.c **** 
 828:SPL/src/stm32f4xx_rcc.c **** /**
 829:SPL/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
ARM GAS  /tmp/ccyGJues.s 			page 28


 830:SPL/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 831:SPL/src/stm32f4xx_rcc.c ****   * 
 832:SPL/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 833:SPL/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 834:SPL/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 835:SPL/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:SPL/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:SPL/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 838:SPL/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 839:SPL/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 840:SPL/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:SPL/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 842:SPL/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 843:SPL/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:SPL/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:SPL/src/stm32f4xx_rcc.c ****   *                have wrong result.
 846:SPL/src/stm32f4xx_rcc.c ****   *                
 847:SPL/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:SPL/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 849:SPL/src/stm32f4xx_rcc.c ****   *   
 850:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 851:SPL/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 852:SPL/src/stm32f4xx_rcc.c ****   *     
 853:SPL/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 854:SPL/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 855:SPL/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 856:SPL/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 857:SPL/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 858:SPL/src/stm32f4xx_rcc.c ****   *    
 859:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 860:SPL/src/stm32f4xx_rcc.c ****   */
 861:SPL/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 862:SPL/src/stm32f4xx_rcc.c **** {
 748              		.loc 1 862 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 753              		.loc 1 862 1 is_stmt 0 view .LVU177
 754 0000 10B4     		push	{r4}
 755              	.LCFI0:
 756              		.cfi_def_cfa_offset 4
 757              		.cfi_offset 4, -4
 863:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 758              		.loc 1 863 3 is_stmt 1 view .LVU178
 759              	.LVL45:
 864:SPL/src/stm32f4xx_rcc.c **** 
 865:SPL/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 866:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 760              		.loc 1 866 3 view .LVU179
 761              		.loc 1 866 12 is_stmt 0 view .LVU180
 762 0002 294B     		ldr	r3, .L67
 763 0004 9B68     		ldr	r3, [r3, #8]
 764              		.loc 1 866 7 view .LVU181
 765 0006 03F00C03 		and	r3, r3, #12
 766              	.LVL46:
 867:SPL/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccyGJues.s 			page 29


 868:SPL/src/stm32f4xx_rcc.c ****   switch (tmp)
 767              		.loc 1 868 3 is_stmt 1 view .LVU182
 768 000a 042B     		cmp	r3, #4
 769 000c 23D0     		beq	.L59
 770 000e 082B     		cmp	r3, #8
 771 0010 24D0     		beq	.L60
 772 0012 13B1     		cbz	r3, .L66
 869:SPL/src/stm32f4xx_rcc.c ****   {
 870:SPL/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 871:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 872:SPL/src/stm32f4xx_rcc.c ****       break;
 873:SPL/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 874:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 875:SPL/src/stm32f4xx_rcc.c ****       break;
 876:SPL/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 877:SPL/src/stm32f4xx_rcc.c **** 
 878:SPL/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 879:SPL/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 880:SPL/src/stm32f4xx_rcc.c ****          */    
 881:SPL/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 882:SPL/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 883:SPL/src/stm32f4xx_rcc.c ****       
 884:SPL/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 885:SPL/src/stm32f4xx_rcc.c ****       {
 886:SPL/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 887:SPL/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 888:SPL/src/stm32f4xx_rcc.c ****       }
 889:SPL/src/stm32f4xx_rcc.c ****       else
 890:SPL/src/stm32f4xx_rcc.c ****       {
 891:SPL/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 892:SPL/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 893:SPL/src/stm32f4xx_rcc.c ****       }
 894:SPL/src/stm32f4xx_rcc.c **** 
 895:SPL/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 896:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 897:SPL/src/stm32f4xx_rcc.c ****       break;
 898:SPL/src/stm32f4xx_rcc.c ****     default:
 899:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 773              		.loc 1 899 7 view .LVU183
 774              		.loc 1 899 36 is_stmt 0 view .LVU184
 775 0014 254B     		ldr	r3, .L67+4
 776              	.LVL47:
 777              		.loc 1 899 36 view .LVU185
 778 0016 0360     		str	r3, [r0]
 900:SPL/src/stm32f4xx_rcc.c ****       break;
 779              		.loc 1 900 7 is_stmt 1 view .LVU186
 780 0018 01E0     		b	.L62
 781              	.LVL48:
 782              	.L66:
 871:SPL/src/stm32f4xx_rcc.c ****       break;
 783              		.loc 1 871 7 view .LVU187
 871:SPL/src/stm32f4xx_rcc.c ****       break;
 784              		.loc 1 871 36 is_stmt 0 view .LVU188
 785 001a 244B     		ldr	r3, .L67+4
 786              	.LVL49:
 871:SPL/src/stm32f4xx_rcc.c ****       break;
 787              		.loc 1 871 36 view .LVU189
ARM GAS  /tmp/ccyGJues.s 			page 30


 788 001c 0360     		str	r3, [r0]
 872:SPL/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 789              		.loc 1 872 7 is_stmt 1 view .LVU190
 790              	.LVL50:
 791              	.L62:
 901:SPL/src/stm32f4xx_rcc.c ****   }
 902:SPL/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 903:SPL/src/stm32f4xx_rcc.c **** 
 904:SPL/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 905:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 792              		.loc 1 905 3 view .LVU191
 793              		.loc 1 905 12 is_stmt 0 view .LVU192
 794 001e 224C     		ldr	r4, .L67
 795 0020 A368     		ldr	r3, [r4, #8]
 796              	.LVL51:
 906:SPL/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 797              		.loc 1 906 3 is_stmt 1 view .LVU193
 798              		.loc 1 906 7 is_stmt 0 view .LVU194
 799 0022 C3F30313 		ubfx	r3, r3, #4, #4
 800              	.LVL52:
 907:SPL/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 801              		.loc 1 907 3 is_stmt 1 view .LVU195
 802              		.loc 1 907 27 is_stmt 0 view .LVU196
 803 0026 2249     		ldr	r1, .L67+8
 804 0028 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 805              	.LVL53:
 806              		.loc 1 907 27 view .LVU197
 807 002a DAB2     		uxtb	r2, r3
 808              	.LVL54:
 908:SPL/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 909:SPL/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 809              		.loc 1 909 3 is_stmt 1 view .LVU198
 810              		.loc 1 909 42 is_stmt 0 view .LVU199
 811 002c 0368     		ldr	r3, [r0]
 812              		.loc 1 909 61 view .LVU200
 813 002e D340     		lsrs	r3, r3, r2
 814              		.loc 1 909 30 view .LVU201
 815 0030 4360     		str	r3, [r0, #4]
 910:SPL/src/stm32f4xx_rcc.c **** 
 911:SPL/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 912:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 816              		.loc 1 912 3 is_stmt 1 view .LVU202
 817              		.loc 1 912 12 is_stmt 0 view .LVU203
 818 0032 A268     		ldr	r2, [r4, #8]
 819              	.LVL55:
 913:SPL/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 820              		.loc 1 913 3 is_stmt 1 view .LVU204
 821              		.loc 1 913 7 is_stmt 0 view .LVU205
 822 0034 C2F38222 		ubfx	r2, r2, #10, #3
 823              	.LVL56:
 914:SPL/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 824              		.loc 1 914 3 is_stmt 1 view .LVU206
 825              		.loc 1 914 27 is_stmt 0 view .LVU207
 826 0038 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 827              	.LVL57:
 828              		.loc 1 914 27 view .LVU208
 829 003a D2B2     		uxtb	r2, r2
ARM GAS  /tmp/ccyGJues.s 			page 31


 830              	.LVL58:
 915:SPL/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 916:SPL/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 831              		.loc 1 916 3 is_stmt 1 view .LVU209
 832              		.loc 1 916 60 is_stmt 0 view .LVU210
 833 003c 23FA02F2 		lsr	r2, r3, r2
 834              	.LVL59:
 835              		.loc 1 916 31 view .LVU211
 836 0040 8260     		str	r2, [r0, #8]
 917:SPL/src/stm32f4xx_rcc.c **** 
 918:SPL/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 919:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 837              		.loc 1 919 3 is_stmt 1 view .LVU212
 838              		.loc 1 919 12 is_stmt 0 view .LVU213
 839 0042 A268     		ldr	r2, [r4, #8]
 840              	.LVL60:
 920:SPL/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 841              		.loc 1 920 3 is_stmt 1 view .LVU214
 842              		.loc 1 920 7 is_stmt 0 view .LVU215
 843 0044 C2F34232 		ubfx	r2, r2, #13, #3
 844              	.LVL61:
 921:SPL/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 845              		.loc 1 921 3 is_stmt 1 view .LVU216
 846              		.loc 1 921 27 is_stmt 0 view .LVU217
 847 0048 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 848              	.LVL62:
 849              		.loc 1 921 27 view .LVU218
 850 004a D2B2     		uxtb	r2, r2
 851              	.LVL63:
 922:SPL/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 923:SPL/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 852              		.loc 1 923 3 is_stmt 1 view .LVU219
 853              		.loc 1 923 60 is_stmt 0 view .LVU220
 854 004c D340     		lsrs	r3, r3, r2
 855              		.loc 1 923 31 view .LVU221
 856 004e C360     		str	r3, [r0, #12]
 924:SPL/src/stm32f4xx_rcc.c **** }
 857              		.loc 1 924 1 view .LVU222
 858 0050 5DF8044B 		ldr	r4, [sp], #4
 859              	.LCFI1:
 860              		.cfi_remember_state
 861              		.cfi_restore 4
 862              		.cfi_def_cfa_offset 0
 863 0054 7047     		bx	lr
 864              	.LVL64:
 865              	.L59:
 866              	.LCFI2:
 867              		.cfi_restore_state
 874:SPL/src/stm32f4xx_rcc.c ****       break;
 868              		.loc 1 874 7 is_stmt 1 view .LVU223
 874:SPL/src/stm32f4xx_rcc.c ****       break;
 869              		.loc 1 874 36 is_stmt 0 view .LVU224
 870 0056 174B     		ldr	r3, .L67+12
 871              	.LVL65:
 874:SPL/src/stm32f4xx_rcc.c ****       break;
 872              		.loc 1 874 36 view .LVU225
 873 0058 0360     		str	r3, [r0]
ARM GAS  /tmp/ccyGJues.s 			page 32


 875:SPL/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 874              		.loc 1 875 7 is_stmt 1 view .LVU226
 875 005a E0E7     		b	.L62
 876              	.LVL66:
 877              	.L60:
 881:SPL/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 878              		.loc 1 881 7 view .LVU227
 881:SPL/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 879              		.loc 1 881 23 is_stmt 0 view .LVU228
 880 005c 124B     		ldr	r3, .L67
 881              	.LVL67:
 881:SPL/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 882              		.loc 1 881 23 view .LVU229
 883 005e 5968     		ldr	r1, [r3, #4]
 884              	.LVL68:
 882:SPL/src/stm32f4xx_rcc.c ****       
 885              		.loc 1 882 7 is_stmt 1 view .LVU230
 882:SPL/src/stm32f4xx_rcc.c ****       
 886              		.loc 1 882 17 is_stmt 0 view .LVU231
 887 0060 5A68     		ldr	r2, [r3, #4]
 882:SPL/src/stm32f4xx_rcc.c ****       
 888              		.loc 1 882 12 view .LVU232
 889 0062 02F03F02 		and	r2, r2, #63
 890              	.LVL69:
 884:SPL/src/stm32f4xx_rcc.c ****       {
 891              		.loc 1 884 7 is_stmt 1 view .LVU233
 884:SPL/src/stm32f4xx_rcc.c ****       {
 892              		.loc 1 884 10 is_stmt 0 view .LVU234
 893 0066 11F4800F 		tst	r1, #4194304
 894 006a 12D0     		beq	.L63
 887:SPL/src/stm32f4xx_rcc.c ****       }
 895              		.loc 1 887 9 is_stmt 1 view .LVU235
 887:SPL/src/stm32f4xx_rcc.c ****       }
 896              		.loc 1 887 29 is_stmt 0 view .LVU236
 897 006c 114B     		ldr	r3, .L67+12
 898 006e B3FBF2F3 		udiv	r3, r3, r2
 887:SPL/src/stm32f4xx_rcc.c ****       }
 899              		.loc 1 887 44 view .LVU237
 900 0072 0D4A     		ldr	r2, .L67
 901              	.LVL70:
 887:SPL/src/stm32f4xx_rcc.c ****       }
 902              		.loc 1 887 44 view .LVU238
 903 0074 5268     		ldr	r2, [r2, #4]
 887:SPL/src/stm32f4xx_rcc.c ****       }
 904              		.loc 1 887 74 view .LVU239
 905 0076 C2F38812 		ubfx	r2, r2, #6, #9
 887:SPL/src/stm32f4xx_rcc.c ****       }
 906              		.loc 1 887 16 view .LVU240
 907 007a 02FB03F3 		mul	r3, r2, r3
 908              	.LVL71:
 909              	.L64:
 895:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 910              		.loc 1 895 7 is_stmt 1 view .LVU241
 895:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 911              		.loc 1 895 20 is_stmt 0 view .LVU242
 912 007e 0A4A     		ldr	r2, .L67
 913 0080 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/ccyGJues.s 			page 33


 895:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 914              		.loc 1 895 50 view .LVU243
 915 0082 C2F30142 		ubfx	r2, r2, #16, #2
 895:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 916              		.loc 1 895 56 view .LVU244
 917 0086 0132     		adds	r2, r2, #1
 895:SPL/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 918              		.loc 1 895 12 view .LVU245
 919 0088 5200     		lsls	r2, r2, #1
 920              	.LVL72:
 896:SPL/src/stm32f4xx_rcc.c ****       break;
 921              		.loc 1 896 7 is_stmt 1 view .LVU246
 896:SPL/src/stm32f4xx_rcc.c ****       break;
 922              		.loc 1 896 44 is_stmt 0 view .LVU247
 923 008a B3FBF2F3 		udiv	r3, r3, r2
 924              	.LVL73:
 896:SPL/src/stm32f4xx_rcc.c ****       break;
 925              		.loc 1 896 36 view .LVU248
 926 008e 0360     		str	r3, [r0]
 897:SPL/src/stm32f4xx_rcc.c ****     default:
 927              		.loc 1 897 7 is_stmt 1 view .LVU249
 928 0090 C5E7     		b	.L62
 929              	.LVL74:
 930              	.L63:
 892:SPL/src/stm32f4xx_rcc.c ****       }
 931              		.loc 1 892 9 view .LVU250
 892:SPL/src/stm32f4xx_rcc.c ****       }
 932              		.loc 1 892 29 is_stmt 0 view .LVU251
 933 0092 064B     		ldr	r3, .L67+4
 934 0094 B3FBF2F3 		udiv	r3, r3, r2
 892:SPL/src/stm32f4xx_rcc.c ****       }
 935              		.loc 1 892 44 view .LVU252
 936 0098 034A     		ldr	r2, .L67
 937              	.LVL75:
 892:SPL/src/stm32f4xx_rcc.c ****       }
 938              		.loc 1 892 44 view .LVU253
 939 009a 5268     		ldr	r2, [r2, #4]
 892:SPL/src/stm32f4xx_rcc.c ****       }
 940              		.loc 1 892 74 view .LVU254
 941 009c C2F38812 		ubfx	r2, r2, #6, #9
 892:SPL/src/stm32f4xx_rcc.c ****       }
 942              		.loc 1 892 16 view .LVU255
 943 00a0 02FB03F3 		mul	r3, r2, r3
 944              	.LVL76:
 892:SPL/src/stm32f4xx_rcc.c ****       }
 945              		.loc 1 892 16 view .LVU256
 946 00a4 EBE7     		b	.L64
 947              	.L68:
 948 00a6 00BF     		.align	2
 949              	.L67:
 950 00a8 00380240 		.word	1073887232
 951 00ac 0024F400 		.word	16000000
 952 00b0 00000000 		.word	.LANCHOR0
 953 00b4 00127A00 		.word	8000000
 954              		.cfi_endproc
 955              	.LFE142:
 957              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
ARM GAS  /tmp/ccyGJues.s 			page 34


 958              		.align	1
 959              		.global	RCC_RTCCLKConfig
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 963              		.fpu fpv4-sp-d16
 965              	RCC_RTCCLKConfig:
 966              	.LVL77:
 967              	.LFB143:
 925:SPL/src/stm32f4xx_rcc.c **** 
 926:SPL/src/stm32f4xx_rcc.c **** /**
 927:SPL/src/stm32f4xx_rcc.c ****   * @}
 928:SPL/src/stm32f4xx_rcc.c ****   */
 929:SPL/src/stm32f4xx_rcc.c **** 
 930:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 931:SPL/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 932:SPL/src/stm32f4xx_rcc.c ****  *
 933:SPL/src/stm32f4xx_rcc.c **** @verbatim   
 934:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================
 935:SPL/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 936:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================  
 937:SPL/src/stm32f4xx_rcc.c **** 
 938:SPL/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 939:SPL/src/stm32f4xx_rcc.c ****   
 940:SPL/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 941:SPL/src/stm32f4xx_rcc.c ****      
 942:SPL/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 943:SPL/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 944:SPL/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 945:SPL/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 946:SPL/src/stm32f4xx_rcc.c **** 
 947:SPL/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 948:SPL/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 949:SPL/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 950:SPL/src/stm32f4xx_rcc.c ****      
 951:SPL/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 952:SPL/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 953:SPL/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 954:SPL/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 955:SPL/src/stm32f4xx_rcc.c **** 
 956:SPL/src/stm32f4xx_rcc.c **** @endverbatim
 957:SPL/src/stm32f4xx_rcc.c ****   * @{
 958:SPL/src/stm32f4xx_rcc.c ****   */
 959:SPL/src/stm32f4xx_rcc.c **** 
 960:SPL/src/stm32f4xx_rcc.c **** /**
 961:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 962:SPL/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 963:SPL/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 964:SPL/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 965:SPL/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 966:SPL/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 967:SPL/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 968:SPL/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 969:SPL/src/stm32f4xx_rcc.c ****   *    
 970:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 971:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 972:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
ARM GAS  /tmp/ccyGJues.s 			page 35


 973:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 974:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 975:SPL/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 976:SPL/src/stm32f4xx_rcc.c ****   *  
 977:SPL/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 978:SPL/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 979:SPL/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 980:SPL/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 981:SPL/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 982:SPL/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 983:SPL/src/stm32f4xx_rcc.c ****   *  
 984:SPL/src/stm32f4xx_rcc.c ****   * @retval None
 985:SPL/src/stm32f4xx_rcc.c ****   */
 986:SPL/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 987:SPL/src/stm32f4xx_rcc.c **** {
 968              		.loc 1 987 1 is_stmt 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 988:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 973              		.loc 1 988 3 view .LVU258
 989:SPL/src/stm32f4xx_rcc.c **** 
 990:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 991:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 974              		.loc 1 991 3 view .LVU259
 992:SPL/src/stm32f4xx_rcc.c **** 
 993:SPL/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 975              		.loc 1 993 3 view .LVU260
 976              		.loc 1 993 25 is_stmt 0 view .LVU261
 977 0000 00F44073 		and	r3, r0, #768
 978              		.loc 1 993 6 view .LVU262
 979 0004 B3F5407F 		cmp	r3, #768
 980 0008 06D0     		beq	.L71
 981              	.LVL78:
 982              	.L70:
 994:SPL/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 995:SPL/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 996:SPL/src/stm32f4xx_rcc.c **** 
 997:SPL/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 998:SPL/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 999:SPL/src/stm32f4xx_rcc.c **** 
1000:SPL/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1001:SPL/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1002:SPL/src/stm32f4xx_rcc.c **** 
1003:SPL/src/stm32f4xx_rcc.c ****     /* Store the new value */
1004:SPL/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1005:SPL/src/stm32f4xx_rcc.c ****   }
1006:SPL/src/stm32f4xx_rcc.c ****     
1007:SPL/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1008:SPL/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 983              		.loc 1 1008 3 is_stmt 1 view .LVU263
 984              		.loc 1 1008 13 is_stmt 0 view .LVU264
 985 000a 094A     		ldr	r2, .L72
 986 000c 136F     		ldr	r3, [r2, #112]
 987              		.loc 1 1008 34 view .LVU265
 988 000e C0F30B00 		ubfx	r0, r0, #0, #12
ARM GAS  /tmp/ccyGJues.s 			page 36


 989              	.LVL79:
 990              		.loc 1 1008 13 view .LVU266
 991 0012 1843     		orrs	r0, r0, r3
 992 0014 1067     		str	r0, [r2, #112]
1009:SPL/src/stm32f4xx_rcc.c **** }
 993              		.loc 1 1009 1 view .LVU267
 994 0016 7047     		bx	lr
 995              	.LVL80:
 996              	.L71:
 995:SPL/src/stm32f4xx_rcc.c **** 
 997              		.loc 1 995 5 is_stmt 1 view .LVU268
 995:SPL/src/stm32f4xx_rcc.c **** 
 998              		.loc 1 995 12 is_stmt 0 view .LVU269
 999 0018 0549     		ldr	r1, .L72
 1000 001a 8A68     		ldr	r2, [r1, #8]
 1001              	.LVL81:
 998:SPL/src/stm32f4xx_rcc.c **** 
 1002              		.loc 1 998 5 is_stmt 1 view .LVU270
 998:SPL/src/stm32f4xx_rcc.c **** 
 1003              		.loc 1 998 12 is_stmt 0 view .LVU271
 1004 001c 22F4F812 		bic	r2, r2, #2031616
 1005              	.LVL82:
1001:SPL/src/stm32f4xx_rcc.c **** 
 1006              		.loc 1 1001 5 is_stmt 1 view .LVU272
1001:SPL/src/stm32f4xx_rcc.c **** 
 1007              		.loc 1 1001 33 is_stmt 0 view .LVU273
 1008 0020 20F07043 		bic	r3, r0, #-268435456
 1009 0024 23F44073 		bic	r3, r3, #768
1001:SPL/src/stm32f4xx_rcc.c **** 
 1010              		.loc 1 1001 12 view .LVU274
 1011 0028 1343     		orrs	r3, r3, r2
 1012              	.LVL83:
1004:SPL/src/stm32f4xx_rcc.c ****   }
 1013              		.loc 1 1004 5 is_stmt 1 view .LVU275
1004:SPL/src/stm32f4xx_rcc.c ****   }
 1014              		.loc 1 1004 15 is_stmt 0 view .LVU276
 1015 002a 8B60     		str	r3, [r1, #8]
 1016 002c EDE7     		b	.L70
 1017              	.L73:
 1018 002e 00BF     		.align	2
 1019              	.L72:
 1020 0030 00380240 		.word	1073887232
 1021              		.cfi_endproc
 1022              	.LFE143:
 1024              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1025              		.align	1
 1026              		.global	RCC_RTCCLKCmd
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu fpv4-sp-d16
 1032              	RCC_RTCCLKCmd:
 1033              	.LVL84:
 1034              	.LFB144:
1010:SPL/src/stm32f4xx_rcc.c **** 
1011:SPL/src/stm32f4xx_rcc.c **** /**
1012:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
ARM GAS  /tmp/ccyGJues.s 			page 37


1013:SPL/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1014:SPL/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1015:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1016:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1017:SPL/src/stm32f4xx_rcc.c ****   */
1018:SPL/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1019:SPL/src/stm32f4xx_rcc.c **** {
 1035              		.loc 1 1019 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
1020:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1021:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1040              		.loc 1 1021 3 view .LVU278
1022:SPL/src/stm32f4xx_rcc.c **** 
1023:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1041              		.loc 1 1023 3 view .LVU279
 1042              		.loc 1 1023 36 is_stmt 0 view .LVU280
 1043 0000 014B     		ldr	r3, .L75
 1044 0002 C3F83C0E 		str	r0, [r3, #3644]
1024:SPL/src/stm32f4xx_rcc.c **** }
 1045              		.loc 1 1024 1 view .LVU281
 1046 0006 7047     		bx	lr
 1047              	.L76:
 1048              		.align	2
 1049              	.L75:
 1050 0008 00004742 		.word	1111949312
 1051              		.cfi_endproc
 1052              	.LFE144:
 1054              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1055              		.align	1
 1056              		.global	RCC_BackupResetCmd
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu fpv4-sp-d16
 1062              	RCC_BackupResetCmd:
 1063              	.LVL85:
 1064              	.LFB145:
1025:SPL/src/stm32f4xx_rcc.c **** 
1026:SPL/src/stm32f4xx_rcc.c **** /**
1027:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1028:SPL/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1029:SPL/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1030:SPL/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1031:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1032:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1033:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1034:SPL/src/stm32f4xx_rcc.c ****   */
1035:SPL/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1036:SPL/src/stm32f4xx_rcc.c **** {
 1065              		.loc 1 1036 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
ARM GAS  /tmp/ccyGJues.s 			page 38


1037:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1038:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1070              		.loc 1 1038 3 view .LVU283
1039:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1071              		.loc 1 1039 3 view .LVU284
 1072              		.loc 1 1039 36 is_stmt 0 view .LVU285
 1073 0000 014B     		ldr	r3, .L78
 1074 0002 C3F8400E 		str	r0, [r3, #3648]
1040:SPL/src/stm32f4xx_rcc.c **** }
 1075              		.loc 1 1040 1 view .LVU286
 1076 0006 7047     		bx	lr
 1077              	.L79:
 1078              		.align	2
 1079              	.L78:
 1080 0008 00004742 		.word	1111949312
 1081              		.cfi_endproc
 1082              	.LFE145:
 1084              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1085              		.align	1
 1086              		.global	RCC_I2SCLKConfig
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1090              		.fpu fpv4-sp-d16
 1092              	RCC_I2SCLKConfig:
 1093              	.LVL86:
 1094              	.LFB146:
1041:SPL/src/stm32f4xx_rcc.c **** 
1042:SPL/src/stm32f4xx_rcc.c **** /**
1043:SPL/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1044:SPL/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1045:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1046:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1047:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1048:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1049:SPL/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1050:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1051:SPL/src/stm32f4xx_rcc.c ****   */
1052:SPL/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1053:SPL/src/stm32f4xx_rcc.c **** {
 1095              		.loc 1 1053 1 is_stmt 1 view -0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099              		@ link register save eliminated.
1054:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1055:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1100              		.loc 1 1055 3 view .LVU288
1056:SPL/src/stm32f4xx_rcc.c **** 
1057:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1101              		.loc 1 1057 3 view .LVU289
 1102              		.loc 1 1057 37 is_stmt 0 view .LVU290
 1103 0000 014B     		ldr	r3, .L81
 1104 0002 C3F85C01 		str	r0, [r3, #348]
1058:SPL/src/stm32f4xx_rcc.c **** }
 1105              		.loc 1 1058 1 view .LVU291
 1106 0006 7047     		bx	lr
ARM GAS  /tmp/ccyGJues.s 			page 39


 1107              	.L82:
 1108              		.align	2
 1109              	.L81:
 1110 0008 00004742 		.word	1111949312
 1111              		.cfi_endproc
 1112              	.LFE146:
 1114              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1115              		.align	1
 1116              		.global	RCC_AHB1PeriphClockCmd
 1117              		.syntax unified
 1118              		.thumb
 1119              		.thumb_func
 1120              		.fpu fpv4-sp-d16
 1122              	RCC_AHB1PeriphClockCmd:
 1123              	.LVL87:
 1124              	.LFB147:
1059:SPL/src/stm32f4xx_rcc.c **** 
1060:SPL/src/stm32f4xx_rcc.c **** /**
1061:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1062:SPL/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1063:SPL/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1064:SPL/src/stm32f4xx_rcc.c ****   *         using it.   
1065:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1066:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1067:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1068:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1069:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1070:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1071:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1072:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1073:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1074:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1075:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1076:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1077:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1078:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1079:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1080:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1081:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1082:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1083:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1084:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1085:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1086:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1087:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1088:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1090:SPL/src/stm32f4xx_rcc.c ****   */
1091:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1092:SPL/src/stm32f4xx_rcc.c **** {
 1125              		.loc 1 1092 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
1093:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1094:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
ARM GAS  /tmp/ccyGJues.s 			page 40


 1130              		.loc 1 1094 3 view .LVU293
1095:SPL/src/stm32f4xx_rcc.c **** 
1096:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1131              		.loc 1 1096 3 view .LVU294
1097:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1132              		.loc 1 1097 3 view .LVU295
 1133              		.loc 1 1097 6 is_stmt 0 view .LVU296
 1134 0000 21B1     		cbz	r1, .L84
1098:SPL/src/stm32f4xx_rcc.c ****   {
1099:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1135              		.loc 1 1099 5 is_stmt 1 view .LVU297
 1136              		.loc 1 1099 18 is_stmt 0 view .LVU298
 1137 0002 054A     		ldr	r2, .L86
 1138 0004 136B     		ldr	r3, [r2, #48]
 1139 0006 1843     		orrs	r0, r0, r3
 1140              	.LVL88:
 1141              		.loc 1 1099 18 view .LVU299
 1142 0008 1063     		str	r0, [r2, #48]
 1143 000a 7047     		bx	lr
 1144              	.LVL89:
 1145              	.L84:
1100:SPL/src/stm32f4xx_rcc.c ****   }
1101:SPL/src/stm32f4xx_rcc.c ****   else
1102:SPL/src/stm32f4xx_rcc.c ****   {
1103:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1146              		.loc 1 1103 5 is_stmt 1 view .LVU300
 1147              		.loc 1 1103 18 is_stmt 0 view .LVU301
 1148 000c 024A     		ldr	r2, .L86
 1149 000e 136B     		ldr	r3, [r2, #48]
 1150 0010 23EA0000 		bic	r0, r3, r0
 1151              	.LVL90:
 1152              		.loc 1 1103 18 view .LVU302
 1153 0014 1063     		str	r0, [r2, #48]
1104:SPL/src/stm32f4xx_rcc.c ****   }
1105:SPL/src/stm32f4xx_rcc.c **** }
 1154              		.loc 1 1105 1 view .LVU303
 1155 0016 7047     		bx	lr
 1156              	.L87:
 1157              		.align	2
 1158              	.L86:
 1159 0018 00380240 		.word	1073887232
 1160              		.cfi_endproc
 1161              	.LFE147:
 1163              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1164              		.align	1
 1165              		.global	RCC_AHB2PeriphClockCmd
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1169              		.fpu fpv4-sp-d16
 1171              	RCC_AHB2PeriphClockCmd:
 1172              	.LVL91:
 1173              	.LFB148:
1106:SPL/src/stm32f4xx_rcc.c **** 
1107:SPL/src/stm32f4xx_rcc.c **** /**
1108:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1109:SPL/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
ARM GAS  /tmp/ccyGJues.s 			page 41


1110:SPL/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1111:SPL/src/stm32f4xx_rcc.c ****   *         using it. 
1112:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1113:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1114:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1115:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1116:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1117:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1118:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1119:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1120:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1121:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1122:SPL/src/stm32f4xx_rcc.c ****   */
1123:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1124:SPL/src/stm32f4xx_rcc.c **** {
 1174              		.loc 1 1124 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
1125:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1126:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1179              		.loc 1 1126 3 view .LVU305
1127:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1180              		.loc 1 1127 3 view .LVU306
1128:SPL/src/stm32f4xx_rcc.c **** 
1129:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1181              		.loc 1 1129 3 view .LVU307
 1182              		.loc 1 1129 6 is_stmt 0 view .LVU308
 1183 0000 21B1     		cbz	r1, .L89
1130:SPL/src/stm32f4xx_rcc.c ****   {
1131:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1184              		.loc 1 1131 5 is_stmt 1 view .LVU309
 1185              		.loc 1 1131 18 is_stmt 0 view .LVU310
 1186 0002 054A     		ldr	r2, .L91
 1187 0004 536B     		ldr	r3, [r2, #52]
 1188 0006 1843     		orrs	r0, r0, r3
 1189              	.LVL92:
 1190              		.loc 1 1131 18 view .LVU311
 1191 0008 5063     		str	r0, [r2, #52]
 1192 000a 7047     		bx	lr
 1193              	.LVL93:
 1194              	.L89:
1132:SPL/src/stm32f4xx_rcc.c ****   }
1133:SPL/src/stm32f4xx_rcc.c ****   else
1134:SPL/src/stm32f4xx_rcc.c ****   {
1135:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1195              		.loc 1 1135 5 is_stmt 1 view .LVU312
 1196              		.loc 1 1135 18 is_stmt 0 view .LVU313
 1197 000c 024A     		ldr	r2, .L91
 1198 000e 536B     		ldr	r3, [r2, #52]
 1199 0010 23EA0000 		bic	r0, r3, r0
 1200              	.LVL94:
 1201              		.loc 1 1135 18 view .LVU314
 1202 0014 5063     		str	r0, [r2, #52]
1136:SPL/src/stm32f4xx_rcc.c ****   }
1137:SPL/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/ccyGJues.s 			page 42


 1203              		.loc 1 1137 1 view .LVU315
 1204 0016 7047     		bx	lr
 1205              	.L92:
 1206              		.align	2
 1207              	.L91:
 1208 0018 00380240 		.word	1073887232
 1209              		.cfi_endproc
 1210              	.LFE148:
 1212              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1213              		.align	1
 1214              		.global	RCC_AHB3PeriphClockCmd
 1215              		.syntax unified
 1216              		.thumb
 1217              		.thumb_func
 1218              		.fpu fpv4-sp-d16
 1220              	RCC_AHB3PeriphClockCmd:
 1221              	.LVL95:
 1222              	.LFB149:
1138:SPL/src/stm32f4xx_rcc.c **** 
1139:SPL/src/stm32f4xx_rcc.c **** /**
1140:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1141:SPL/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1142:SPL/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1143:SPL/src/stm32f4xx_rcc.c ****   *         using it. 
1144:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1145:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1146:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1147:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1148:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1149:SPL/src/stm32f4xx_rcc.c ****   */
1150:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1151:SPL/src/stm32f4xx_rcc.c **** {
 1223              		.loc 1 1151 1 is_stmt 1 view -0
 1224              		.cfi_startproc
 1225              		@ args = 0, pretend = 0, frame = 0
 1226              		@ frame_needed = 0, uses_anonymous_args = 0
 1227              		@ link register save eliminated.
1152:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1153:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 1228              		.loc 1 1153 3 view .LVU317
1154:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1229              		.loc 1 1154 3 view .LVU318
1155:SPL/src/stm32f4xx_rcc.c **** 
1156:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1230              		.loc 1 1156 3 view .LVU319
 1231              		.loc 1 1156 6 is_stmt 0 view .LVU320
 1232 0000 21B1     		cbz	r1, .L94
1157:SPL/src/stm32f4xx_rcc.c ****   {
1158:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1233              		.loc 1 1158 5 is_stmt 1 view .LVU321
 1234              		.loc 1 1158 18 is_stmt 0 view .LVU322
 1235 0002 054A     		ldr	r2, .L96
 1236 0004 936B     		ldr	r3, [r2, #56]
 1237 0006 1843     		orrs	r0, r0, r3
 1238              	.LVL96:
 1239              		.loc 1 1158 18 view .LVU323
 1240 0008 9063     		str	r0, [r2, #56]
ARM GAS  /tmp/ccyGJues.s 			page 43


 1241 000a 7047     		bx	lr
 1242              	.LVL97:
 1243              	.L94:
1159:SPL/src/stm32f4xx_rcc.c ****   }
1160:SPL/src/stm32f4xx_rcc.c ****   else
1161:SPL/src/stm32f4xx_rcc.c ****   {
1162:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1244              		.loc 1 1162 5 is_stmt 1 view .LVU324
 1245              		.loc 1 1162 18 is_stmt 0 view .LVU325
 1246 000c 024A     		ldr	r2, .L96
 1247 000e 936B     		ldr	r3, [r2, #56]
 1248 0010 23EA0000 		bic	r0, r3, r0
 1249              	.LVL98:
 1250              		.loc 1 1162 18 view .LVU326
 1251 0014 9063     		str	r0, [r2, #56]
1163:SPL/src/stm32f4xx_rcc.c ****   }
1164:SPL/src/stm32f4xx_rcc.c **** }
 1252              		.loc 1 1164 1 view .LVU327
 1253 0016 7047     		bx	lr
 1254              	.L97:
 1255              		.align	2
 1256              	.L96:
 1257 0018 00380240 		.word	1073887232
 1258              		.cfi_endproc
 1259              	.LFE149:
 1261              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1262              		.align	1
 1263              		.global	RCC_APB1PeriphClockCmd
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu fpv4-sp-d16
 1269              	RCC_APB1PeriphClockCmd:
 1270              	.LVL99:
 1271              	.LFB150:
1165:SPL/src/stm32f4xx_rcc.c **** 
1166:SPL/src/stm32f4xx_rcc.c **** /**
1167:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1168:SPL/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1169:SPL/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1170:SPL/src/stm32f4xx_rcc.c ****   *         using it. 
1171:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1172:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1173:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1174:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1175:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1176:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1177:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1178:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1179:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1180:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1181:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1182:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1183:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1184:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1185:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1186:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
ARM GAS  /tmp/ccyGJues.s 			page 44


1187:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1188:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1189:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1190:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1191:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1192:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1193:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1194:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1195:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1196:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1197:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1198:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1199:SPL/src/stm32f4xx_rcc.c ****   */
1200:SPL/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1201:SPL/src/stm32f4xx_rcc.c **** {
 1272              		.loc 1 1201 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
1202:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1203:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 1277              		.loc 1 1203 3 view .LVU329
1204:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1278              		.loc 1 1204 3 view .LVU330
1205:SPL/src/stm32f4xx_rcc.c **** 
1206:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1279              		.loc 1 1206 3 view .LVU331
 1280              		.loc 1 1206 6 is_stmt 0 view .LVU332
 1281 0000 21B1     		cbz	r1, .L99
1207:SPL/src/stm32f4xx_rcc.c ****   {
1208:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1282              		.loc 1 1208 5 is_stmt 1 view .LVU333
 1283              		.loc 1 1208 18 is_stmt 0 view .LVU334
 1284 0002 054A     		ldr	r2, .L101
 1285 0004 136C     		ldr	r3, [r2, #64]
 1286 0006 1843     		orrs	r0, r0, r3
 1287              	.LVL100:
 1288              		.loc 1 1208 18 view .LVU335
 1289 0008 1064     		str	r0, [r2, #64]
 1290 000a 7047     		bx	lr
 1291              	.LVL101:
 1292              	.L99:
1209:SPL/src/stm32f4xx_rcc.c ****   }
1210:SPL/src/stm32f4xx_rcc.c ****   else
1211:SPL/src/stm32f4xx_rcc.c ****   {
1212:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1293              		.loc 1 1212 5 is_stmt 1 view .LVU336
 1294              		.loc 1 1212 18 is_stmt 0 view .LVU337
 1295 000c 024A     		ldr	r2, .L101
 1296 000e 136C     		ldr	r3, [r2, #64]
 1297 0010 23EA0000 		bic	r0, r3, r0
 1298              	.LVL102:
 1299              		.loc 1 1212 18 view .LVU338
 1300 0014 1064     		str	r0, [r2, #64]
1213:SPL/src/stm32f4xx_rcc.c ****   }
1214:SPL/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/ccyGJues.s 			page 45


 1301              		.loc 1 1214 1 view .LVU339
 1302 0016 7047     		bx	lr
 1303              	.L102:
 1304              		.align	2
 1305              	.L101:
 1306 0018 00380240 		.word	1073887232
 1307              		.cfi_endproc
 1308              	.LFE150:
 1310              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1311              		.align	1
 1312              		.global	RCC_APB2PeriphClockCmd
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1316              		.fpu fpv4-sp-d16
 1318              	RCC_APB2PeriphClockCmd:
 1319              	.LVL103:
 1320              	.LFB151:
1215:SPL/src/stm32f4xx_rcc.c **** 
1216:SPL/src/stm32f4xx_rcc.c **** /**
1217:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1218:SPL/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1219:SPL/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1220:SPL/src/stm32f4xx_rcc.c ****   *         using it.
1221:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1222:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1223:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1224:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1225:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1226:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1227:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1228:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1229:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1230:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1231:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1232:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1233:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1234:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1235:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1236:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1237:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1238:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1239:SPL/src/stm32f4xx_rcc.c ****   */
1240:SPL/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1241:SPL/src/stm32f4xx_rcc.c **** {
 1321              		.loc 1 1241 1 is_stmt 1 view -0
 1322              		.cfi_startproc
 1323              		@ args = 0, pretend = 0, frame = 0
 1324              		@ frame_needed = 0, uses_anonymous_args = 0
 1325              		@ link register save eliminated.
1242:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1243:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1326              		.loc 1 1243 3 view .LVU341
1244:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1327              		.loc 1 1244 3 view .LVU342
1245:SPL/src/stm32f4xx_rcc.c **** 
1246:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
ARM GAS  /tmp/ccyGJues.s 			page 46


 1328              		.loc 1 1246 3 view .LVU343
 1329              		.loc 1 1246 6 is_stmt 0 view .LVU344
 1330 0000 21B1     		cbz	r1, .L104
1247:SPL/src/stm32f4xx_rcc.c ****   {
1248:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1331              		.loc 1 1248 5 is_stmt 1 view .LVU345
 1332              		.loc 1 1248 18 is_stmt 0 view .LVU346
 1333 0002 054A     		ldr	r2, .L106
 1334 0004 536C     		ldr	r3, [r2, #68]
 1335 0006 1843     		orrs	r0, r0, r3
 1336              	.LVL104:
 1337              		.loc 1 1248 18 view .LVU347
 1338 0008 5064     		str	r0, [r2, #68]
 1339 000a 7047     		bx	lr
 1340              	.LVL105:
 1341              	.L104:
1249:SPL/src/stm32f4xx_rcc.c ****   }
1250:SPL/src/stm32f4xx_rcc.c ****   else
1251:SPL/src/stm32f4xx_rcc.c ****   {
1252:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1342              		.loc 1 1252 5 is_stmt 1 view .LVU348
 1343              		.loc 1 1252 18 is_stmt 0 view .LVU349
 1344 000c 024A     		ldr	r2, .L106
 1345 000e 536C     		ldr	r3, [r2, #68]
 1346 0010 23EA0000 		bic	r0, r3, r0
 1347              	.LVL106:
 1348              		.loc 1 1252 18 view .LVU350
 1349 0014 5064     		str	r0, [r2, #68]
1253:SPL/src/stm32f4xx_rcc.c ****   }
1254:SPL/src/stm32f4xx_rcc.c **** }
 1350              		.loc 1 1254 1 view .LVU351
 1351 0016 7047     		bx	lr
 1352              	.L107:
 1353              		.align	2
 1354              	.L106:
 1355 0018 00380240 		.word	1073887232
 1356              		.cfi_endproc
 1357              	.LFE151:
 1359              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1360              		.align	1
 1361              		.global	RCC_AHB1PeriphResetCmd
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1365              		.fpu fpv4-sp-d16
 1367              	RCC_AHB1PeriphResetCmd:
 1368              	.LVL107:
 1369              	.LFB152:
1255:SPL/src/stm32f4xx_rcc.c **** 
1256:SPL/src/stm32f4xx_rcc.c **** /**
1257:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1258:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1259:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1260:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1261:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1262:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1263:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
ARM GAS  /tmp/ccyGJues.s 			page 47


1264:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1265:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1266:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1267:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1268:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1269:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1270:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1271:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1272:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1273:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1274:SPL/src/stm32f4xx_rcc.c ****   *                  
1275:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1276:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1277:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1278:SPL/src/stm32f4xx_rcc.c ****   */
1279:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1280:SPL/src/stm32f4xx_rcc.c **** {
 1370              		.loc 1 1280 1 is_stmt 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374              		@ link register save eliminated.
1281:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1282:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 1375              		.loc 1 1282 3 view .LVU353
1283:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1376              		.loc 1 1283 3 view .LVU354
1284:SPL/src/stm32f4xx_rcc.c **** 
1285:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1377              		.loc 1 1285 3 view .LVU355
 1378              		.loc 1 1285 6 is_stmt 0 view .LVU356
 1379 0000 21B1     		cbz	r1, .L109
1286:SPL/src/stm32f4xx_rcc.c ****   {
1287:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1380              		.loc 1 1287 5 is_stmt 1 view .LVU357
 1381              		.loc 1 1287 19 is_stmt 0 view .LVU358
 1382 0002 054A     		ldr	r2, .L111
 1383 0004 1369     		ldr	r3, [r2, #16]
 1384 0006 1843     		orrs	r0, r0, r3
 1385              	.LVL108:
 1386              		.loc 1 1287 19 view .LVU359
 1387 0008 1061     		str	r0, [r2, #16]
 1388 000a 7047     		bx	lr
 1389              	.LVL109:
 1390              	.L109:
1288:SPL/src/stm32f4xx_rcc.c ****   }
1289:SPL/src/stm32f4xx_rcc.c ****   else
1290:SPL/src/stm32f4xx_rcc.c ****   {
1291:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1391              		.loc 1 1291 5 is_stmt 1 view .LVU360
 1392              		.loc 1 1291 19 is_stmt 0 view .LVU361
 1393 000c 024A     		ldr	r2, .L111
 1394 000e 1369     		ldr	r3, [r2, #16]
 1395 0010 23EA0000 		bic	r0, r3, r0
 1396              	.LVL110:
 1397              		.loc 1 1291 19 view .LVU362
 1398 0014 1061     		str	r0, [r2, #16]
ARM GAS  /tmp/ccyGJues.s 			page 48


1292:SPL/src/stm32f4xx_rcc.c ****   }
1293:SPL/src/stm32f4xx_rcc.c **** }
 1399              		.loc 1 1293 1 view .LVU363
 1400 0016 7047     		bx	lr
 1401              	.L112:
 1402              		.align	2
 1403              	.L111:
 1404 0018 00380240 		.word	1073887232
 1405              		.cfi_endproc
 1406              	.LFE152:
 1408              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1409              		.align	1
 1410              		.global	RCC_AHB2PeriphResetCmd
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	RCC_AHB2PeriphResetCmd:
 1417              	.LVL111:
 1418              	.LFB153:
1294:SPL/src/stm32f4xx_rcc.c **** 
1295:SPL/src/stm32f4xx_rcc.c **** /**
1296:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1297:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1298:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1299:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1300:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1301:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1302:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1303:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1304:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1305:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1307:SPL/src/stm32f4xx_rcc.c ****   */
1308:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1309:SPL/src/stm32f4xx_rcc.c **** {
 1419              		.loc 1 1309 1 is_stmt 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423              		@ link register save eliminated.
1310:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1311:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1424              		.loc 1 1311 3 view .LVU365
1312:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1425              		.loc 1 1312 3 view .LVU366
1313:SPL/src/stm32f4xx_rcc.c **** 
1314:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1426              		.loc 1 1314 3 view .LVU367
 1427              		.loc 1 1314 6 is_stmt 0 view .LVU368
 1428 0000 21B1     		cbz	r1, .L114
1315:SPL/src/stm32f4xx_rcc.c ****   {
1316:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1429              		.loc 1 1316 5 is_stmt 1 view .LVU369
 1430              		.loc 1 1316 19 is_stmt 0 view .LVU370
 1431 0002 054A     		ldr	r2, .L116
 1432 0004 5369     		ldr	r3, [r2, #20]
ARM GAS  /tmp/ccyGJues.s 			page 49


 1433 0006 1843     		orrs	r0, r0, r3
 1434              	.LVL112:
 1435              		.loc 1 1316 19 view .LVU371
 1436 0008 5061     		str	r0, [r2, #20]
 1437 000a 7047     		bx	lr
 1438              	.LVL113:
 1439              	.L114:
1317:SPL/src/stm32f4xx_rcc.c ****   }
1318:SPL/src/stm32f4xx_rcc.c ****   else
1319:SPL/src/stm32f4xx_rcc.c ****   {
1320:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1440              		.loc 1 1320 5 is_stmt 1 view .LVU372
 1441              		.loc 1 1320 19 is_stmt 0 view .LVU373
 1442 000c 024A     		ldr	r2, .L116
 1443 000e 5369     		ldr	r3, [r2, #20]
 1444 0010 23EA0000 		bic	r0, r3, r0
 1445              	.LVL114:
 1446              		.loc 1 1320 19 view .LVU374
 1447 0014 5061     		str	r0, [r2, #20]
1321:SPL/src/stm32f4xx_rcc.c ****   }
1322:SPL/src/stm32f4xx_rcc.c **** }
 1448              		.loc 1 1322 1 view .LVU375
 1449 0016 7047     		bx	lr
 1450              	.L117:
 1451              		.align	2
 1452              	.L116:
 1453 0018 00380240 		.word	1073887232
 1454              		.cfi_endproc
 1455              	.LFE153:
 1457              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1458              		.align	1
 1459              		.global	RCC_AHB3PeriphResetCmd
 1460              		.syntax unified
 1461              		.thumb
 1462              		.thumb_func
 1463              		.fpu fpv4-sp-d16
 1465              	RCC_AHB3PeriphResetCmd:
 1466              	.LVL115:
 1467              	.LFB154:
1323:SPL/src/stm32f4xx_rcc.c **** 
1324:SPL/src/stm32f4xx_rcc.c **** /**
1325:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1326:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1327:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1328:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1329:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1330:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1331:SPL/src/stm32f4xx_rcc.c ****   */
1332:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1333:SPL/src/stm32f4xx_rcc.c **** {
 1468              		.loc 1 1333 1 is_stmt 1 view -0
 1469              		.cfi_startproc
 1470              		@ args = 0, pretend = 0, frame = 0
 1471              		@ frame_needed = 0, uses_anonymous_args = 0
 1472              		@ link register save eliminated.
1334:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1335:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
ARM GAS  /tmp/ccyGJues.s 			page 50


 1473              		.loc 1 1335 3 view .LVU377
1336:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1474              		.loc 1 1336 3 view .LVU378
1337:SPL/src/stm32f4xx_rcc.c **** 
1338:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1475              		.loc 1 1338 3 view .LVU379
 1476              		.loc 1 1338 6 is_stmt 0 view .LVU380
 1477 0000 21B1     		cbz	r1, .L119
1339:SPL/src/stm32f4xx_rcc.c ****   {
1340:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1478              		.loc 1 1340 5 is_stmt 1 view .LVU381
 1479              		.loc 1 1340 19 is_stmt 0 view .LVU382
 1480 0002 054A     		ldr	r2, .L121
 1481 0004 9369     		ldr	r3, [r2, #24]
 1482 0006 1843     		orrs	r0, r0, r3
 1483              	.LVL116:
 1484              		.loc 1 1340 19 view .LVU383
 1485 0008 9061     		str	r0, [r2, #24]
 1486 000a 7047     		bx	lr
 1487              	.LVL117:
 1488              	.L119:
1341:SPL/src/stm32f4xx_rcc.c ****   }
1342:SPL/src/stm32f4xx_rcc.c ****   else
1343:SPL/src/stm32f4xx_rcc.c ****   {
1344:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1489              		.loc 1 1344 5 is_stmt 1 view .LVU384
 1490              		.loc 1 1344 19 is_stmt 0 view .LVU385
 1491 000c 024A     		ldr	r2, .L121
 1492 000e 9369     		ldr	r3, [r2, #24]
 1493 0010 23EA0000 		bic	r0, r3, r0
 1494              	.LVL118:
 1495              		.loc 1 1344 19 view .LVU386
 1496 0014 9061     		str	r0, [r2, #24]
1345:SPL/src/stm32f4xx_rcc.c ****   }
1346:SPL/src/stm32f4xx_rcc.c **** }
 1497              		.loc 1 1346 1 view .LVU387
 1498 0016 7047     		bx	lr
 1499              	.L122:
 1500              		.align	2
 1501              	.L121:
 1502 0018 00380240 		.word	1073887232
 1503              		.cfi_endproc
 1504              	.LFE154:
 1506              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1507              		.align	1
 1508              		.global	RCC_APB1PeriphResetCmd
 1509              		.syntax unified
 1510              		.thumb
 1511              		.thumb_func
 1512              		.fpu fpv4-sp-d16
 1514              	RCC_APB1PeriphResetCmd:
 1515              	.LVL119:
 1516              	.LFB155:
1347:SPL/src/stm32f4xx_rcc.c **** 
1348:SPL/src/stm32f4xx_rcc.c **** /**
1349:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1350:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
ARM GAS  /tmp/ccyGJues.s 			page 51


1351:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1352:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1353:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1354:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1355:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1356:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1357:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1358:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1359:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1360:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1361:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1362:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1363:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1364:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1365:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1366:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1367:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1368:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1369:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1370:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1371:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1372:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1373:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1374:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1375:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1376:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1377:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1378:SPL/src/stm32f4xx_rcc.c ****   */
1379:SPL/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1380:SPL/src/stm32f4xx_rcc.c **** {
 1517              		.loc 1 1380 1 is_stmt 1 view -0
 1518              		.cfi_startproc
 1519              		@ args = 0, pretend = 0, frame = 0
 1520              		@ frame_needed = 0, uses_anonymous_args = 0
 1521              		@ link register save eliminated.
1381:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1522              		.loc 1 1382 3 view .LVU389
1383:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1523              		.loc 1 1383 3 view .LVU390
1384:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1524              		.loc 1 1384 3 view .LVU391
 1525              		.loc 1 1384 6 is_stmt 0 view .LVU392
 1526 0000 21B1     		cbz	r1, .L124
1385:SPL/src/stm32f4xx_rcc.c ****   {
1386:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1527              		.loc 1 1386 5 is_stmt 1 view .LVU393
 1528              		.loc 1 1386 19 is_stmt 0 view .LVU394
 1529 0002 054A     		ldr	r2, .L126
 1530 0004 136A     		ldr	r3, [r2, #32]
 1531 0006 1843     		orrs	r0, r0, r3
 1532              	.LVL120:
 1533              		.loc 1 1386 19 view .LVU395
 1534 0008 1062     		str	r0, [r2, #32]
 1535 000a 7047     		bx	lr
 1536              	.LVL121:
 1537              	.L124:
ARM GAS  /tmp/ccyGJues.s 			page 52


1387:SPL/src/stm32f4xx_rcc.c ****   }
1388:SPL/src/stm32f4xx_rcc.c ****   else
1389:SPL/src/stm32f4xx_rcc.c ****   {
1390:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1538              		.loc 1 1390 5 is_stmt 1 view .LVU396
 1539              		.loc 1 1390 19 is_stmt 0 view .LVU397
 1540 000c 024A     		ldr	r2, .L126
 1541 000e 136A     		ldr	r3, [r2, #32]
 1542 0010 23EA0000 		bic	r0, r3, r0
 1543              	.LVL122:
 1544              		.loc 1 1390 19 view .LVU398
 1545 0014 1062     		str	r0, [r2, #32]
1391:SPL/src/stm32f4xx_rcc.c ****   }
1392:SPL/src/stm32f4xx_rcc.c **** }
 1546              		.loc 1 1392 1 view .LVU399
 1547 0016 7047     		bx	lr
 1548              	.L127:
 1549              		.align	2
 1550              	.L126:
 1551 0018 00380240 		.word	1073887232
 1552              		.cfi_endproc
 1553              	.LFE155:
 1555              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1556              		.align	1
 1557              		.global	RCC_APB2PeriphResetCmd
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu fpv4-sp-d16
 1563              	RCC_APB2PeriphResetCmd:
 1564              	.LVL123:
 1565              	.LFB156:
1393:SPL/src/stm32f4xx_rcc.c **** 
1394:SPL/src/stm32f4xx_rcc.c **** /**
1395:SPL/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1396:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1397:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1398:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1399:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1400:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1401:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1402:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1403:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1404:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1405:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1406:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1407:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1408:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1409:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1410:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1411:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1412:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1413:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1414:SPL/src/stm32f4xx_rcc.c ****   */
1415:SPL/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1416:SPL/src/stm32f4xx_rcc.c **** {
 1566              		.loc 1 1416 1 is_stmt 1 view -0
ARM GAS  /tmp/ccyGJues.s 			page 53


 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 1570              		@ link register save eliminated.
1417:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
 1571              		.loc 1 1418 3 view .LVU401
1419:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1572              		.loc 1 1419 3 view .LVU402
1420:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1573              		.loc 1 1420 3 view .LVU403
 1574              		.loc 1 1420 6 is_stmt 0 view .LVU404
 1575 0000 21B1     		cbz	r1, .L129
1421:SPL/src/stm32f4xx_rcc.c ****   {
1422:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1576              		.loc 1 1422 5 is_stmt 1 view .LVU405
 1577              		.loc 1 1422 19 is_stmt 0 view .LVU406
 1578 0002 054A     		ldr	r2, .L131
 1579 0004 536A     		ldr	r3, [r2, #36]
 1580 0006 1843     		orrs	r0, r0, r3
 1581              	.LVL124:
 1582              		.loc 1 1422 19 view .LVU407
 1583 0008 5062     		str	r0, [r2, #36]
 1584 000a 7047     		bx	lr
 1585              	.LVL125:
 1586              	.L129:
1423:SPL/src/stm32f4xx_rcc.c ****   }
1424:SPL/src/stm32f4xx_rcc.c ****   else
1425:SPL/src/stm32f4xx_rcc.c ****   {
1426:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1587              		.loc 1 1426 5 is_stmt 1 view .LVU408
 1588              		.loc 1 1426 19 is_stmt 0 view .LVU409
 1589 000c 024A     		ldr	r2, .L131
 1590 000e 536A     		ldr	r3, [r2, #36]
 1591 0010 23EA0000 		bic	r0, r3, r0
 1592              	.LVL126:
 1593              		.loc 1 1426 19 view .LVU410
 1594 0014 5062     		str	r0, [r2, #36]
1427:SPL/src/stm32f4xx_rcc.c ****   }
1428:SPL/src/stm32f4xx_rcc.c **** }
 1595              		.loc 1 1428 1 view .LVU411
 1596 0016 7047     		bx	lr
 1597              	.L132:
 1598              		.align	2
 1599              	.L131:
 1600 0018 00380240 		.word	1073887232
 1601              		.cfi_endproc
 1602              	.LFE156:
 1604              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1605              		.align	1
 1606              		.global	RCC_AHB1PeriphClockLPModeCmd
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1610              		.fpu fpv4-sp-d16
 1612              	RCC_AHB1PeriphClockLPModeCmd:
 1613              	.LVL127:
ARM GAS  /tmp/ccyGJues.s 			page 54


 1614              	.LFB157:
1429:SPL/src/stm32f4xx_rcc.c **** 
1430:SPL/src/stm32f4xx_rcc.c **** /**
1431:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1432:SPL/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1433:SPL/src/stm32f4xx_rcc.c ****   *         power consumption.
1434:SPL/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1435:SPL/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1436:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1437:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1438:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1439:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1440:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1441:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1442:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1443:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1444:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1445:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1446:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1447:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1448:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1449:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1450:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1451:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1452:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1453:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1454:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1455:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1456:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1457:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1458:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1459:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1460:SPL/src/stm32f4xx_rcc.c ****   */
1461:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1462:SPL/src/stm32f4xx_rcc.c **** {
 1615              		.loc 1 1462 1 is_stmt 1 view -0
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 0
 1618              		@ frame_needed = 0, uses_anonymous_args = 0
 1619              		@ link register save eliminated.
1463:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1464:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 1620              		.loc 1 1464 3 view .LVU413
1465:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1621              		.loc 1 1465 3 view .LVU414
1466:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1622              		.loc 1 1466 3 view .LVU415
 1623              		.loc 1 1466 6 is_stmt 0 view .LVU416
 1624 0000 21B1     		cbz	r1, .L134
1467:SPL/src/stm32f4xx_rcc.c ****   {
1468:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1625              		.loc 1 1468 5 is_stmt 1 view .LVU417
 1626              		.loc 1 1468 20 is_stmt 0 view .LVU418
 1627 0002 054A     		ldr	r2, .L136
 1628 0004 136D     		ldr	r3, [r2, #80]
 1629 0006 1843     		orrs	r0, r0, r3
 1630              	.LVL128:
ARM GAS  /tmp/ccyGJues.s 			page 55


 1631              		.loc 1 1468 20 view .LVU419
 1632 0008 1065     		str	r0, [r2, #80]
 1633 000a 7047     		bx	lr
 1634              	.LVL129:
 1635              	.L134:
1469:SPL/src/stm32f4xx_rcc.c ****   }
1470:SPL/src/stm32f4xx_rcc.c ****   else
1471:SPL/src/stm32f4xx_rcc.c ****   {
1472:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1636              		.loc 1 1472 5 is_stmt 1 view .LVU420
 1637              		.loc 1 1472 20 is_stmt 0 view .LVU421
 1638 000c 024A     		ldr	r2, .L136
 1639 000e 136D     		ldr	r3, [r2, #80]
 1640 0010 23EA0000 		bic	r0, r3, r0
 1641              	.LVL130:
 1642              		.loc 1 1472 20 view .LVU422
 1643 0014 1065     		str	r0, [r2, #80]
1473:SPL/src/stm32f4xx_rcc.c ****   }
1474:SPL/src/stm32f4xx_rcc.c **** }
 1644              		.loc 1 1474 1 view .LVU423
 1645 0016 7047     		bx	lr
 1646              	.L137:
 1647              		.align	2
 1648              	.L136:
 1649 0018 00380240 		.word	1073887232
 1650              		.cfi_endproc
 1651              	.LFE157:
 1653              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1654              		.align	1
 1655              		.global	RCC_AHB2PeriphClockLPModeCmd
 1656              		.syntax unified
 1657              		.thumb
 1658              		.thumb_func
 1659              		.fpu fpv4-sp-d16
 1661              	RCC_AHB2PeriphClockLPModeCmd:
 1662              	.LVL131:
 1663              	.LFB158:
1475:SPL/src/stm32f4xx_rcc.c **** 
1476:SPL/src/stm32f4xx_rcc.c **** /**
1477:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1478:SPL/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1479:SPL/src/stm32f4xx_rcc.c ****   *           power consumption.
1480:SPL/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1481:SPL/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1482:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1483:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1484:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1485:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1486:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1487:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1488:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1489:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1490:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1491:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1492:SPL/src/stm32f4xx_rcc.c ****   */
1493:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1494:SPL/src/stm32f4xx_rcc.c **** {
ARM GAS  /tmp/ccyGJues.s 			page 56


 1664              		.loc 1 1494 1 is_stmt 1 view -0
 1665              		.cfi_startproc
 1666              		@ args = 0, pretend = 0, frame = 0
 1667              		@ frame_needed = 0, uses_anonymous_args = 0
 1668              		@ link register save eliminated.
1495:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1496:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1669              		.loc 1 1496 3 view .LVU425
1497:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1670              		.loc 1 1497 3 view .LVU426
1498:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1671              		.loc 1 1498 3 view .LVU427
 1672              		.loc 1 1498 6 is_stmt 0 view .LVU428
 1673 0000 21B1     		cbz	r1, .L139
1499:SPL/src/stm32f4xx_rcc.c ****   {
1500:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1674              		.loc 1 1500 5 is_stmt 1 view .LVU429
 1675              		.loc 1 1500 20 is_stmt 0 view .LVU430
 1676 0002 054A     		ldr	r2, .L141
 1677 0004 536D     		ldr	r3, [r2, #84]
 1678 0006 1843     		orrs	r0, r0, r3
 1679              	.LVL132:
 1680              		.loc 1 1500 20 view .LVU431
 1681 0008 5065     		str	r0, [r2, #84]
 1682 000a 7047     		bx	lr
 1683              	.LVL133:
 1684              	.L139:
1501:SPL/src/stm32f4xx_rcc.c ****   }
1502:SPL/src/stm32f4xx_rcc.c ****   else
1503:SPL/src/stm32f4xx_rcc.c ****   {
1504:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 1685              		.loc 1 1504 5 is_stmt 1 view .LVU432
 1686              		.loc 1 1504 20 is_stmt 0 view .LVU433
 1687 000c 024A     		ldr	r2, .L141
 1688 000e 536D     		ldr	r3, [r2, #84]
 1689 0010 23EA0000 		bic	r0, r3, r0
 1690              	.LVL134:
 1691              		.loc 1 1504 20 view .LVU434
 1692 0014 5065     		str	r0, [r2, #84]
1505:SPL/src/stm32f4xx_rcc.c ****   }
1506:SPL/src/stm32f4xx_rcc.c **** }
 1693              		.loc 1 1506 1 view .LVU435
 1694 0016 7047     		bx	lr
 1695              	.L142:
 1696              		.align	2
 1697              	.L141:
 1698 0018 00380240 		.word	1073887232
 1699              		.cfi_endproc
 1700              	.LFE158:
 1702              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 1703              		.align	1
 1704              		.global	RCC_AHB3PeriphClockLPModeCmd
 1705              		.syntax unified
 1706              		.thumb
 1707              		.thumb_func
 1708              		.fpu fpv4-sp-d16
 1710              	RCC_AHB3PeriphClockLPModeCmd:
ARM GAS  /tmp/ccyGJues.s 			page 57


 1711              	.LVL135:
 1712              	.LFB159:
1507:SPL/src/stm32f4xx_rcc.c **** 
1508:SPL/src/stm32f4xx_rcc.c **** /**
1509:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1510:SPL/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1511:SPL/src/stm32f4xx_rcc.c ****   *         power consumption.
1512:SPL/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1513:SPL/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1514:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1515:SPL/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1516:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1517:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1518:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1519:SPL/src/stm32f4xx_rcc.c ****   */
1520:SPL/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1521:SPL/src/stm32f4xx_rcc.c **** {
 1713              		.loc 1 1521 1 is_stmt 1 view -0
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 0, uses_anonymous_args = 0
 1717              		@ link register save eliminated.
1522:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1523:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1718              		.loc 1 1523 3 view .LVU437
1524:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1719              		.loc 1 1524 3 view .LVU438
1525:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1720              		.loc 1 1525 3 view .LVU439
 1721              		.loc 1 1525 6 is_stmt 0 view .LVU440
 1722 0000 21B1     		cbz	r1, .L144
1526:SPL/src/stm32f4xx_rcc.c ****   {
1527:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1723              		.loc 1 1527 5 is_stmt 1 view .LVU441
 1724              		.loc 1 1527 20 is_stmt 0 view .LVU442
 1725 0002 054A     		ldr	r2, .L146
 1726 0004 936D     		ldr	r3, [r2, #88]
 1727 0006 1843     		orrs	r0, r0, r3
 1728              	.LVL136:
 1729              		.loc 1 1527 20 view .LVU443
 1730 0008 9065     		str	r0, [r2, #88]
 1731 000a 7047     		bx	lr
 1732              	.LVL137:
 1733              	.L144:
1528:SPL/src/stm32f4xx_rcc.c ****   }
1529:SPL/src/stm32f4xx_rcc.c ****   else
1530:SPL/src/stm32f4xx_rcc.c ****   {
1531:SPL/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 1734              		.loc 1 1531 5 is_stmt 1 view .LVU444
 1735              		.loc 1 1531 20 is_stmt 0 view .LVU445
 1736 000c 024A     		ldr	r2, .L146
 1737 000e 936D     		ldr	r3, [r2, #88]
 1738 0010 23EA0000 		bic	r0, r3, r0
 1739              	.LVL138:
 1740              		.loc 1 1531 20 view .LVU446
 1741 0014 9065     		str	r0, [r2, #88]
1532:SPL/src/stm32f4xx_rcc.c ****   }
ARM GAS  /tmp/ccyGJues.s 			page 58


1533:SPL/src/stm32f4xx_rcc.c **** }
 1742              		.loc 1 1533 1 view .LVU447
 1743 0016 7047     		bx	lr
 1744              	.L147:
 1745              		.align	2
 1746              	.L146:
 1747 0018 00380240 		.word	1073887232
 1748              		.cfi_endproc
 1749              	.LFE159:
 1751              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 1752              		.align	1
 1753              		.global	RCC_APB1PeriphClockLPModeCmd
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1757              		.fpu fpv4-sp-d16
 1759              	RCC_APB1PeriphClockLPModeCmd:
 1760              	.LVL139:
 1761              	.LFB160:
1534:SPL/src/stm32f4xx_rcc.c **** 
1535:SPL/src/stm32f4xx_rcc.c **** /**
1536:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1537:SPL/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1538:SPL/src/stm32f4xx_rcc.c ****   *         power consumption.
1539:SPL/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1540:SPL/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1541:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1542:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1543:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1544:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1545:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1546:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1547:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1548:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1549:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1550:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1551:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1552:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1553:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1554:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1555:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1556:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1557:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1558:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1559:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1560:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1561:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1562:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1563:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1564:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1565:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1566:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1567:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1568:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1569:SPL/src/stm32f4xx_rcc.c ****   */
1570:SPL/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1571:SPL/src/stm32f4xx_rcc.c **** {
ARM GAS  /tmp/ccyGJues.s 			page 59


 1762              		.loc 1 1571 1 is_stmt 1 view -0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766              		@ link register save eliminated.
1572:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1573:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1767              		.loc 1 1573 3 view .LVU449
1574:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1768              		.loc 1 1574 3 view .LVU450
1575:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1769              		.loc 1 1575 3 view .LVU451
 1770              		.loc 1 1575 6 is_stmt 0 view .LVU452
 1771 0000 21B1     		cbz	r1, .L149
1576:SPL/src/stm32f4xx_rcc.c ****   {
1577:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1772              		.loc 1 1577 5 is_stmt 1 view .LVU453
 1773              		.loc 1 1577 20 is_stmt 0 view .LVU454
 1774 0002 054A     		ldr	r2, .L151
 1775 0004 136E     		ldr	r3, [r2, #96]
 1776 0006 1843     		orrs	r0, r0, r3
 1777              	.LVL140:
 1778              		.loc 1 1577 20 view .LVU455
 1779 0008 1066     		str	r0, [r2, #96]
 1780 000a 7047     		bx	lr
 1781              	.LVL141:
 1782              	.L149:
1578:SPL/src/stm32f4xx_rcc.c ****   }
1579:SPL/src/stm32f4xx_rcc.c ****   else
1580:SPL/src/stm32f4xx_rcc.c ****   {
1581:SPL/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 1783              		.loc 1 1581 5 is_stmt 1 view .LVU456
 1784              		.loc 1 1581 20 is_stmt 0 view .LVU457
 1785 000c 024A     		ldr	r2, .L151
 1786 000e 136E     		ldr	r3, [r2, #96]
 1787 0010 23EA0000 		bic	r0, r3, r0
 1788              	.LVL142:
 1789              		.loc 1 1581 20 view .LVU458
 1790 0014 1066     		str	r0, [r2, #96]
1582:SPL/src/stm32f4xx_rcc.c ****   }
1583:SPL/src/stm32f4xx_rcc.c **** }
 1791              		.loc 1 1583 1 view .LVU459
 1792 0016 7047     		bx	lr
 1793              	.L152:
 1794              		.align	2
 1795              	.L151:
 1796 0018 00380240 		.word	1073887232
 1797              		.cfi_endproc
 1798              	.LFE160:
 1800              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 1801              		.align	1
 1802              		.global	RCC_APB2PeriphClockLPModeCmd
 1803              		.syntax unified
 1804              		.thumb
 1805              		.thumb_func
 1806              		.fpu fpv4-sp-d16
 1808              	RCC_APB2PeriphClockLPModeCmd:
ARM GAS  /tmp/ccyGJues.s 			page 60


 1809              	.LVL143:
 1810              	.LFB161:
1584:SPL/src/stm32f4xx_rcc.c **** 
1585:SPL/src/stm32f4xx_rcc.c **** /**
1586:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1587:SPL/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1588:SPL/src/stm32f4xx_rcc.c ****   *         power consumption.
1589:SPL/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1590:SPL/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1591:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1592:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1593:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1594:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1595:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1596:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1597:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1598:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1599:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1600:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1601:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1602:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1603:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1604:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1605:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1606:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1607:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1608:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1609:SPL/src/stm32f4xx_rcc.c ****   */
1610:SPL/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1611:SPL/src/stm32f4xx_rcc.c **** {
 1811              		.loc 1 1611 1 is_stmt 1 view -0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
1612:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1613:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1816              		.loc 1 1613 3 view .LVU461
1614:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1817              		.loc 1 1614 3 view .LVU462
1615:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1818              		.loc 1 1615 3 view .LVU463
 1819              		.loc 1 1615 6 is_stmt 0 view .LVU464
 1820 0000 21B1     		cbz	r1, .L154
1616:SPL/src/stm32f4xx_rcc.c ****   {
1617:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1821              		.loc 1 1617 5 is_stmt 1 view .LVU465
 1822              		.loc 1 1617 20 is_stmt 0 view .LVU466
 1823 0002 054A     		ldr	r2, .L156
 1824 0004 536E     		ldr	r3, [r2, #100]
 1825 0006 1843     		orrs	r0, r0, r3
 1826              	.LVL144:
 1827              		.loc 1 1617 20 view .LVU467
 1828 0008 5066     		str	r0, [r2, #100]
 1829 000a 7047     		bx	lr
 1830              	.LVL145:
 1831              	.L154:
ARM GAS  /tmp/ccyGJues.s 			page 61


1618:SPL/src/stm32f4xx_rcc.c ****   }
1619:SPL/src/stm32f4xx_rcc.c ****   else
1620:SPL/src/stm32f4xx_rcc.c ****   {
1621:SPL/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 1832              		.loc 1 1621 5 is_stmt 1 view .LVU468
 1833              		.loc 1 1621 20 is_stmt 0 view .LVU469
 1834 000c 024A     		ldr	r2, .L156
 1835 000e 536E     		ldr	r3, [r2, #100]
 1836 0010 23EA0000 		bic	r0, r3, r0
 1837              	.LVL146:
 1838              		.loc 1 1621 20 view .LVU470
 1839 0014 5066     		str	r0, [r2, #100]
1622:SPL/src/stm32f4xx_rcc.c ****   }
1623:SPL/src/stm32f4xx_rcc.c **** }
 1840              		.loc 1 1623 1 view .LVU471
 1841 0016 7047     		bx	lr
 1842              	.L157:
 1843              		.align	2
 1844              	.L156:
 1845 0018 00380240 		.word	1073887232
 1846              		.cfi_endproc
 1847              	.LFE161:
 1849              		.section	.text.RCC_ITConfig,"ax",%progbits
 1850              		.align	1
 1851              		.global	RCC_ITConfig
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1855              		.fpu fpv4-sp-d16
 1857              	RCC_ITConfig:
 1858              	.LVL147:
 1859              	.LFB162:
1624:SPL/src/stm32f4xx_rcc.c **** 
1625:SPL/src/stm32f4xx_rcc.c **** /**
1626:SPL/src/stm32f4xx_rcc.c ****   * @}
1627:SPL/src/stm32f4xx_rcc.c ****   */
1628:SPL/src/stm32f4xx_rcc.c **** 
1629:SPL/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1630:SPL/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1631:SPL/src/stm32f4xx_rcc.c ****  *
1632:SPL/src/stm32f4xx_rcc.c **** @verbatim   
1633:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================
1634:SPL/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1635:SPL/src/stm32f4xx_rcc.c ****  ===============================================================================  
1636:SPL/src/stm32f4xx_rcc.c **** 
1637:SPL/src/stm32f4xx_rcc.c **** @endverbatim
1638:SPL/src/stm32f4xx_rcc.c ****   * @{
1639:SPL/src/stm32f4xx_rcc.c ****   */
1640:SPL/src/stm32f4xx_rcc.c **** 
1641:SPL/src/stm32f4xx_rcc.c **** /**
1642:SPL/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1643:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1644:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1645:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1646:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1647:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1648:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
ARM GAS  /tmp/ccyGJues.s 			page 62


1649:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1650:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1651:SPL/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1652:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1653:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1654:SPL/src/stm32f4xx_rcc.c ****   */
1655:SPL/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1656:SPL/src/stm32f4xx_rcc.c **** {
 1860              		.loc 1 1656 1 is_stmt 1 view -0
 1861              		.cfi_startproc
 1862              		@ args = 0, pretend = 0, frame = 0
 1863              		@ frame_needed = 0, uses_anonymous_args = 0
 1864              		@ link register save eliminated.
1657:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1658:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 1865              		.loc 1 1658 3 view .LVU473
1659:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1866              		.loc 1 1659 3 view .LVU474
1660:SPL/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1867              		.loc 1 1660 3 view .LVU475
 1868              		.loc 1 1660 6 is_stmt 0 view .LVU476
 1869 0000 21B1     		cbz	r1, .L159
1661:SPL/src/stm32f4xx_rcc.c ****   {
1662:SPL/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1663:SPL/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1870              		.loc 1 1663 5 is_stmt 1 view .LVU477
 1871              		.loc 1 1663 41 is_stmt 0 view .LVU478
 1872 0002 054A     		ldr	r2, .L161
 1873 0004 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 1874 0006 1843     		orrs	r0, r0, r3
 1875              	.LVL148:
 1876              		.loc 1 1663 41 view .LVU479
 1877 0008 5073     		strb	r0, [r2, #13]
 1878 000a 7047     		bx	lr
 1879              	.LVL149:
 1880              	.L159:
1664:SPL/src/stm32f4xx_rcc.c ****   }
1665:SPL/src/stm32f4xx_rcc.c ****   else
1666:SPL/src/stm32f4xx_rcc.c ****   {
1667:SPL/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1668:SPL/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 1881              		.loc 1 1668 5 is_stmt 1 view .LVU480
 1882              		.loc 1 1668 41 is_stmt 0 view .LVU481
 1883 000c 024A     		ldr	r2, .L161
 1884 000e 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 1885 0010 23EA0000 		bic	r0, r3, r0
 1886              	.LVL150:
 1887              		.loc 1 1668 41 view .LVU482
 1888 0014 5073     		strb	r0, [r2, #13]
1669:SPL/src/stm32f4xx_rcc.c ****   }
1670:SPL/src/stm32f4xx_rcc.c **** }
 1889              		.loc 1 1670 1 view .LVU483
 1890 0016 7047     		bx	lr
 1891              	.L162:
 1892              		.align	2
 1893              	.L161:
 1894 0018 00380240 		.word	1073887232
ARM GAS  /tmp/ccyGJues.s 			page 63


 1895              		.cfi_endproc
 1896              	.LFE162:
 1898              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1899              		.align	1
 1900              		.global	RCC_GetFlagStatus
 1901              		.syntax unified
 1902              		.thumb
 1903              		.thumb_func
 1904              		.fpu fpv4-sp-d16
 1906              	RCC_GetFlagStatus:
 1907              	.LVL151:
 1908              	.LFB163:
1671:SPL/src/stm32f4xx_rcc.c **** 
1672:SPL/src/stm32f4xx_rcc.c **** /**
1673:SPL/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1674:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1675:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1676:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1677:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1678:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1679:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1680:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1681:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1682:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1683:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1684:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1685:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1686:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1687:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1688:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1689:SPL/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1690:SPL/src/stm32f4xx_rcc.c ****   */
1691:SPL/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1692:SPL/src/stm32f4xx_rcc.c **** {
 1909              		.loc 1 1692 1 is_stmt 1 view -0
 1910              		.cfi_startproc
 1911              		@ args = 0, pretend = 0, frame = 0
 1912              		@ frame_needed = 0, uses_anonymous_args = 0
 1913              		@ link register save eliminated.
1693:SPL/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 1914              		.loc 1 1693 3 view .LVU485
1694:SPL/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 1915              		.loc 1 1694 3 view .LVU486
1695:SPL/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 1916              		.loc 1 1695 3 view .LVU487
1696:SPL/src/stm32f4xx_rcc.c **** 
1697:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1698:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 1917              		.loc 1 1698 3 view .LVU488
1699:SPL/src/stm32f4xx_rcc.c **** 
1700:SPL/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1701:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 1918              		.loc 1 1701 3 view .LVU489
 1919              		.loc 1 1701 18 is_stmt 0 view .LVU490
 1920 0000 4309     		lsrs	r3, r0, #5
 1921              	.LVL152:
1702:SPL/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
ARM GAS  /tmp/ccyGJues.s 			page 64


 1922              		.loc 1 1702 3 is_stmt 1 view .LVU491
 1923              		.loc 1 1702 6 is_stmt 0 view .LVU492
 1924 0002 012B     		cmp	r3, #1
 1925 0004 0CD0     		beq	.L169
1703:SPL/src/stm32f4xx_rcc.c ****   {
1704:SPL/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
1705:SPL/src/stm32f4xx_rcc.c ****   }
1706:SPL/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1926              		.loc 1 1706 8 is_stmt 1 view .LVU493
 1927              		.loc 1 1706 11 is_stmt 0 view .LVU494
 1928 0006 022B     		cmp	r3, #2
 1929 0008 0DD0     		beq	.L170
1707:SPL/src/stm32f4xx_rcc.c ****   {
1708:SPL/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
1709:SPL/src/stm32f4xx_rcc.c ****   }
1710:SPL/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1711:SPL/src/stm32f4xx_rcc.c ****   {
1712:SPL/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 1930              		.loc 1 1712 5 is_stmt 1 view .LVU495
 1931              		.loc 1 1712 15 is_stmt 0 view .LVU496
 1932 000a 094B     		ldr	r3, .L171
 1933              	.LVL153:
 1934              		.loc 1 1712 15 view .LVU497
 1935 000c 5B6F     		ldr	r3, [r3, #116]
 1936              	.LVL154:
 1937              	.L165:
1713:SPL/src/stm32f4xx_rcc.c ****   }
1714:SPL/src/stm32f4xx_rcc.c **** 
1715:SPL/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1716:SPL/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 1938              		.loc 1 1716 3 is_stmt 1 view .LVU498
 1939              		.loc 1 1716 7 is_stmt 0 view .LVU499
 1940 000e 00F01F00 		and	r0, r0, #31
 1941              	.LVL155:
1717:SPL/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1942              		.loc 1 1717 3 is_stmt 1 view .LVU500
 1943              		.loc 1 1717 42 is_stmt 0 view .LVU501
 1944 0012 23FA00F0 		lsr	r0, r3, r0
 1945              	.LVL156:
 1946              		.loc 1 1717 6 view .LVU502
 1947 0016 10F0010F 		tst	r0, #1
 1948 001a 07D0     		beq	.L168
1718:SPL/src/stm32f4xx_rcc.c ****   {
1719:SPL/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 1949              		.loc 1 1719 15 view .LVU503
 1950 001c 0120     		movs	r0, #1
 1951 001e 7047     		bx	lr
 1952              	.LVL157:
 1953              	.L169:
1704:SPL/src/stm32f4xx_rcc.c ****   }
 1954              		.loc 1 1704 5 is_stmt 1 view .LVU504
1704:SPL/src/stm32f4xx_rcc.c ****   }
 1955              		.loc 1 1704 15 is_stmt 0 view .LVU505
 1956 0020 034B     		ldr	r3, .L171
 1957              	.LVL158:
1704:SPL/src/stm32f4xx_rcc.c ****   }
 1958              		.loc 1 1704 15 view .LVU506
ARM GAS  /tmp/ccyGJues.s 			page 65


 1959 0022 1B68     		ldr	r3, [r3]
 1960              	.LVL159:
1704:SPL/src/stm32f4xx_rcc.c ****   }
 1961              		.loc 1 1704 15 view .LVU507
 1962 0024 F3E7     		b	.L165
 1963              	.LVL160:
 1964              	.L170:
1708:SPL/src/stm32f4xx_rcc.c ****   }
 1965              		.loc 1 1708 5 is_stmt 1 view .LVU508
1708:SPL/src/stm32f4xx_rcc.c ****   }
 1966              		.loc 1 1708 15 is_stmt 0 view .LVU509
 1967 0026 024B     		ldr	r3, .L171
 1968              	.LVL161:
1708:SPL/src/stm32f4xx_rcc.c ****   }
 1969              		.loc 1 1708 15 view .LVU510
 1970 0028 1B6F     		ldr	r3, [r3, #112]
 1971              	.LVL162:
1708:SPL/src/stm32f4xx_rcc.c ****   }
 1972              		.loc 1 1708 15 view .LVU511
 1973 002a F0E7     		b	.L165
 1974              	.LVL163:
 1975              	.L168:
1720:SPL/src/stm32f4xx_rcc.c ****   }
1721:SPL/src/stm32f4xx_rcc.c ****   else
1722:SPL/src/stm32f4xx_rcc.c ****   {
1723:SPL/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 1976              		.loc 1 1723 15 view .LVU512
 1977 002c 0020     		movs	r0, #0
 1978              	.LVL164:
1724:SPL/src/stm32f4xx_rcc.c ****   }
1725:SPL/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1726:SPL/src/stm32f4xx_rcc.c ****   return bitstatus;
 1979              		.loc 1 1726 3 is_stmt 1 view .LVU513
1727:SPL/src/stm32f4xx_rcc.c **** }
 1980              		.loc 1 1727 1 is_stmt 0 view .LVU514
 1981 002e 7047     		bx	lr
 1982              	.L172:
 1983              		.align	2
 1984              	.L171:
 1985 0030 00380240 		.word	1073887232
 1986              		.cfi_endproc
 1987              	.LFE163:
 1989              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 1990              		.align	1
 1991              		.global	RCC_WaitForHSEStartUp
 1992              		.syntax unified
 1993              		.thumb
 1994              		.thumb_func
 1995              		.fpu fpv4-sp-d16
 1997              	RCC_WaitForHSEStartUp:
 1998              	.LFB125:
 268:SPL/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 1999              		.loc 1 268 1 is_stmt 1 view -0
 2000              		.cfi_startproc
 2001              		@ args = 0, pretend = 0, frame = 8
 2002              		@ frame_needed = 0, uses_anonymous_args = 0
 2003 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccyGJues.s 			page 66


 2004              	.LCFI3:
 2005              		.cfi_def_cfa_offset 4
 2006              		.cfi_offset 14, -4
 2007 0002 83B0     		sub	sp, sp, #12
 2008              	.LCFI4:
 2009              		.cfi_def_cfa_offset 16
 269:SPL/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2010              		.loc 1 269 3 view .LVU516
 269:SPL/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2011              		.loc 1 269 17 is_stmt 0 view .LVU517
 2012 0004 0023     		movs	r3, #0
 2013 0006 0193     		str	r3, [sp, #4]
 270:SPL/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 2014              		.loc 1 270 3 is_stmt 1 view .LVU518
 2015              	.LVL165:
 271:SPL/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 2016              		.loc 1 271 3 view .LVU519
 2017              	.L175:
 273:SPL/src/stm32f4xx_rcc.c ****   {
 2018              		.loc 1 273 3 discriminator 2 view .LVU520
 275:SPL/src/stm32f4xx_rcc.c ****     startupcounter++;
 2019              		.loc 1 275 5 discriminator 2 view .LVU521
 275:SPL/src/stm32f4xx_rcc.c ****     startupcounter++;
 2020              		.loc 1 275 17 is_stmt 0 discriminator 2 view .LVU522
 2021 0008 3120     		movs	r0, #49
 2022 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2023              	.LVL166:
 276:SPL/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2024              		.loc 1 276 5 is_stmt 1 discriminator 2 view .LVU523
 276:SPL/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2025              		.loc 1 276 19 is_stmt 0 discriminator 2 view .LVU524
 2026 000e 019B     		ldr	r3, [sp, #4]
 2027 0010 0133     		adds	r3, r3, #1
 2028 0012 0193     		str	r3, [sp, #4]
 277:SPL/src/stm32f4xx_rcc.c **** 
 2029              		.loc 1 277 10 is_stmt 1 discriminator 2 view .LVU525
 277:SPL/src/stm32f4xx_rcc.c **** 
 2030              		.loc 1 277 27 is_stmt 0 discriminator 2 view .LVU526
 2031 0014 019B     		ldr	r3, [sp, #4]
 277:SPL/src/stm32f4xx_rcc.c **** 
 2032              		.loc 1 277 3 discriminator 2 view .LVU527
 2033 0016 642B     		cmp	r3, #100
 2034 0018 01D0     		beq	.L174
 277:SPL/src/stm32f4xx_rcc.c **** 
 2035              		.loc 1 277 51 discriminator 1 view .LVU528
 2036 001a 0028     		cmp	r0, #0
 2037 001c F4D0     		beq	.L175
 2038              	.L174:
 279:SPL/src/stm32f4xx_rcc.c ****   {
 2039              		.loc 1 279 3 is_stmt 1 view .LVU529
 279:SPL/src/stm32f4xx_rcc.c ****   {
 2040              		.loc 1 279 7 is_stmt 0 view .LVU530
 2041 001e 3120     		movs	r0, #49
 2042              	.LVL167:
 279:SPL/src/stm32f4xx_rcc.c ****   {
 2043              		.loc 1 279 7 view .LVU531
 2044 0020 FFF7FEFF 		bl	RCC_GetFlagStatus
ARM GAS  /tmp/ccyGJues.s 			page 67


 2045              	.LVL168:
 279:SPL/src/stm32f4xx_rcc.c ****   {
 2046              		.loc 1 279 6 view .LVU532
 2047 0024 00B1     		cbz	r0, .L176
 281:SPL/src/stm32f4xx_rcc.c ****   }
 2048              		.loc 1 281 12 view .LVU533
 2049 0026 0120     		movs	r0, #1
 2050              	.L176:
 2051              	.LVL169:
 287:SPL/src/stm32f4xx_rcc.c **** }
 2052              		.loc 1 287 3 is_stmt 1 view .LVU534
 288:SPL/src/stm32f4xx_rcc.c **** 
 2053              		.loc 1 288 1 is_stmt 0 view .LVU535
 2054 0028 03B0     		add	sp, sp, #12
 2055              	.LCFI5:
 2056              		.cfi_def_cfa_offset 4
 2057              		@ sp needed
 2058 002a 5DF804FB 		ldr	pc, [sp], #4
 2059              		.cfi_endproc
 2060              	.LFE125:
 2062              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2063              		.align	1
 2064              		.global	RCC_ClearFlag
 2065              		.syntax unified
 2066              		.thumb
 2067              		.thumb_func
 2068              		.fpu fpv4-sp-d16
 2070              	RCC_ClearFlag:
 2071              	.LFB164:
1728:SPL/src/stm32f4xx_rcc.c **** 
1729:SPL/src/stm32f4xx_rcc.c **** /**
1730:SPL/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1731:SPL/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1732:SPL/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1733:SPL/src/stm32f4xx_rcc.c ****   * @param  None
1734:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1735:SPL/src/stm32f4xx_rcc.c ****   */
1736:SPL/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1737:SPL/src/stm32f4xx_rcc.c **** {
 2072              		.loc 1 1737 1 is_stmt 1 view -0
 2073              		.cfi_startproc
 2074              		@ args = 0, pretend = 0, frame = 0
 2075              		@ frame_needed = 0, uses_anonymous_args = 0
 2076              		@ link register save eliminated.
1738:SPL/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1739:SPL/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2077              		.loc 1 1739 3 view .LVU537
 2078              		.loc 1 1739 12 is_stmt 0 view .LVU538
 2079 0000 024A     		ldr	r2, .L179
 2080 0002 536F     		ldr	r3, [r2, #116]
 2081 0004 43F08073 		orr	r3, r3, #16777216
 2082 0008 5367     		str	r3, [r2, #116]
1740:SPL/src/stm32f4xx_rcc.c **** }
 2083              		.loc 1 1740 1 view .LVU539
 2084 000a 7047     		bx	lr
 2085              	.L180:
 2086              		.align	2
ARM GAS  /tmp/ccyGJues.s 			page 68


 2087              	.L179:
 2088 000c 00380240 		.word	1073887232
 2089              		.cfi_endproc
 2090              	.LFE164:
 2092              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2093              		.align	1
 2094              		.global	RCC_GetITStatus
 2095              		.syntax unified
 2096              		.thumb
 2097              		.thumb_func
 2098              		.fpu fpv4-sp-d16
 2100              	RCC_GetITStatus:
 2101              	.LVL170:
 2102              	.LFB165:
1741:SPL/src/stm32f4xx_rcc.c **** 
1742:SPL/src/stm32f4xx_rcc.c **** /**
1743:SPL/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1744:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1745:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1746:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1747:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1748:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1749:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1750:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1751:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1752:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1753:SPL/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1754:SPL/src/stm32f4xx_rcc.c ****   */
1755:SPL/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1756:SPL/src/stm32f4xx_rcc.c **** {
 2103              		.loc 1 1756 1 is_stmt 1 view -0
 2104              		.cfi_startproc
 2105              		@ args = 0, pretend = 0, frame = 0
 2106              		@ frame_needed = 0, uses_anonymous_args = 0
 2107              		@ link register save eliminated.
1757:SPL/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2108              		.loc 1 1757 3 view .LVU541
1758:SPL/src/stm32f4xx_rcc.c **** 
1759:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1760:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2109              		.loc 1 1760 3 view .LVU542
1761:SPL/src/stm32f4xx_rcc.c **** 
1762:SPL/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1763:SPL/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2110              		.loc 1 1763 3 view .LVU543
 2111              		.loc 1 1763 11 is_stmt 0 view .LVU544
 2112 0000 034B     		ldr	r3, .L184
 2113 0002 DB68     		ldr	r3, [r3, #12]
 2114              		.loc 1 1763 6 view .LVU545
 2115 0004 1842     		tst	r0, r3
 2116 0006 01D0     		beq	.L183
1764:SPL/src/stm32f4xx_rcc.c ****   {
1765:SPL/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2117              		.loc 1 1765 15 view .LVU546
 2118 0008 0120     		movs	r0, #1
 2119              	.LVL171:
 2120              		.loc 1 1765 15 view .LVU547
ARM GAS  /tmp/ccyGJues.s 			page 69


 2121 000a 7047     		bx	lr
 2122              	.LVL172:
 2123              	.L183:
1766:SPL/src/stm32f4xx_rcc.c ****   }
1767:SPL/src/stm32f4xx_rcc.c ****   else
1768:SPL/src/stm32f4xx_rcc.c ****   {
1769:SPL/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2124              		.loc 1 1769 15 view .LVU548
 2125 000c 0020     		movs	r0, #0
 2126              	.LVL173:
1770:SPL/src/stm32f4xx_rcc.c ****   }
1771:SPL/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1772:SPL/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2127              		.loc 1 1772 3 is_stmt 1 view .LVU549
1773:SPL/src/stm32f4xx_rcc.c **** }
 2128              		.loc 1 1773 1 is_stmt 0 view .LVU550
 2129 000e 7047     		bx	lr
 2130              	.L185:
 2131              		.align	2
 2132              	.L184:
 2133 0010 00380240 		.word	1073887232
 2134              		.cfi_endproc
 2135              	.LFE165:
 2137              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2138              		.align	1
 2139              		.global	RCC_ClearITPendingBit
 2140              		.syntax unified
 2141              		.thumb
 2142              		.thumb_func
 2143              		.fpu fpv4-sp-d16
 2145              	RCC_ClearITPendingBit:
 2146              	.LVL174:
 2147              	.LFB166:
1774:SPL/src/stm32f4xx_rcc.c **** 
1775:SPL/src/stm32f4xx_rcc.c **** /**
1776:SPL/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1777:SPL/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1778:SPL/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1779:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1780:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1781:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1782:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1783:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1784:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1785:SPL/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1786:SPL/src/stm32f4xx_rcc.c ****   * @retval None
1787:SPL/src/stm32f4xx_rcc.c ****   */
1788:SPL/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1789:SPL/src/stm32f4xx_rcc.c **** {
 2148              		.loc 1 1789 1 is_stmt 1 view -0
 2149              		.cfi_startproc
 2150              		@ args = 0, pretend = 0, frame = 0
 2151              		@ frame_needed = 0, uses_anonymous_args = 0
 2152              		@ link register save eliminated.
1790:SPL/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1791:SPL/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 2153              		.loc 1 1791 3 view .LVU552
ARM GAS  /tmp/ccyGJues.s 			page 70


1792:SPL/src/stm32f4xx_rcc.c **** 
1793:SPL/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1794:SPL/src/stm32f4xx_rcc.c ****      pending bits */
1795:SPL/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2154              		.loc 1 1795 3 view .LVU553
 2155              		.loc 1 1795 39 is_stmt 0 view .LVU554
 2156 0000 014B     		ldr	r3, .L187
 2157 0002 9873     		strb	r0, [r3, #14]
1796:SPL/src/stm32f4xx_rcc.c **** }
 2158              		.loc 1 1796 1 view .LVU555
 2159 0004 7047     		bx	lr
 2160              	.L188:
 2161 0006 00BF     		.align	2
 2162              	.L187:
 2163 0008 00380240 		.word	1073887232
 2164              		.cfi_endproc
 2165              	.LFE166:
 2167              		.section	.data.APBAHBPrescTable,"aw"
 2168              		.align	2
 2169              		.set	.LANCHOR0,. + 0
 2172              	APBAHBPrescTable:
 2173 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2173      01020304 
 2173      01020304 
 2173      06
 2174 000d 070809   		.ascii	"\007\010\011"
 2175              		.text
 2176              	.Letext0:
 2177              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2178              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2179              		.file 4 "SPL/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccyGJues.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rcc.c
     /tmp/ccyGJues.s:18     .text.RCC_DeInit:0000000000000000 $t
     /tmp/ccyGJues.s:26     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/ccyGJues.s:67     .text.RCC_DeInit:000000000000002c $d
     /tmp/ccyGJues.s:73     .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccyGJues.s:80     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccyGJues.s:102    .text.RCC_HSEConfig:000000000000000c $d
     /tmp/ccyGJues.s:107    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/ccyGJues.s:114    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/ccyGJues.s:145    .text.RCC_AdjustHSICalibrationValue:0000000000000010 $d
     /tmp/ccyGJues.s:150    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccyGJues.s:157    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccyGJues.s:175    .text.RCC_HSICmd:0000000000000008 $d
     /tmp/ccyGJues.s:180    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccyGJues.s:187    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccyGJues.s:230    .text.RCC_LSEConfig:000000000000002c $d
     /tmp/ccyGJues.s:235    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccyGJues.s:242    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccyGJues.s:260    .text.RCC_LSICmd:0000000000000008 $d
     /tmp/ccyGJues.s:265    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccyGJues.s:272    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccyGJues.s:312    .text.RCC_PLLConfig:000000000000001c $d
     /tmp/ccyGJues.s:317    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccyGJues.s:324    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccyGJues.s:342    .text.RCC_PLLCmd:0000000000000008 $d
     /tmp/ccyGJues.s:347    .text.RCC_PLLI2SConfig:0000000000000000 $t
     /tmp/ccyGJues.s:354    .text.RCC_PLLI2SConfig:0000000000000000 RCC_PLLI2SConfig
     /tmp/ccyGJues.s:378    .text.RCC_PLLI2SConfig:0000000000000010 $d
     /tmp/ccyGJues.s:383    .text.RCC_PLLI2SCmd:0000000000000000 $t
     /tmp/ccyGJues.s:390    .text.RCC_PLLI2SCmd:0000000000000000 RCC_PLLI2SCmd
     /tmp/ccyGJues.s:408    .text.RCC_PLLI2SCmd:0000000000000008 $d
     /tmp/ccyGJues.s:413    .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/ccyGJues.s:420    .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/ccyGJues.s:438    .text.RCC_ClockSecuritySystemCmd:0000000000000008 $d
     /tmp/ccyGJues.s:443    .text.RCC_MCO1Config:0000000000000000 $t
     /tmp/ccyGJues.s:450    .text.RCC_MCO1Config:0000000000000000 RCC_MCO1Config
     /tmp/ccyGJues.s:485    .text.RCC_MCO1Config:0000000000000010 $d
     /tmp/ccyGJues.s:490    .text.RCC_MCO2Config:0000000000000000 $t
     /tmp/ccyGJues.s:497    .text.RCC_MCO2Config:0000000000000000 RCC_MCO2Config
     /tmp/ccyGJues.s:532    .text.RCC_MCO2Config:0000000000000010 $d
     /tmp/ccyGJues.s:537    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccyGJues.s:544    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccyGJues.s:575    .text.RCC_SYSCLKConfig:0000000000000010 $d
     /tmp/ccyGJues.s:580    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/ccyGJues.s:587    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/ccyGJues.s:604    .text.RCC_GetSYSCLKSource:000000000000000c $d
     /tmp/ccyGJues.s:609    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/ccyGJues.s:616    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/ccyGJues.s:647    .text.RCC_HCLKConfig:0000000000000010 $d
     /tmp/ccyGJues.s:652    .text.RCC_PCLK1Config:0000000000000000 $t
     /tmp/ccyGJues.s:659    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/ccyGJues.s:690    .text.RCC_PCLK1Config:0000000000000010 $d
     /tmp/ccyGJues.s:695    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/ccyGJues.s:702    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/ccyGJues.s:733    .text.RCC_PCLK2Config:0000000000000010 $d
     /tmp/ccyGJues.s:738    .text.RCC_GetClocksFreq:0000000000000000 $t
ARM GAS  /tmp/ccyGJues.s 			page 72


     /tmp/ccyGJues.s:745    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccyGJues.s:950    .text.RCC_GetClocksFreq:00000000000000a8 $d
     /tmp/ccyGJues.s:958    .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/ccyGJues.s:965    .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/ccyGJues.s:1020   .text.RCC_RTCCLKConfig:0000000000000030 $d
     /tmp/ccyGJues.s:1025   .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1032   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/ccyGJues.s:1050   .text.RCC_RTCCLKCmd:0000000000000008 $d
     /tmp/ccyGJues.s:1055   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1062   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccyGJues.s:1080   .text.RCC_BackupResetCmd:0000000000000008 $d
     /tmp/ccyGJues.s:1085   .text.RCC_I2SCLKConfig:0000000000000000 $t
     /tmp/ccyGJues.s:1092   .text.RCC_I2SCLKConfig:0000000000000000 RCC_I2SCLKConfig
     /tmp/ccyGJues.s:1110   .text.RCC_I2SCLKConfig:0000000000000008 $d
     /tmp/ccyGJues.s:1115   .text.RCC_AHB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1122   .text.RCC_AHB1PeriphClockCmd:0000000000000000 RCC_AHB1PeriphClockCmd
     /tmp/ccyGJues.s:1159   .text.RCC_AHB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1164   .text.RCC_AHB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1171   .text.RCC_AHB2PeriphClockCmd:0000000000000000 RCC_AHB2PeriphClockCmd
     /tmp/ccyGJues.s:1208   .text.RCC_AHB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1213   .text.RCC_AHB3PeriphClockCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1220   .text.RCC_AHB3PeriphClockCmd:0000000000000000 RCC_AHB3PeriphClockCmd
     /tmp/ccyGJues.s:1257   .text.RCC_AHB3PeriphClockCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1262   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1269   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccyGJues.s:1306   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1311   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1318   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccyGJues.s:1355   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1360   .text.RCC_AHB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1367   .text.RCC_AHB1PeriphResetCmd:0000000000000000 RCC_AHB1PeriphResetCmd
     /tmp/ccyGJues.s:1404   .text.RCC_AHB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1409   .text.RCC_AHB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1416   .text.RCC_AHB2PeriphResetCmd:0000000000000000 RCC_AHB2PeriphResetCmd
     /tmp/ccyGJues.s:1453   .text.RCC_AHB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1458   .text.RCC_AHB3PeriphResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1465   .text.RCC_AHB3PeriphResetCmd:0000000000000000 RCC_AHB3PeriphResetCmd
     /tmp/ccyGJues.s:1502   .text.RCC_AHB3PeriphResetCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1507   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1514   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccyGJues.s:1551   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1556   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1563   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccyGJues.s:1600   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1605   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1612   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/ccyGJues.s:1649   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1654   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1661   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/ccyGJues.s:1698   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1703   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1710   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 RCC_AHB3PeriphClockLPModeCmd
     /tmp/ccyGJues.s:1747   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1752   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccyGJues.s:1759   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/ccyGJues.s:1796   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1801   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 $t
ARM GAS  /tmp/ccyGJues.s 			page 73


     /tmp/ccyGJues.s:1808   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/ccyGJues.s:1845   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccyGJues.s:1850   .text.RCC_ITConfig:0000000000000000 $t
     /tmp/ccyGJues.s:1857   .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/ccyGJues.s:1894   .text.RCC_ITConfig:0000000000000018 $d
     /tmp/ccyGJues.s:1899   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccyGJues.s:1906   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccyGJues.s:1985   .text.RCC_GetFlagStatus:0000000000000030 $d
     /tmp/ccyGJues.s:1990   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/ccyGJues.s:1997   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/ccyGJues.s:2063   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccyGJues.s:2070   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccyGJues.s:2088   .text.RCC_ClearFlag:000000000000000c $d
     /tmp/ccyGJues.s:2093   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/ccyGJues.s:2100   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/ccyGJues.s:2133   .text.RCC_GetITStatus:0000000000000010 $d
     /tmp/ccyGJues.s:2138   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccyGJues.s:2145   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/ccyGJues.s:2163   .text.RCC_ClearITPendingBit:0000000000000008 $d
     /tmp/ccyGJues.s:2168   .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/ccyGJues.s:2172   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable

NO UNDEFINED SYMBOLS
