

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:46:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        1_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      257|      257|         6|          4|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     398|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     304|    -|
|Register         |        -|     -|     217|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     217|     742|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_324_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln14_fu_333_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln15_fu_417_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln18_2_fu_600_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_3_fu_604_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_5_fu_608_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_6_fu_614_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_7_fu_406_p2      |         +|   0|  0|  12|           5|           4|
    |add_ln18_8_fu_475_p2      |         +|   0|  0|  13|           6|           5|
    |add_ln18_9_fu_543_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln18_fu_486_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln20_fu_553_p2        |         +|   0|  0|  13|           6|           6|
    |grp_fu_277_p2             |         +|   0|  0|  39|          32|          32|
    |ap_condition_242          |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_318_p2       |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln15_fu_343_p2       |      icmp|   0|  0|   9|           4|           5|
    |or_ln14_1_fu_438_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln14_2_fu_449_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln14_3_fu_499_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_4_fu_510_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_5_fu_558_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_6_fu_568_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_fu_386_p2         |        or|   0|  0|   6|           6|           1|
    |grp_fu_255_p3             |    select|   0|  0|   6|           1|           6|
    |grp_fu_260_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln14_15_fu_521_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_16_fu_526_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_1_fu_369_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln14_fu_351_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_586_p2        |       xor|   0|  0|   5|           4|           5|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 398|         295|         283|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  26|          5|    6|         30|
    |A_address1                            |  26|          5|    6|         30|
    |B_address0                            |  26|          5|    6|         30|
    |B_address1                            |  26|          5|    6|         30|
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |grp_fu_255_p0                         |  14|          3|    1|          3|
    |grp_fu_255_p1                         |  14|          3|    6|         18|
    |grp_fu_255_p2                         |  14|          3|    6|         18|
    |grp_fu_260_p0                         |  14|          3|    1|          3|
    |grp_fu_260_p1                         |  14|          3|    6|         18|
    |grp_fu_260_p2                         |  14|          3|    6|         18|
    |i_fu_88                               |   9|          2|    4|          8|
    |indvar_flatten_fu_92                  |   9|          2|    7|         14|
    |j_fu_84                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 304|         63|   85|        271|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_777           |  32|   0|   32|          0|
    |add_ln18_6_reg_812           |  32|   0|   32|          0|
    |add_ln18_reg_737             |  32|   0|   32|          0|
    |add_ln20_reg_772             |   6|   0|    6|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_88                      |   4|   0|    4|          0|
    |icmp_ln14_reg_653            |   1|   0|    1|          0|
    |icmp_ln15_reg_657            |   1|   0|    1|          0|
    |indvar_flatten_fu_92         |   7|   0|    7|          0|
    |j_fu_84                      |   4|   0|    4|          0|
    |mul_ln18_4_reg_802           |  32|   0|   32|          0|
    |mul_ln18_5_reg_807           |  32|   0|   32|          0|
    |select_ln14_15_reg_752       |   3|   0|    6|          3|
    |select_ln14_16_reg_757       |   3|   0|    6|          3|
    |select_ln14_reg_665          |   4|   0|    4|          0|
    |tmp_17_cast_reg_722          |   4|   0|    5|          1|
    |tmp_8_cast_reg_673           |   3|   0|    6|          3|
    |tmp_cast_reg_645             |   3|   0|    6|          3|
    |trunc_ln20_reg_681           |   3|   0|    3|          0|
    |zext_ln18_7_reg_716          |   4|   0|    6|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 217|   0|  232|         15|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|A_address0   |  out|    6|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|A_address1   |  out|    6|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|   32|   ap_memory|             A|         array|
|B_address0   |  out|    6|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|   32|   ap_memory|             B|         array|
|B_address1   |  out|    6|   ap_memory|             B|         array|
|B_ce1        |  out|    1|   ap_memory|             B|         array|
|B_q1         |   in|   32|   ap_memory|             B|         array|
|AB_address0  |  out|    6|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   32|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

