# Synopsys-VLSI-RCA-ALU (RTL to GDSII Flow)

This repository contains two digital design projectsâ€”**8-bit Ripple Carry Adder using 1-bit Full Adders** and a **32-bit Arithmetic Logic Unit (ALU)**â€”implemented using **Synopsys EDA tools**. Both designs follow the **complete RTL to GDSII digital IC design flow**, including RTL coding, synthesis, simulation, timing analysis, placement, routing, and final GDSII generation.

---

## ðŸš€ Projects Overview

### ðŸ”§ Project 1: 8-bit Ripple Carry Adder using 1-bit Full Adder

#### ðŸ“˜ Description:
- A structural Verilog design that builds an 8-bit adder by connecting eight 1-bit Full Adders in series.
- Demonstrates hierarchical and modular RTL design principles.

### ðŸ”§ Project 2: 32-bit Arithmetic Logic Unit (ALU)

#### ðŸ“˜ Description:
- A behavioral Verilog design that performs ADD, SUB, AND, OR, XOR, and SLT operations.
- Operation is selected using a 3-bit opcode.
- Designed with reusability and functional coverage in mind.

---


## ðŸ› ï¸ Synopsys EDA Tools Used

This complete **RTL to GDSII digital IC design flow** is achieved with the help of the following **Synopsys EDA tools**:

### ðŸ”¹ **Synopsys VCSÂ® (Verilog Compiler Simulator)**

> Used for compiling and simulating RTL code and testbenches. It verifies the functional correctness of the design before synthesis.

### ðŸ”¹ **Synopsys VerdiÂ®**

> An advanced debugging platform used to analyze simulation waveforms, view design hierarchy, and trace signals across the design. Integrated with VCS for visual debugging.

### ðŸ”¹ **Synopsys Design CompilerÂ®**

> Performs logic synthesis â€” converts Verilog RTL code into a technology-mapped gate-level netlist optimized for area, power, and timing.

### ðŸ”¹ **Synopsys IC Compilerâ„¢ (ICC)**

> A complete physical design tool used for:

* Floorplanning
* Power planning
* Placement
* Clock Tree Synthesis (CTS)
* Routing
* GDSII file generation

---

## ðŸ“‚ Repository Structure

```

Synopsys-VLSI-RCA-ALU/
â”œâ”€â”€ Project\_1\_8bit\_Ripple\_Carry\_Adder/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ gds/
â”‚       â””â”€â”€ rca\_final.gds
â”‚
â”œâ”€â”€ Project\_2\_32bit\_ALU/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ scripts
â”‚   â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ gds/
â”‚       â””â”€â”€ alu\_final.gds

```

---

## ðŸ§  Topics Covered

```

Verilog VLSI RTL-to-GDSII Synopsys DesignCompiler VCS PrimeTime ICCompiler Floorplanning PowerPlanning Placement Routing ClockTreeSynthesis GDSII HDL DigitalDesign Synthesis Simulation TimingAnalysis StaticTimingAnalysis FullAdder ALU

```

---

## ðŸŽ¯ Learning Outcomes

- Hierarchical RTL design using Verilog
- Writing and verifying testbenches
- Synthesis, simulation, and STA using Synopsys tools
- Tcl scripting for automation
- Hands-on full flow: from RTL to GDSII
- Exposure to physical design concepts and layout generation

---

