module wideexpr_00242(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = (6'sb001101)>>>(((ctrl[7]?((ctrl[4]?+(($signed(3'sb111))>>((-(s5))>>>(2'sb01))):(ctrl[0]?(ctrl[1]?((s4)|(s1))<<({2{6'sb111010}}):((ctrl[3]?s1:2'sb01))>>>(s6)):s2)))+(1'sb1):s3))-((s3)<<<({(ctrl[1]?3'sb111:{2{(ctrl[4]?((s1)<<(2'b01))>>((2'sb01)>(s2)):(ctrl[5]?(s6)-(1'sb1):(ctrl[6]?s7:4'sb0101)))}}),s6})));
  assign y2 = ((ctrl[0]?($signed($signed(($signed(s2))<<(((u7)!=(5'b10111))<<<(+(4'sb0000))))))<<($signed((ctrl[3]?(6'sb110000)>>((ctrl[6]?(1'sb1)<<<(4'sb0010):$signed(2'sb11))):2'sb01))):((ctrl[2]?s4:1'sb0))<<({((ctrl[7]?$signed((ctrl[5]?3'sb001:1'b0)):$signed((s1)&(1'b1))))<<<(2'b11)})))^~(-(s0));
  assign y3 = (ctrl[0]?+($signed({(ctrl[2]?((3'sb100)<<(5'sb01110))<<<({3{3'sb001}}):+((u4)|(2'sb11))),~(((s4)^(s6))<<((s4)+(1'sb0)))})):$signed(((ctrl[3]?6'sb101100:$unsigned(({1'sb1,1'sb1})>>(4'sb1100))))>>>(5'sb00101)));
  assign y4 = ((4'sb1101)>>>((((ctrl[3]?+((5'sb00001)^~(s7)):((4'sb0101)+(1'sb1))|(s4)))>>>(6'sb000111))==(-(s6))))<(3'sb100);
  assign y5 = +(s6);
  assign y6 = $signed(({2{1'sb0}})>>>(2'b10));
  assign y7 = 4'sb1110;
endmodule
