The project is made ud of 6 files and the testbenches

----------------
-- Components --
----------------
Transciever
	rx_func
	tx_func
Buffere
	rx_fifo
	tx_fifo
Wishbone interface
	wb_interface
	
----------------------
-- Component status --
----------------------
Component		| file			| tested							| status
rx_func 		| rx.vhd		| tested visual via tb_rx.vhd		| not tested properly
tx_func			| tx.vhd		| tested visual via tb_tx.vhd		| not tested properly (needs to seperate logic with reg)
rx_fifo			| rx_fifo.vhd	| tested visual via tb_rx_fifo.vhd	| not testet properly (needs to seperate logic with reg)
tx_fifo			| tx_fifo.vhd	| tested visual via tb_tx_fifo.vhd	| not tested properly (needs to seperate logic with reg)
wb_interface	| not created	| not tested						| not started on