10:-pipe_flow
6:-quiet
8:-out_dir
68:/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1//rtlc.out
4:-vhf
87:/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1//hdlAnalyze_techcellvhdlfile
25:-comment_transoff_regions
13:-lib_map_file
68:/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1//.jaguarc
90:+incdir+/tp/xph2sei/xph2sei409/MiniProjet/vhd+/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth
17:+define+synthesis
