

================================================================
== Vivado HLS Report for 'get3DImageIndex'
================================================================
* Date:           Mon Feb 15 15:29:36 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        window_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.350 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%strip_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %strip) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 2 'read' 'strip_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%roll_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %roll) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 3 'read' 'roll_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %layer) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 4 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i4 %layer_read to i3" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 5 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln15, i12 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %shl_ln to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 7 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln15_1 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %trunc_ln15, i10 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 8 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i13 %shl_ln15_1 to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 9 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln15 = sub i16 %zext_ln15, %zext_ln15_1" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 10 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%trunc_ln15_1 = trunc i11 %roll_read to i4" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 11 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%shl_ln15_2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %trunc_ln15_1, i9 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 12 'bitconcatenate' 'shl_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%shl_ln15 = shl i11 %roll_read, 7" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 13 'shl' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%zext_ln15_2 = zext i11 %shl_ln15 to i13" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 14 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln15_1 = sub i13 %shl_ln15_2, %zext_ln15_2" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 15 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i13 %sub_ln15_1 to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 16 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i16 -3457, %sub_ln15" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 17 'add' 'add_ln15' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_1 = add i16 %sext_ln15, %add_ln15" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 18 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i11 %strip_read to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 19 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln15_2 = add i16 %add_ln15_1, %zext_ln15_3" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 20 'add' 'add_ln15_2' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret i16 %add_ln15_2" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'layer' (firmware/nnet_utils/nnet_digi2win.h:9) [6]  (0 ns)
	'sub' operation ('sub_ln15', firmware/nnet_utils/nnet_digi2win.h:15) [12]  (0 ns)
	'add' operation ('add_ln15', firmware/nnet_utils/nnet_digi2win.h:15) [19]  (0.675 ns)
	'add' operation ('add_ln15_1', firmware/nnet_utils/nnet_digi2win.h:15) [20]  (0 ns)
	'add' operation ('add_ln15_2', firmware/nnet_utils/nnet_digi2win.h:15) [22]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
