{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 18:33:23 2008 " "Info: Processing started: Fri Aug 01 18:33:23 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Sequencer:inst\|state~26 register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\] 120.19 MHz 8.32 ns Internal " "Info: Clock clk has Internal fmax of 120.19 MHz between source register Sequencer:inst\|state~26 and destination register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\] (period= 8.32 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.958 ns + Longest register register " "Info: + Longest register to register delay is 3.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|state~26 1 REG LC_X20_Y8_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N1; Fanout = 11; REG Node = 'Sequencer:inst\|state~26'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|state~26 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.088 ns) 0.531 ns Sequencer:inst\|i105~1 2 COMB LC_X20_Y8_N3 10 " "Info: 2: + IC(0.443 ns) + CELL(0.088 ns) = 0.531 ns; Loc. = LC_X20_Y8_N3; Fanout = 10; COMB Node = 'Sequencer:inst\|i105~1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.531 ns" { Sequencer:inst|state~26 Sequencer:inst|i105~1 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 0.759 ns Sequencer:inst\|i142~5 3 COMB LC_X20_Y8_N4 21 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 0.759 ns; Loc. = LC_X20_Y8_N4; Fanout = 21; COMB Node = 'Sequencer:inst\|i142~5'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.228 ns" { Sequencer:inst|i105~1 Sequencer:inst|i142~5 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 69 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.915 ns) 2.253 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1 4 COMB LC_X21_Y8_N0 2 " "Info: 4: + IC(0.579 ns) + CELL(0.915 ns) = 2.253 ns; Loc. = LC_X21_Y8_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.494 ns" { Sequencer:inst|i142~5 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.315 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1 5 COMB LC_X21_Y8_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 2.315 ns; Loc. = LC_X21_Y8_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.377 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1 6 COMB LC_X21_Y8_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.062 ns) = 2.377 ns; Loc. = LC_X21_Y8_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 2.439 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1 7 COMB LC_X21_Y8_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.062 ns) = 2.439 ns; Loc. = LC_X21_Y8_N3; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.121 ns) 2.560 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 8 COMB LC_X21_Y8_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(0.121 ns) = 2.560 ns; Loc. = LC_X21_Y8_N4; Fanout = 3; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.121 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 123 15 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 3.038 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[5\] 9 COMB LC_X21_Y8_N5 1 " "Info: 9: + IC(0.000 ns) + CELL(0.478 ns) = 3.038 ns; Loc. = LC_X21_Y8_N5; Fanout = 1; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[5\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.478 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[5] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.368 ns) 3.958 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\] 10 REG LC_X22_Y8_N1 6 " "Info: 10: + IC(0.552 ns) + CELL(0.368 ns) = 3.958 ns; Loc. = LC_X22_Y8_N1; Fanout = 6; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.920 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[5] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns 56.70 % " "Info: Total cell delay = 2.244 ns ( 56.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns 43.30 % " "Info: Total interconnect delay = 1.714 ns ( 43.30 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.958 ns" { Sequencer:inst|state~26 Sequencer:inst|i105~1 Sequencer:inst|i142~5 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[5] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.121 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.547 ns) 2.121 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LC_X22_Y8_N1 6 " "Info: 2: + IC(0.444 ns) + CELL(0.547 ns) = 2.121 ns; Loc. = LC_X22_Y8_N1; Fanout = 6; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.991 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.07 % " "Info: Total cell delay = 1.677 ns ( 79.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns 20.93 % " "Info: Total interconnect delay = 0.444 ns ( 20.93 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.121 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 2.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.547 ns) 2.121 ns Sequencer:inst\|state~26 2 REG LC_X20_Y8_N1 11 " "Info: 2: + IC(0.444 ns) + CELL(0.547 ns) = 2.121 ns; Loc. = LC_X20_Y8_N1; Fanout = 11; REG Node = 'Sequencer:inst\|state~26'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.991 ns" { clk Sequencer:inst|state~26 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.07 % " "Info: Total cell delay = 1.677 ns ( 79.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns 20.93 % " "Info: Total interconnect delay = 0.444 ns ( 20.93 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|state~26 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|state~26 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.958 ns" { Sequencer:inst|state~26 Sequencer:inst|i105~1 Sequencer:inst|i142~5 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[5] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|state~26 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] reset clk 0.779 ns register " "Info: tsu for register lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] (data pin = reset, clock pin = clk) is 0.779 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.873 ns + Longest pin register " "Info: + Longest pin to register delay is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 5; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -208 96 264 -192 "reset" "" } { -232 514 544 -216 "reset" "" } { 152 56 90 168 "reset" "" } { -216 264 298 -200 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.856 ns) 2.873 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] 2 REG LC_X19_Y7_N4 2 " "Info: 2: + IC(0.887 ns) + CELL(0.856 ns) = 2.873 ns; Loc. = LC_X19_Y7_N4; Fanout = 2; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.743 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.986 ns 69.13 % " "Info: Total cell delay = 1.986 ns ( 69.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns 30.87 % " "Info: Total interconnect delay = 0.887 ns ( 30.87 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.873 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.123 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] 2 REG LC_X19_Y7_N4 2 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X19_Y7_N4; Fanout = 2; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.873 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rom_addr\[0\] lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\] 7.508 ns register " "Info: tco from clock clk to destination pin rom_addr\[0\] through register lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\] is 7.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\] 2 REG LC_X19_Y7_N0 4 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X19_Y7_N0; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.212 ns + Longest register pin " "Info: + Longest register to pin delay is 5.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\] 1 REG LC_X19_Y7_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N0; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[0\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.454 ns) 1.424 ns lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result11w~43 2 COMB LC_X19_Y8_N6 2 " "Info: 2: + IC(0.970 ns) + CELL(0.454 ns) = 1.424 ns; Loc. = LC_X19_Y8_N6; Fanout = 2; COMB Node = 'lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result11w~43'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.424 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result11w~43 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" 42 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(1.622 ns) 5.212 ns rom_addr\[0\] 3 PIN Pin_128 0 " "Info: 3: + IC(2.166 ns) + CELL(1.622 ns) = 5.212 ns; Loc. = Pin_128; Fanout = 0; PIN Node = 'rom_addr\[0\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.788 ns" { lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result11w~43 rom_addr[0] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 336 110 286 352 "rom_addr\[4..0\]" "" } { 328 40 111 344 "rom_addr\[4..0\]" "" } { -64 274 345 -48 "rom_addr\[4..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns 39.83 % " "Info: Total cell delay = 2.076 ns ( 39.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.136 ns 60.17 % " "Info: Total interconnect delay = 3.136 ns ( 60.17 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "5.212 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result11w~43 rom_addr[0] } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "5.212 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[0] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result11w~43 rom_addr[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] reset clk -0.738 ns register " "Info: th for register lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] (data pin = reset, clock pin = clk) is -0.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] 2 REG LC_X19_Y7_N4 2 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X19_Y7_N4; Fanout = 2; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.873 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 5; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -208 96 264 -192 "reset" "" } { -232 514 544 -216 "reset" "" } { 152 56 90 168 "reset" "" } { -216 264 298 -200 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.856 ns) 2.873 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\] 2 REG LC_X19_Y7_N4 2 " "Info: 2: + IC(0.887 ns) + CELL(0.856 ns) = 2.873 ns; Loc. = LC_X19_Y7_N4; Fanout = 2; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.743 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.986 ns 69.13 % " "Info: Total cell delay = 1.986 ns ( 69.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns 30.87 % " "Info: Total interconnect delay = 0.887 ns ( 30.87 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.873 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.873 ns" { reset lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[4] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk dout\[4\] lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\] 5.144 ns register " "Info: Minimum tco from clock clk to destination pin dout\[4\] through register lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\] is 5.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.121 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 57 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 57; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -136 88 256 -120 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { 184 56 88 200 "clk" "" } { -144 256 280 -128 "clk" "" } { -80 296 344 -64 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.547 ns) 2.121 ns lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X26_Y8_N8 1 " "Info: 2: + IC(0.444 ns) + CELL(0.547 ns) = 2.121 ns; Loc. = LC_X26_Y8_N8; Fanout = 1; REG Node = 'lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.991 ns" { clk lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.07 % " "Info: Total cell delay = 1.677 ns ( 79.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns 20.93 % " "Info: Total interconnect delay = 0.444 ns ( 20.93 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.850 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LC_X26_Y8_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y8_N8; Fanout = 1; REG Node = 'lpm_ff0:dataout\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(1.634 ns) 2.850 ns dout\[4\] 2 PIN Pin_106 0 " "Info: 2: + IC(1.216 ns) + CELL(1.634 ns) = 2.850 ns; Loc. = Pin_106; Fanout = 0; PIN Node = 'dout\[4\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.850 ns" { lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] dout[4] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -8 952 1128 8 "dout\[7..0\]" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -16 906 953 0 "dout\[7..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns 57.33 % " "Info: Total cell delay = 1.634 ns ( 57.33 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns 42.67 % " "Info: Total interconnect delay = 1.216 ns ( 42.67 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.850 ns" { lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] dout[4] } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.850 ns" { lpm_ff0:dataout|lpm_ff:lpm_ff_component|dffs[4] dout[4] } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 18:33:23 2008 " "Info: Processing ended: Fri Aug 01 18:33:23 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
