// Seed: 4011104638
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_0 = 0;
  logic id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6
    , id_20,
    output wand id_7,
    output tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input tri id_11,
    output tri id_12,
    input tri1 id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    output wire id_17,
    input tri0 id_18
);
  wire id_21;
  wire id_22;
  bit  id_23;
  always @(id_13, posedge (id_22) + 1) begin : LABEL_0
    id_23 = 1 == id_3;
    $unsigned(37);
    ;
    SystemTFIdentifier(id_23 == -1'h0 - id_4);
    if (-1) begin : LABEL_1
      id_23 = #(1) id_20;
    end
  end
  module_0 modCall_1 (id_21);
  assign id_12 = id_15;
  assign id_0  = -1;
endmodule
