// Seed: 3416457746
module module_0 (
    output wire id_0
    , id_16,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri1 id_6
    , id_17,
    input tri0 id_7,
    input tri module_0,
    output supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    input uwire id_14
);
  wire id_18;
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output supply0 id_3,
    output wire id_4,
    input tri0 id_5,
    output wand id_6,
    output wand id_7
);
  wand id_9 = 1;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_6, id_1, id_0, id_2, id_1, id_0, id_5, id_6, id_1
  );
endmodule
