<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: assert0 test with UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
defines: 
time_elapsed: 3.880s
ram usage: 110168 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwp1qia1r/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_recorder_defines.svh:81:12: Unused macro argument &#34;TR_HANDLE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:496:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:523:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:550:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;FLAG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:797:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:806:8: Unused macro argument &#34;OP&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;OPER&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OBJ&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OPER&#34;.

[WRN:PA0205] 1800.2-2017-1.0/src/uvm_pkg.sv:28: No timescale set for &#34;uvm_pkg&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: No timescale set for &#34;inverter&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: No timescale set for &#34;inverter_if&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: Compile module &#34;work@inverter&#34;.

[INF:CP0304] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: Compile interface &#34;work@inverter_if&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Compile module &#34;work@top&#34;.

[INF:CP0302] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Compile class &#34;work@env&#34;.

[ERR:CP0316] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined package &#34;uvm_pkg&#34;.

[NTE:CP0309] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-14" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:14</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Top level module &#34;work@top&#34;.

[ERR:EL0528] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined imported package: &#34;uvm_pkg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:CP0328] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Undefined base class &#34;uvm_env&#34; extended by &#34;work@env&#34;.

[ERR:CP0317] <a href="../../../third_party/tests/uvm/src/macros/uvm_message_defines.svh.html#l-116" target="file-frame">third_party/tests/uvm/src/macros/uvm_message_defines.svh:116</a>: Undefined type &#34;uvm_phase&#34;.

[ERR:EL0514] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-34" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:34</a>: Undefined variable: super.

[ERR:CP0317] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-45" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:45</a>: Undefined type &#34;uvm_phase&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 17
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpwp1qia1r/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_inverter
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwp1qia1r/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwp1qia1r/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallClasses:
 \_class_defn: (work@env), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:30, parent:work@top
   |vpiName:work@env
 |uhdmallInterfaces:
 \_interface: work@inverter_if, file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:21, parent:work@top
   |vpiDefName:work@inverter_if
   |vpiFullName:work@inverter_if
   |vpiPort:
   \_port: (a), line:22
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:22
         |vpiName:a
         |vpiFullName:work@inverter_if.a
         |vpiNetType:48
   |vpiPort:
   \_port: (b), line:23
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:23
         |vpiName:b
         |vpiFullName:work@inverter_if.b
   |vpiNet:
   \_logic_net: (a), line:22
   |vpiNet:
   \_logic_net: (b), line:23
 |uhdmallModules:
 \_module: work@inverter, file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:12, parent:work@top
   |vpiDefName:work@inverter
   |vpiFullName:work@inverter
   |vpiPort:
   \_port: (a), line:13
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:13
         |vpiName:a
         |vpiFullName:work@inverter.a
   |vpiPort:
   \_port: (b), line:14
     |vpiName:b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:14
         |vpiName:b
         |vpiFullName:work@inverter.b
   |vpiContAssign:
   \_cont_assign: , line:17
     |vpiRhs:
     \_operation: , line:17
       |vpiOpType:3
       |vpiOperand:
       \_ref_obj: (a), line:17
         |vpiName:a
         |vpiFullName:work@inverter.a
     |vpiLhs:
     \_ref_obj: (b), line:17
       |vpiName:b
       |vpiFullName:work@inverter.b
   |vpiNet:
   \_logic_net: (a), line:13
   |vpiNet:
   \_logic_net: (b), line:14
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:59, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:66
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:67
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (environment), line:67
           |vpiName:environment
           |vpiFullName:work@top.environment
         |vpiRhs:
         \_func_call: (new)
           |vpiName:new
           |vpiArgument:
           \_constant: , line:67
             |vpiConstType:6
             |vpiDecompile:&#34;env&#34;
             |vpiSize:5
             |STRING:&#34;env&#34;
       |vpiStmt:
       \_ref_obj: (uvm_resource_db::set), line:68
         |vpiName:uvm_resource_db::set
         |vpiFullName:work@top.uvm_resource_db::set
       |vpiStmt:
       \_func_call: (run_test), line:70
         |vpiName:run_test
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:59
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@inverter_if (dif), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:62, parent:work@top
     |vpiDefName:work@inverter_if
     |vpiName:dif
     |vpiFullName:work@top.dif
     |vpiPort:
     \_port: (a), line:22, parent:dif
       |vpiName:a
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:22, parent:dif
           |vpiName:a
           |vpiFullName:work@top.dif.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:22
             |vpiLeftRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), line:23, parent:dif
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:23, parent:dif
           |vpiName:b
           |vpiFullName:work@top.dif.b
           |vpiRange:
           \_range: , line:23
             |vpiLeftRange:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (a), line:22, parent:dif
     |vpiNet:
     \_logic_net: (b), line:23, parent:dif
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:59
   |vpiModule:
   \_module: work@inverter (dut), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:64, parent:work@top
     |vpiDefName:work@inverter
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (a), line:13, parent:dut
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (dif.a), line:64
         |vpiName:dif.a
         |vpiActual:
         \_logic_net: (a), line:22, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:13, parent:dut
           |vpiName:a
           |vpiFullName:work@top.dut.a
           |vpiRange:
           \_range: , line:13
             |vpiLeftRange:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), line:14, parent:dut
       |vpiName:b
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dif.b), line:64
         |vpiName:dif.b
         |vpiActual:
         \_logic_net: (b), line:23, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:14, parent:dut
           |vpiName:b
           |vpiFullName:work@top.dut.b
           |vpiRange:
           \_range: , line:14
             |vpiLeftRange:
             \_constant: , line:14
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:14
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (a), line:13, parent:dut
     |vpiNet:
     \_logic_net: (b), line:14, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>, line:59
Object: \work_top of type 3000
Object: \work_inverter_if of type 601
Object: \a of type 36
Object: \b of type 36
Object: \work_top of type 32
Object: \dif of type 601
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dut of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_inverter of type 32
Object: \a of type 44
Object: \b of type 44
Object:  of type 8
Object: \b of type 608
Object:  of type 39
Object: \a of type 608
Object: \a of type 36
Object: \b of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \environment of type 608
Object: \new of type 19
Object:  of type 7
Object: \uvm_resource_db::set of type 608
Object: \run_test of type 19
Object: \builtin of type 600
Generating RTLIL representation for module `\work_inverter_if&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234d420] str=&#39;\work_inverter_if&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234df80] str=&#39;\a&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234e340]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234e8c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234ebc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x234eaa0] str=&#39;\b&#39; input port=2
        AST_RANGE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x234ed70]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x2363360] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x2363480] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234d420] str=&#39;\work_inverter_if&#39; basic_prep
      AST_WIRE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234df80] str=&#39;\a&#39; output reg basic_prep port=1 range=[7:0]
        AST_RANGE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234e340] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234e8c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-22" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:22</a>.0-22.0&gt; [0x234ebc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x234eaa0] str=&#39;\b&#39; input basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x234ed70] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x2363360] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-23" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:23</a>.0-23.0&gt; [0x2363480] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234dc40] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-62" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:62</a>.0-62.0&gt; [0x234dd60] str=&#39;\dif&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234ef00] str=&#39;\work_inverter_if&#39;
      AST_CELL &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-64" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:64</a>.0-64.0&gt; [0x23635a0] str=&#39;\dut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2364640] str=&#39;\work_inverter&#39;
        AST_ARGUMENT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-64" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:64</a>.0-64.0&gt; [0x2364760] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-64" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:64</a>.0-64.0&gt; [0x2364880] str=&#39;\dif.a&#39;
        AST_ARGUMENT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-64" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:64</a>.0-64.0&gt; [0x23649a0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-64" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:64</a>.0-64.0&gt; [0x2364ac0] str=&#39;\dif.b&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23657e0]
        AST_BLOCK &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-66" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:66</a>.0-66.0&gt; [0x2365900]
          AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-67" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:67</a>.0-67.0&gt; [0x2365a20]
            AST_IDENTIFIER &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-67" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:67</a>.0-67.0&gt; [0x2365c50] str=&#39;\environment&#39;
            AST_FCALL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2365e70] str=&#39;\new&#39;
              AST_CONSTANT &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-67" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:67</a>.0-67.0&gt; [0x2366150] str=&#39;&#34;env&#34;&#39; bits=&#39;0010001001100101011011100111011000100010&#39;(40) range=[39:0] int=1701738018
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-68" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:68</a>.0-68.0&gt; [0x23662c0] str=&#39;\uvm_resource_db::set&#39;
          AST_FCALL &lt;<a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-70" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:70</a>.0-70.0&gt; [0x23663e0] str=&#39;\run_test&#39;
slpp_all/surelog.uhdm:0: ERROR: Can&#39;t resolve function name `\new&#39;.

</pre>
</body>