
---------- Begin Simulation Statistics ----------
final_tick                               1775121673428                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 697040                       # Simulator instruction rate (inst/s)
host_mem_usage                                9730120                       # Number of bytes of host memory used
host_op_rate                                  1331360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1474.50                       # Real time elapsed on the host
host_tick_rate                             1203876856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1963096770                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.775122                       # Number of seconds simulated
sim_ticks                                1775121673428                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.961885                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.038115                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203180034                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              7744228.598963                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              195435805.401037                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        173515405                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1910299049                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  244713139                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       208143                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  110837903                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13477                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1302845886                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          484                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5330695716                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5330695716                       # Number of busy cycles
system.cpu1.num_cc_register_reads           757602096                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          453817773                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    133139078                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             337415093                       # Number of float alu accesses
system.cpu1.num_fp_insts                    337415093                       # number of float instructions
system.cpu1.num_fp_register_reads           664954531                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          321897095                       # number of times the floating registers were written
system.cpu1.num_func_calls                   17253222                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1623384076                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1623384076                       # number of integer instructions
system.cpu1.num_int_register_reads         3094753984                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1277498304                       # number of times the integer registers were written
system.cpu1.num_load_insts                  244624450                       # Number of load instructions
system.cpu1.num_mem_refs                    355462328                       # number of memory refs
system.cpu1.num_store_insts                 110837878                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             18686110      0.98%      0.98% # Class of executed instruction
system.cpu1.op_class::IntAlu               1216113443     63.61%     64.59% # Class of executed instruction
system.cpu1.op_class::IntMult                 2942125      0.15%     64.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                     1126      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd               12298332      0.64%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20468      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                98028359      5.13%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    1020      0.00%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  121934      0.01%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc               49009772      2.56%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShift                  4884      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           48929030      2.56%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt           61179696      3.20%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                139      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          48927198      2.56%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 1      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::MemRead               229116176     11.98%     93.39% # Class of executed instruction
system.cpu1.op_class::MemWrite              107582071      5.63%     99.02% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           15508274      0.81%     99.83% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           3255807      0.17%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1911725965                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1200                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1056413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2375808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     56425827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    112852613                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1467                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             586251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       598445                       # Transaction distribution
system.membus.trans_dist::CleanEvict           457968                       # Transaction distribution
system.membus.trans_dist::ReadExReq            733144                       # Transaction distribution
system.membus.trans_dist::ReadExResp           733144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        586251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3695203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3695203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3695203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    122741760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    122741760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122741760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1319395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1319395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1319395                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6014466316                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7055919725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37936359                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37936359                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37936359                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37936359                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84490.777283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84490.777283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84490.777283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84490.777283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37637325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37637325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37637325                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37637325                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83824.777283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83824.777283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83824.777283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83824.777283                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37936359                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37936359                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84490.777283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84490.777283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37637325                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37637325                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83824.777283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83824.777283                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          427.830881                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   427.830881                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.835607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.835607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841558569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841558569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841558569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841558569                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88646.565749                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88646.565749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88646.565749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88646.565749                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          535                       # number of writebacks
system.cpu0.dcache.writebacks::total              535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609846513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609846513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609846513                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609846513                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87980.565749                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87980.565749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87980.565749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87980.565749                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830144994                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830144994                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.011086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.011086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598603434                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598603434                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.011086                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.011086                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11413575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11413575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44584.277344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44584.277344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11243079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11243079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43918.277344                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43918.277344                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1302841089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1302841089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1302841089                       # number of overall hits
system.cpu1.icache.overall_hits::total     1302841089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4797                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4797                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4797                       # number of overall misses
system.cpu1.icache.overall_misses::total         4797                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    280282104                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    280282104                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    280282104                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    280282104                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58428.622889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58428.622889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58428.622889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58428.622889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4285                       # number of writebacks
system.cpu1.icache.writebacks::total             4285                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4797                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4797                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    277087302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    277087302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    277087302                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    277087302                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57762.622889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57762.622889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57762.622889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57762.622889                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4285                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    280282104                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    280282104                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58428.622889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58428.622889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    277087302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    277087302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57762.622889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57762.622889                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.983979                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1302845886                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         271595.973734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.983979                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10422771885                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10422771885                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    297693774                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       297693774                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    298046128                       # number of overall hits
system.cpu1.dcache.overall_hits::total      298046128                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     55716894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      55716894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     56077998                       # number of overall misses
system.cpu1.dcache.overall_misses::total     56077998                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 708926038992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 708926038992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 708926038992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 708926038992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158357                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12723.717855                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12723.717855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12641.785803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12641.785803                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     48235183                       # number of writebacks
system.cpu1.dcache.writebacks::total         48235183                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     56073624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     56073624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 671818587588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 671818587588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 693036918018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 693036918018                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12057.717855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12057.717855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12359.410157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12359.410157                       # average overall mshr miss latency
system.cpu1.dcache.replacements              56073616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 552996557559                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 552996557559                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11858.634876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11858.634876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 521939381823                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 521939381823                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11192.634876                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11192.634876                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155929481433                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155929481433                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 17164.347599                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17164.347599                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 149879205765                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 149879205765                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 16498.347599                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16498.347599                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data       352354                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       352354                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       361104                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       361104                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.506132                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.506132                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data  21218330430                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  21218330430                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 59480.084181                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 59480.084181                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          354119752                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         56073624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.315264                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2889066632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2889066632                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            55105125                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55107391                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                463                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1803                       # number of overall hits
system.l2.overall_hits::.cpu1.data           55105125                       # number of overall hits
system.l2.overall_hits::total                55107391                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            968499                       # number of demand (read+write) misses
system.l2.demand_misses::total                1319395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347453                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2994                       # number of overall misses
system.l2.overall_misses::.cpu1.data           968499                       # number of overall misses
system.l2.overall_misses::total               1319395                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37179450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30250425627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    255389688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83389910283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     113932905048                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37179450                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30250425627                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    255389688                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83389910283                       # number of overall miss cycles
system.l2.overall_miss_latency::total    113932905048                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        56073624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             56426786                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       56073624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            56426786                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.624140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.017272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.624140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.017272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023382                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82805.011136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87063.360014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85300.496994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86102.216195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86352.385031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82805.011136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87063.360014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85300.496994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86102.216195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86352.385031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              598445                       # number of writebacks
system.l2.writebacks::total                    598445                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       968499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1319395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       968499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1319395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34116146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27878711204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    234957262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76778898985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104926683597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34116146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27878711204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    234957262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76778898985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104926683597                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.624140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.017272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.624140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.017272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023382                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75982.507795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80237.359309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78476.039412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79276.177864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79526.361398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75982.507795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80237.359309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78476.039412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79276.177864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79526.361398                       # average overall mshr miss latency
system.l2.replacements                        1057875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     48235718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         48235718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     48235718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     48235718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4303                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4303                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          8351468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8351610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         733030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              733144                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9620370                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62905765599                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62915385969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      9084498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9084754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.080690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.080700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84389.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85816.086107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85815.864235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       733030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         733144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8841114                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57902126514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  57910967628                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.080690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.080700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77553.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78990.118432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78989.895066                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37179450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    255389688                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    292569138                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.624140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.656310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82805.011136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85300.496994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84975.061865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34116146                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    234957262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    269073408                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.624140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.656310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75982.507795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78476.039412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78150.859134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46753657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46753978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       235469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          582808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30240805257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20484144684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50724949941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46989126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47336786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.005011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87064.237696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86992.957391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87035.438671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       235469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       582808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27869870090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18876772471                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46746642561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.005011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80238.240134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80166.699103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80209.335769                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258315.395441                       # Cycle average of tags in use
system.l2.tags.total_refs                   112852608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1320019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     85.493169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.637848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       37.680321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    72000.979968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      278.313246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    185962.784058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.274662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.709392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985395                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       262139                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1806961827                       # Number of tag accesses
system.l2.tags.data_accesses               1806961827                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        191616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61983936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84441280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       191616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        220352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38300480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38300480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         968499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1319395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       598445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             598445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            16188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         12527024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           107945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         34918134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47569291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        16188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       107945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           124133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21576256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21576256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21576256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           16188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        12527024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          107945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        34918134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69145548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    598445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    968464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.683891415692                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3636465                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             562371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1319395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     598445                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1319395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   598445                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            41189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            41225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            41213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            41261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            41248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            41213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            41236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            41257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            41268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            41201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            41226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            41268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            41271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            41179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            41204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            41226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            18737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            18637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            18761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            18720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            18690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            18722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            18698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            18722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            18742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            18677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            18686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            18717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            18673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            18707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            18713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            18733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29080884339                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4396107520                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52159129459                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22041.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39533.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1319395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               598445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1084340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  235010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  28571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  36408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  36418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  36440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  36411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  36409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  36508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  36414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  36407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  36407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  36407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1917745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1917745    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1917745                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.238526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.522620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    891.029808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        36402     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::167936-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.413819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28922     79.44%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              248      0.68%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6091     16.73%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1141      3.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84439040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38296640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84441280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38300480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1773273231054                       # Total gap between requests
system.mem_ctrls.avgGap                     924620.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22236992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       191616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     61981696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38296640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16188.186100227653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 12527024.109314918518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 107945.276579246303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34916871.856059849262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21574092.961213193834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       968499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       598445                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16062402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13986147196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    114484145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38042435716                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 92724365046592                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35773.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40253.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38237.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39279.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 154942166.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1495472771.518650                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2640084623.567884                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1809451569.746380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       706148027.759993                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154090334320.281616                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     47241334834.361542                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     546786407051.755127                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       754769233202.172363                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        425.192957                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1663890471602                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  79797550000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31433651826                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1495012755.598664                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2639272518.539882                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1809424140.722384                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       705475696.799996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154090334320.281616                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     47236339731.202042                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     546789855447.846130                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       754765714614.174683                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        425.190975                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1663900573257                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  79797550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31423550171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1775121673428                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47342032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     48834163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8645236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9084754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9084754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5246                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47336786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    168220864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             169279399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       581248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6675763648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6698675648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1057875                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38300480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57484661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57483194    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1467      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57484661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69707774115                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       56017550376                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4792203                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348809100                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
