#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x157e04c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x157e04d80 .scope module, "tb_clk_gating" "tb_clk_gating" 3 2;
 .timescale -9 -9;
P_0x600003745580 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x600001044510_0 .var "clk", 0 0;
v0x6000010445a0_0 .var "en", 0 0;
v0x600001044630_0 .net "g_clk", 0 0, L_0x6000009448c0;  1 drivers
v0x6000010446c0_0 .net "g_clk_glitch", 0 0, L_0x600000944850;  1 drivers
S_0x157e05300 .scope module, "DUT" "clk_gating" 3 15, 4 2 0, S_0x157e04d80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "g_clk_glitch";
    .port_info 1 /OUTPUT 1 "g_clk";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
L_0x600000944850 .functor AND 1, v0x6000010445a0_0, v0x600001044510_0, C4<1>, C4<1>;
L_0x6000009448c0 .functor AND 1, v0x600001044480_0, v0x600001044510_0, C4<1>, C4<1>;
v0x600001044240_0 .net "clk", 0 0, v0x600001044510_0;  1 drivers
v0x6000010442d0_0 .net "en", 0 0, v0x6000010445a0_0;  1 drivers
v0x600001044360_0 .net "g_clk", 0 0, L_0x6000009448c0;  alias, 1 drivers
v0x6000010443f0_0 .net "g_clk_glitch", 0 0, L_0x600000944850;  alias, 1 drivers
v0x600001044480_0 .var "latch_en", 0 0;
E_0x600003745600 .event anyedge, v0x600001044240_0, v0x6000010442d0_0;
    .scope S_0x157e05300;
T_0 ;
Ewait_0 .event/or E_0x600003745600, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x600001044240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6000010442d0_0;
    %assign/vec4 v0x600001044480_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x157e04d80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x600001044510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x600001044510_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x157e04d80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 10, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010445a0_0, 0, 1;
    %delay 40, 0;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x157e04d80;
T_3 ;
    %vpi_call/w 3 44 "$dumpfile", "tb_clk_gating.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x157e04d80 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_clk_gating.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/clk_gating/clk_gating.sv";
