===== Simulator configuration =====
BLOCKSIZE: 16
L1_SIZE: 1024
L1_ASSOC: 1
L2_SIZE: 8192
L2_ASSOC: 4
REPLACEMENT POLICY: LRU
INCLUSION PROPERTY: non-inclusive
trace_file: gcc_trace.txt
===== L1 contents =====
Set    0:	1000c5    
Set    1:	1000c5 D  
Set    2:	100147 D  
Set    3:	100147 D  
Set    4:	1000c5    
Set    5:	1000c5    
Set    6:	1000c5 D  
Set    7:	1000c5    
Set    8:	1000c5    
Set    9:	1000bd D  
Set    10:	1000bd    
Set    11:	1000bd D  
Set    12:	1000c5 D  
Set    13:	1000c5    
Set    14:	1000d6    
Set    15:	1000d6 D  
Set    16:	1ec0ce D  
Set    17:	1ec0ce    
Set    18:	10007d D  
Set    19:	10007d D  
Set    20:	10007d    
Set    21:	10010a    
Set    22:	10010a D  
Set    23:	10009d    
Set    24:	1000f9    
Set    25:	1000f9    
Set    26:	1000d5 D  
Set    27:	10009d    
Set    28:	10009d D  
Set    29:	10009d    
Set    30:	10009d    
Set    31:	1000fc D  
Set    32:	100146 D  
Set    33:	100146 D  
Set    34:	1000e0 D  
Set    35:	1000e0    
Set    36:	100111 D  
Set    37:	100111    
Set    38:	1000e0    
Set    39:	100146 D  
Set    40:	1000c7 D  
Set    41:	1000c7    
Set    42:	1000c7 D  
Set    43:	100004    
Set    44:	100004    
Set    45:	100004    
Set    46:	100004    
Set    47:	100004    
Set    48:	100004    
Set    49:	100004 D  
Set    50:	100004    
Set    51:	100004    
Set    52:	100004 D  
Set    53:	100004 D  
Set    54:	100004 D  
Set    55:	100004    
Set    56:	1000c7 D  
Set    57:	1000c7    
Set    58:	1000d5 D  
Set    59:	100146 D  
Set    60:	100146 D  
Set    61:	1000c6 D  
Set    62:	1000c6 D  
Set    63:	1000c6 D  
===== L2 contents =====
Set    0:800a3 D  800ac D  80066 D  0 D  
Set    1:800a3 D  20 D  8007d D  80066 D  
Set    2:8006d D  8007e D  40 D  80066 D  
Set    3:800aa D  60 D  800a3 D  80066 D  
Set    4:800aa D  80 D  800a3 D  80066 D  
Set    5:80066 D  800aa D  a0 D  800a3 D  
Set    6:c0 D  800ac D  800ab D  800a3 D  
Set    7:8006b D  8006c D  e0 D  800a3 D  
Set    8:800a3 D  800ac D  8006b D  100 D  
Set    9:800a3 D  800ac D  8003e D  120 D  
Set    10:140 D  800ac D  800a3 D  800ab D  
Set    11:160 D  800ab D  800ac D  800a3 D  
Set    12:800ac D  8006b D  180 D  800a3 D  
Set    13:800a3 D  1a0 D  8006f D  80079 D  
Set    14:800a3 D  8006b D  1c0 D  800ac D  
Set    15:800ac D  800a3 D  1e0 D  800ab D  
Set    16:800ac D  f6067 D  800ab D  800a3 D  
Set    17:800ac D  8007f D  800a3 D  800ab D  
Set    18:800ab D  800aa D  800a3 D  800ac D  
Set    19:f6067 D  800ac D  800a3 D  800a8 D  
Set    20:80085 D  8007f D  800a3 D  800ac D  
Set    21:800ac D  800a8 D  800a3 D  80085 D  
Set    22:800ac D  800a3 D  80085 D  800ab D  
Set    23:f6067 D  800a3 D  800ac D  800a7 D  
Set    24:800a3 D  800a7 D  800ac D  8003e D  
Set    25:8007d D  800a3 D  800ab D  800ac D  
Set    26:800a3 D  800aa D  800ab D  800ac D  
Set    27:800a3 D  800ab D  800aa D  800ac D  
Set    28:800ac D  800a3 D  800ab D  8007f D  
Set    29:8006a D  800a3 D  80074 D  800ac D  
Set    30:800ac D  8007f D  800ab D  800a3 D  
Set    31:8007e D  800ab D  800ac D  800a3 D  
Set    32:80074 D  f6067 D  800a3 D  800ac D  
Set    33:800ac D  80074 D  800ab D  800a3 D  
Set    34:800a3 D  80074 D  80070 D  800ac D  
Set    35:800a8 D  800a9 D  800a3 D  800ac D  
Set    36:80090    800ac D  800a3 D  80070 D  
Set    37:80070 D  8007f D  800a3 D  80052    
Set    38:800ac D  8006f D  800a3 D  8007f D  
Set    39:800a3 D  80070 D  800a9 D  800ac D  
Set    40:800a3 D  80052    8005a D  800a9 D  
Set    41:800ac D  8006b D  8003e D  800a3 D  
Set    42:8006b D  800ab D  800aa D  800a3 D  
Set    43:80070 D  800ab D  800a3 D  80002    
Set    44:800ab D  800aa D  8006b D  800a3 D  
Set    45:8003e    800a2 D  800ab D  800aa D  
Set    46:800a3 D  8003e D  800ab D  80052 D  
Set    47:800ab D  8003e D  800a3 D  800a2 D  
Set    48:800a3 D  800a2 D  8003e D  800ab D  
Set    49:800a3 D  80052 D  800ab D  8005e D  
Set    50:800a2 D  800ab D  800a3 D  8003e D  
Set    51:800a6 D  8006d D  8007f D  800a3 D  
Set    52:800ab D  800a8 D  800a9 D  800a3 D  
Set    53:800a3 D  800ab D  800a8 D  800a9 D  
Set    54:800a2 D  800ab D  800a3 D  8006d D  
Set    55:800a3 D  800a2 D  800ab D  80063 D  
Set    56:80063 D  800a3 D  8006b D  80062 D  
Set    57:80063 D  800ab D  80062    800a3 D  
Set    58:80063 D  8006f D  800a3 D  80074 D  
Set    59:80074 D  80063 D  8007d D  800a3    
Set    60:80063 D  8006b D  8007f D  800a3    
Set    61:8006b D  800a3 D  8007d D  80063 D  
Set    62:800ab D  800a2 D  800a3 D  80063    
Set    63:80074 D  8006a D  800a3 D  80063    
Set    64:8005e D  80062 D  800ab D  800a3 D  
Set    65:800ab D  800aa D  800a3 D  800a2 D  
Set    66:800a3    800aa D  800ab D  800a2 D  
Set    67:800a3    800a8 D  800ab D  800a7 D  
Set    68:800a8 D  800a3 D  800ab D  80062 D  
Set    69:800a8 D  800a3 D  80062 D  800ab D  
Set    70:800ab D  800aa D  800a2 D  800a3 D  
Set    71:800a3 D  800a8 D  80062    8005e D  
Set    72:80062 D  800a3 D  800ab D  800a8 D  
Set    73:8005e D  800aa D  800ab D  800a2 D  
Set    74:80062 D  8005e    800a3 D  8003e D  
Set    75:800ab D  80062 D  800a2 D  8006c D  
Set    76:800ab D  8006c D  800a2 D  800aa D  
Set    77:800ab D  80062 D  8006c D  800a2 D  
Set    78:8005e    8003e D  8007d D  8006c D  
Set    79:8003e D  8006c D  800ab D  800a2 D  
Set    80:800a2 D  800ab D  800aa D  8006c D  
Set    81:8006c D  8006a D  8003e D  800ab D  
Set    82:800a2 D  8006a D  800ab D  8006c D  
Set    83:800a6 D  800a8 D  800a9 D  8006c D  
Set    84:8003e D  8006c D  8006a    800a9 D  
Set    85:800a9 D  800a8 D  8006b D  8006a D  
Set    86:800a9 D  800aa D  800a2 D  800ab D  
Set    87:800a9 D  8004e    800a8 D  8006a    
Set    88:8007c D  8006a    8004e D  80062 D  
Set    89:800a2 D  800ab D  8006a    8007c D  
Set    90:800ab D  8006c D  800a2 D  800aa D  
Set    91:8004e    8007f D  800a2 D  80088 D  
Set    92:800aa D  800ab D  800a9 D  800a2 D  
Set    93:8004e D  800a2 D  8006c D  800ab D  
Set    94:800ab D  800aa D  800a2 D  80088 D  
Set    95:800a2 D  800ab D  8004e D  80088 D  
Set    96:800ab D  800a2 D  800aa D  80073 D  
Set    97:800ab D  800a2 D  80088 D  8006a    
Set    98:8003e D  80054 D  800a2 D  8004e D  
Set    99:800a2 D  8006d D  800ab D  800a8 D  
Set    100:800a2 D  8007d D  80088 D  800a8 D  
Set    101:800a2 D  8004e D  800ab D  800a8 D  
Set    102:800a9 D  800a2 D  800aa D  800ab D  
Set    103:800aa D  800a5 D  800a2 D  800ab D  
Set    104:8008f D  80063 D  800a2 D  8007c D  
Set    105:800a9 D  800a2 D  8008f D  80063 D  
Set    106:800ab D  8008f D  800aa D  800a2 D  
Set    107:80063 D  800a2 D  8008f D  800ab D  
Set    108:8007f D  8008f D  80088 D  800a2 D  
Set    109:80073 D  800a2 D  800ab D  8008f    
Set    110:800aa D  800a2 D  800ab D  8008f D  
Set    111:8008f D  8006b D  8005e D  8006e D  
Set    112:800ab D  8006e D  800a2 D  8005e D  
Set    113:800a2 D  8007d D  8008f    8005e D  
Set    114:800a2 D  8003d D  8008f D  800ab D  
Set    115:8005e D  800a2 D  8008f D  800a6 D  
Set    116:8008f D  800a2 D  80063 D  8003d D  
Set    117:80063 D  800a2 D  8006a D  8008f D  
Set    118:800ab D  80039 D  8008f D  800a2 D  
Set    119:8008f D  800ab D  8006a D  800a2 D  
Set    120:800a2 D  8006b D  80063 D  800ab D  
Set    121:800a2 D  800ab D  80039    8006a D  
Set    122:8006c D  8006a D  8003d D  8006b D  
Set    123:800ab D  800a2 D  80039 D  8006c D  
Set    124:80069 D  8006c D  800a2 D  8003d D  
Set    125:80039 D  800a2 D  800aa D  800ab D  
Set    126:80069 D  80065 D  800a2 D  80039 D  
Set    127:800aa D  80065 D  800ab D  800a2 D  
===== Simulation results (raw) =====
a. number of L1 reads:        63640
b. number of L1 read misses:  11788
c. number of L1 writes:       36360
d. number of L1 write misses: 9448
e. L1 miss rate:              0.212360
f. number of L1 writebacks:   17774
g. number of L2 reads:        21236
h. number of L2 read misses:  5493
i. number of L2 writes:       17774
j. number of L2 write misses: 204
k. number of PrefetchL1 hits: 49813
l. number of PrefetchL1 misses: 13827
m. number of PrefetchL2 hits: 38742
n. number of PrefetchL2 misses: 268
p. L2 miss rate:              0.258665
q. number of L2 writebacks:   4832
t. total memory traffic:      10529
