// Seed: 633018635
module module_0;
  wand id_1;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
  tri0 [-1 : -1] id_2, id_3;
  assign id_2 = -1;
  assign id_2 = -1;
  timeprecision 1ps;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd57,
    parameter id_5 = 32'd2,
    parameter id_7 = 32'd60
) (
    output wor id_0,
    input tri1 id_1,
    input wire _id_2,
    input tri0 _id_3,
    output tri1 id_4[1  ||  -1 : 1],
    input supply0 _id_5,
    output supply0 id_6,
    input tri1 _id_7
);
  logic [7:0][id_3  .  id_5  +  id_2 : -1][id_7][id_7] id_9;
  module_0 modCall_1 ();
endmodule
