make[1]: Entering directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float'
make -f Makefile results.xml
make[2]: Entering directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float'
make -C sim_build  -f Vtop.mk
make[3]: Entering directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float/sim_build'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilator.o /home/santhosh/.pyenv/versions/verif/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_vpi.o /usr/local/share/verilator/include/verilated_vpi.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp Vtop__Dpi.cpp Vtop__Trace.cpp Vtop__Slow.cpp Vtop__Syms.cpp Vtop__Trace__Slow.cpp > Vtop__ALL.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vtop__ALL.o Vtop__ALL.cpp
Archive ar -cr Vtop__ALL.a Vtop__ALL.o
g++    verilator.o verilated.o verilated_dpi.o verilated_vpi.o verilated_vcd_c.o Vtop__ALL.a   -Wl,-rpath,/home/santhosh/.pyenv/versions/verif/lib/python3.12/site-packages/cocotb/libs -L/home/santhosh/.pyenv/versions/verif/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator    -o Vtop
make[3]: Leaving directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float/sim_build'
MODULE=test_MAC_fp TESTCASE= TOPLEVEL=mkUnpipelined_float_mul TOPLEVEL_LANG=verilog \
         sim_build/Vtop 
     -.--ns INFO     cocotb.gpi                         ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /home/santhosh/.pyenv/versions/verif/bin/python
     -.--ns INFO     cocotb.gpi                         ../gpi/GpiCommon.cpp:99   in gpi_print_registered_impl       VPI registered
     0.00ns INFO     Running on Verilator version 4.106 2020-12-02
     0.00ns INFO     Running tests with cocotb v1.6.2 from /home/santhosh/.pyenv/versions/verif/lib/python3.12/site-packages/cocotb
     0.00ns INFO     Seeding Python random module with 1731258987
     0.00ns INFO     Found test test_MAC_fp.test_1
     0.00ns INFO     running test_1 (1/1)
175000.00ns INFO     Res: 0000000000000000
175000.00ns INFO     test_1 passed
175000.00ns INFO     **************************************************************************************
                     ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                     **************************************************************************************
                     ** test_MAC_fp.test_1             PASS      175000.00           0.00   77222851.57  **
                     **************************************************************************************
                     ** TESTS=1 PASS=1 FAIL=0 SKIP=0             175000.00           0.01   13354982.70  **
                     **************************************************************************************
                     
     50000  a.exp: 10000010   b.exp: 10101001    tmp_exp 00000000 
     50000  a.mantissa: 0101100   b.mantissa: 1100101 
     60000 tmp_fraction 00000000000000000 
********************************
     60000 tmp_a 0000000010101100 
     60000 tmp_b 11100101 
     60000 mul_count  8 
     70000 tmp_fraction 00000000010101100 
********************************
     70000 tmp_a 0000000101011000 
     70000 tmp_b 01110010 
     70000 mul_count  7 
     80000 tmp_fraction 00000000010101100 
********************************
     80000 tmp_a 0000001010110000 
     80000 tmp_b 00111001 
     80000 mul_count  6 
     90000 tmp_fraction 00000001101011100 
********************************
     90000 tmp_a 0000010101100000 
     90000 tmp_b 00011100 
     90000 mul_count  5 
    100000 tmp_fraction 00000001101011100 
********************************
    100000 tmp_a 0000101011000000 
    100000 tmp_b 00001110 
    100000 mul_count  4 
    110000 tmp_fraction 00000001101011100 
********************************
    110000 tmp_a 0001010110000000 
    110000 tmp_b 00000111 
    110000 mul_count  3 
    120000 tmp_fraction 00001100011011100 
********************************
    120000 tmp_a 0010101100000000 
    120000 tmp_b 00000011 
    120000 mul_count  2 
    130000 tmp_fraction 10000001111011100 
********************************
    130000 tmp_a 0101011000000000 
    130000 tmp_b 00000001 
    130000 mul_count  1 
    140000 tmp_fraction 00001100111011100 
********************************
    150000 tmp_mantissa 0000000000000000 
    150000 mantissa_res 0000000 
    150000 temp_res: 000000000001100111011100
    160000 SPI : DATA_RECEIVE case2 counter 0 data_rx 00000000 rg_bit_count   0
- :0: Verilog $finish
make[2]: Leaving directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float'
make[1]: Leaving directory '/home/santhosh/Documents/Santhosh/IIT_Course/CAD/NS24Z005/CS6230/float'
