# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=31 +define+BENCHMARK=0 -I/home/tela/Arch2025/lab2/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++2a -static -Wall -I/home/tela/Arch2025/lab2/difftest/src/test/csrc -I/home/tela/Arch2025/lab2/difftest/src/test/csrc/common -I/home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram -o /home/tela/Arch2025/lab2/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/main.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/emu.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/snapshot.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/vcs/main.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/nemuproxy.cpp"
T      5866   176886  1741188650   446075670  1741188650   446075670 "../build/emu-compile/VSimTop.cpp"
T      3113   176867  1741188650   446075670  1741188650   446075670 "../build/emu-compile/VSimTop.h"
T      5734   176912  1741188650   526075675  1741188650   526075675 "../build/emu-compile/VSimTop.mk"
T       678   176864  1741188650   446075670  1741188650   446075670 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067   176712  1741188650   446075670  1741188650   446075670 "../build/emu-compile/VSimTop__Dpi.h"
T      1546   176698  1741188650   436075670  1741188650   436075670 "../build/emu-compile/VSimTop__Syms.cpp"
T      1463   176707  1741188650   436075670  1741188650   436075670 "../build/emu-compile/VSimTop__Syms.h"
T     98603   176899  1741188650   456075672  1741188650   456075672 "../build/emu-compile/VSimTop__Trace.cpp"
T    176437   176897  1741188650   456075672  1741188650   456075672 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    637151   176905  1741188650   506075673  1741188650   506075673 "../build/emu-compile/VSimTop___024root.cpp"
T      4867   176900  1741188650   456075672  1741188650   456075672 "../build/emu-compile/VSimTop___024root.h"
T    578984   176903  1741188650   476075673  1741188650   476075673 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088   176908  1741188650   506075673  1741188650   506075673 "../build/emu-compile/VSimTop___024unit.cpp"
T       770   176906  1741188650   506075673  1741188650   506075673 "../build/emu-compile/VSimTop___024unit.h"
T       963   176907  1741188650   506075673  1741188650   506075673 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    112431   176910  1741188650   516075675  1741188650   516075675 "../build/emu-compile/VSimTop__stats.txt"
T      2238   176913  1741188650   526075675  1741188650   526075675 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1741188650   526075675  1741188650   526075675 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765   176911  1741188650   516075675  1741188650   516075675 "../build/emu-compile/VSimTop_classes.mk"
S      1259   202771  1741135778    88374271  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/../build/../vsrc/SimTop.sv"
S      8965   202774  1741184914   525980234  1741184914   525980234 "/home/tela/Arch2025/lab2/build/../vsrc/include/common.sv"
S       122   202773  1741135778    88374271  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/include/config.sv"
S      2663   202758  1741179415   773145390  1741179415   773145390 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decode.sv"
S      8184   202757  1741146365   762687841  1741146365   762687841 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decoder.sv"
S       640   202760  1741145908   842672326  1741145908   842672326 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/alu.sv"
S      3331   202761  1741185019   155980873  1741185019   155980873 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/execute.sv"
S       651   202754  1741176605   113071999  1741176605   113071999 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/fetch.sv"
S       282   202755  1741135778    68374272  1740376561   849724000 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/pcselect.sv"
S     10961   202763  1741181431   733189245  1741181431   733189245 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/memory/memory.sv"
S       665   202752  1741135778    68374272  1740376773   189733000 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regfile/regfile.sv"
S       449   202767  1741187976   306059205  1741187976   306059205 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_DE.sv"
S       453   202768  1741188041   736054616  1741188041   736054616 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_EM.sv"
S       615   202769  1741187567   266049101  1741187567   266049101 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_FD.sv"
S       641   202770  1741188127   206062060  1741188127   206062060 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_MW.sv"
S       726   202765  1741188633   286075026  1741188633   286075026 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/writeback/writeback.sv"
S      6419   202776  1741187930   496059092  1741187930   496059092 "/home/tela/Arch2025/lab2/build/../vsrc/src/core.sv"
S      1732   202778  1741135778    98374275  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/CBusArbiter.sv"
S       857   202781  1741135778    98374275  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/DBusToCBus.sv"
S       563   202782  1741135778    98374275  1740214528   513468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/IBusToCBus.sv"
S  10445528   175248  1740359913   997467686  1740359913   997467686 "/usr/local/bin/verilator_bin"
S       303   202700  1741135777   998374268  1740214545   523469000 "src/test/vsrc/common/EICG_wrapper.v"
S      2458   202701  1741135777   998374268  1740214545   523469000 "src/test/vsrc/common/SimJTAG.v"
S       864   202702  1741135777   998374268  1740214545   523469000 "src/test/vsrc/common/assert.v"
S     17294   202703  1741135777   998374268  1740214545   523469000 "src/test/vsrc/common/difftest.v"
S      7235   202704  1741135778     8374266  1740214545   523469000 "src/test/vsrc/common/ram.sv"
S      1437   202705  1741135778     8374266  1740214545   523469000 "src/test/vsrc/common/ram.v"
S      1731   202706  1741135778     8374266  1740214545   523469000 "src/test/vsrc/common/ref.v"
