
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: product[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.250000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.251278    0.000639    0.000639 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.039160    0.093711    0.330466    0.331105 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.093712    0.000554    0.331659 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.036293    0.089255    0.255433    0.587092 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_2__leaf_clk (net)
                      0.089263    0.000945    0.588037 ^ _663_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.002880    0.076185    0.739758    1.327795 v _663_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net23 (net)
                      0.076185    0.000035    1.327830 v output23/A (sky130_fd_sc_hd__buf_1)
     1    0.000871    0.031487    0.143144    1.470974 v output23/X (sky130_fd_sc_hd__buf_1)
                                                         product[14] (net)
                      0.031487    0.000005    1.470979 v product[14] (out)
                                              1.470979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                -18.750000    6.000000   output external delay
                                              6.000000   data required time
---------------------------------------------------------------------------------------------
                                              6.000000   data required time
                                             -1.470979   data arrival time
---------------------------------------------------------------------------------------------
                                              4.529022   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 1
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
