Analysis & Synthesis report for filter_my
Mon Jan 13 11:56:51 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 17. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
 18. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 19. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 20. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
 21. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 22. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 23. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 24. Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 25. Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst
 26. Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core
 27. Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1
 28. Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated|altsyncram_7p94:altsyncram1
 29. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component
 30. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated
 31. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p
 32. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p
 33. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram
 34. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 35. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 36. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr
 37. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 38. Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 39. Parameter Settings for User Entity Instance: Top-level Entity: |filter_my
 40. Parameter Settings for User Entity Instance: adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 41. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst
 42. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 43. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 44. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 45. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 46. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 47. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 48. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 49. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 50. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 51. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 52. Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 53. Parameter Settings for User Entity Instance: AUDIO_DAC:DAC
 54. Parameter Settings for User Entity Instance: AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: filter_fsm:u_filter_fsm
 56. dcfifo Parameter Settings by Entity Instance
 57. altera_syncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "filter_fsm:u_filter_fsm"
 59. Port Connectivity Checks: "AUDIO_DAC:DAC"
 60. Port Connectivity Checks: "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst"
 61. Port Connectivity Checks: "adc_ltc2308_fifo:ltc_fifo"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 13 11:56:51 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; filter_my                                   ;
; Top-level Entity Name           ; filter_my                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 113                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; filter_my          ; filter_my          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library  ;
+----------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+----------+
; TERASIC_AUDIO/audio_fifo.v                               ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v                               ;          ;
; TERASIC_AUDIO/AUDIO_DAC.v                                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v                                ;          ;
; ADC_LTC2308_FIFO/adc_ltc2308_fifo.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v                      ;          ;
; ADC_LTC2308_FIFO/adc_ltc2308.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v                           ;          ;
; ADC_LTC2308_FIFO/adc_data_fifo.v                         ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v                         ;          ;
; FIR_mine.v                                               ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DSP/FIR_mine.v                                               ; FIR_mine ;
; FIR_mine/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library_package.vhd                       ; FIR_mine ;
; FIR_mine/dspba_library.vhd                               ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd                               ; FIR_mine ;
; FIR_mine/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd                    ; FIR_mine ;
; FIR_mine/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_lib_pkg_hpfir.vhd                     ; FIR_mine ;
; FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd ; FIR_mine ;
; FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; FIR_mine ;
; FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd     ; FIR_mine ;
; FIR_mine/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd                    ; FIR_mine ;
; FIR_mine/FIR_mine_0002_rtl_core.vhd                      ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd                      ; FIR_mine ;
; FIR_mine/FIR_mine_0002_ast.vhd                           ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd                           ; FIR_mine ;
; FIR_mine/FIR_mine_0002.vhd                               ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd                               ; FIR_mine ;
; filter_my.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/DSP/filter_my.sv                                             ;          ;
; filter_fsm.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv                                            ;          ;
; dcfifo.tdf                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                   ;          ;
; lpm_counter.inc                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc              ;          ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;          ;
; altdpram.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                 ;          ;
; a_graycounter.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc            ;          ;
; a_fefifo.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                 ;          ;
; a_gray2bin.inc                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc               ;          ;
; dffpipe.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                  ;          ;
; alt_sync_fifo.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;          ;
; lpm_compare.inc                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc              ;          ;
; altsyncram_fifo.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;          ;
; aglobal181.inc                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc               ;          ;
; db/dcfifo_s7q1.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf                                       ;          ;
; db/a_graycounter_pv6.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_pv6.tdf                                 ;          ;
; db/a_graycounter_ldc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_ldc.tdf                                 ;          ;
; db/altsyncram_91b1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf                                   ;          ;
; db/alt_synch_pipe_apl.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_apl.tdf                                ;          ;
; db/dffpipe_re9.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dffpipe_re9.tdf                                       ;          ;
; db/alt_synch_pipe_bpl.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_bpl.tdf                                ;          ;
; db/dffpipe_se9.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dffpipe_se9.tdf                                       ;          ;
; db/cmpr_b06.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/cmpr_b06.tdf                                          ;          ;
; altera_syncram.tdf                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf           ;          ;
; db/altera_syncram_d914.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_d914.tdf                               ;          ;
; db/altsyncram_emb4.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altsyncram_emb4.tdf                                   ;          ;
; db/altera_syncram_6cv3.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_6cv3.tdf                               ;          ;
; db/altsyncram_7p94.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altsyncram_7p94.tdf                                   ;          ;
; db/dcfifo_ebo1.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf                                       ;          ;
; db/a_graycounter_fu6.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_fu6.tdf                                 ;          ;
; db/a_graycounter_bcc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_bcc.tdf                                 ;          ;
; db/altsyncram_26d1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf                                   ;          ;
; db/alt_synch_pipe_0ol.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_0ol.tdf                                ;          ;
; db/dffpipe_hd9.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dffpipe_hd9.tdf                                       ;          ;
; db/dffpipe_3dc.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dffpipe_3dc.tdf                                       ;          ;
; db/alt_synch_pipe_1ol.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_1ol.tdf                                ;          ;
; db/dffpipe_id9.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/dffpipe_id9.tdf                                       ;          ;
; db/cmpr_tu5.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/cmpr_tu5.tdf                                          ;          ;
; db/cmpr_su5.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/cmpr_su5.tdf                                          ;          ;
; db/mux_5r7.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DSP/db/mux_5r7.tdf                                           ;          ;
+----------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimate of Logic utilization (ALMs needed) ; 71                  ;
;                                             ;                     ;
; Combinational ALUT usage for logic          ; 93                  ;
;     -- 7 input functions                    ; 9                   ;
;     -- 6 input functions                    ; 12                  ;
;     -- 5 input functions                    ; 3                   ;
;     -- 4 input functions                    ; 39                  ;
;     -- <=3 input functions                  ; 30                  ;
;                                             ;                     ;
; Dedicated logic registers                   ; 113                 ;
;                                             ;                     ;
; I/O pins                                    ; 11                  ;
; Total MLAB memory bits                      ; 0                   ;
; Total block memory bits                     ; 8192                ;
;                                             ;                     ;
; Total DSP Blocks                            ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; io_ac_daclrck~input ;
; Maximum fan-out                             ; 144                 ;
; Total fan-out                               ; 1022                ;
; Average fan-out                             ; 3.90                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name        ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |filter_my                                     ; 93 (1)              ; 113 (0)                   ; 8192              ; 0          ; 11   ; 0            ; |filter_my                                                                                                                                       ; filter_my          ; work         ;
;    |AUDIO_DAC:DAC|                             ; 92 (55)             ; 113 (72)                  ; 8192              ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC                                                                                                                         ; AUDIO_DAC          ; work         ;
;       |audio_fifo:dac_fifo|                    ; 37 (0)              ; 41 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo                                                                                                     ; audio_fifo         ; work         ;
;          |dcfifo:dcfifo_component|             ; 37 (0)              ; 41 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_ebo1:auto_generated|       ; 37 (3)              ; 41 (11)                   ; 8192              ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated                                                  ; dcfifo_ebo1        ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|   ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; a_graycounter_fu6  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|    ; 9 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe12|      ; 9 (9)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ; dffpipe_hd9        ; work         ;
;                |altsyncram_26d1:fifo_ram|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram                         ; altsyncram_26d1    ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7            ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7            ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; altera_fir_compiler_ii ; 18.1    ; N/A          ; N/A          ; |filter_my|FIR_mine:u_FIR_mine ; FIR_mine.v      ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 20                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                       ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                       ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                      ; Lost fanout                           ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|delayed_wrptr_g[0..8]                                                                                                                                                            ; Stuck at GND due to stuck port clock  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[0..8]                                                                                                                                                                    ; Stuck at GND due to stuck port clock  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                                                                                    ; Stuck at GND due to stuck port clock  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                    ; Stuck at GND due to stuck port clock  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                           ; Stuck at VCC due to stuck port preset ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                                                                                                                                           ; Stuck at GND due to stuck port clear  ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                                                                              ; Stuck at VCC due to stuck port preset ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|sub_parity10a[0,1]                                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                     ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                                                                     ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2..4]                                                                  ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0,1]                                                                   ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                                                                   ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                                             ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0,1]                                                                                             ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                                                                              ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                              ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3,4]                                                                            ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                              ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                              ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                              ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0..5]                                                                                 ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                                                                               ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                           ; Stuck at GND due to stuck port clear  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                               ; Stuck at VCC due to stuck port preset ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[0..11] ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                     ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]                                                     ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]                                                     ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[12]    ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|rdaddr_reg[0]      ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                    ; Stuck at GND due to stuck port clear  ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_start                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear  ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_ch[0..2]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_num[0..11]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|pre_measure_done                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|pre_slave_read_data                                                                                                                                                                                                                         ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|pre_measure_fifo_start                                                                                                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|measure_start                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|config_first                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|measure_count[0..11]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_done                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|wait_measure_done                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|measure_done                                                                                                                                                                                                   ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[0]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[1]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[2]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[3]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[4]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[5]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[6]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[7]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[8]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[9]                                                                                                                                      ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[10]                                                                                                                                     ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[11]                                                                                                                                     ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[0]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[1]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[2]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[4]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[5]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[6]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[7]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[8]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[9]                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]                                                                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                                                                                            ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[11]                                                                                                                                             ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[0..11]                                                                                                                                          ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                  ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                                                                                                                 ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                                                                                                                 ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                     ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[0,1]                                                                                                          ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                  ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                                                                                                                  ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                 ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                                                                                                                 ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                     ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0,1]                                                                                                           ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|pre_measure_start                                                                                                                                                                                              ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[0..7]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[0..11]                                                                                                                                                                                               ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[3]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[2]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[4,5]                                                                                                                                                                                                ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[1..3]                                                                                                                                                                                               ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|ADC_SDI                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock  ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]                                                                                                                                                                                                  ; Lost fanout                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|sdi_index[0..2]                                                                                                                                                                                                ; Stuck at GND due to stuck port clock  ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0..5]                                                                                  ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                       ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0..6]                                                                            ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0..5]                                                                                  ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0..5]                                                                                         ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                                  ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                  ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                                   ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                                 ; Lost fanout                           ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                   ; Lost fanout                           ;
; Total Number of Removed Registers = 315                                                                                                                                                                                                                               ;                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal       ; Registers Removed due to This Register                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_start                                                                                                                                                      ; Stuck at GND             ; adc_ltc2308_fifo:ltc_fifo|pre_measure_done,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ; due to stuck port clear  ; adc_ltc2308_fifo:ltc_fifo|pre_slave_read_data,                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|pre_measure_fifo_start,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_start, adc_ltc2308_fifo:ltc_fifo|config_first,                                                                                                                                                                                    ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[11],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[9],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[8],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[7],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[6],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[5],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[4],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_count[0],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|measure_fifo_done,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|wait_measure_done,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|measure_done,                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[11],                                                                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[10],                                                                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[9],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[8],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[7],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[6],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[5],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[4],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[3],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[2],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[1],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[0],                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10,                                                                                                              ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11,                                                                                                              ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9,                                                                                                                  ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[1],                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[0],                                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9,                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10,                                                                                                              ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11,                                                                                                              ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6,                                                                                                                  ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[1],                                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0],                                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|pre_measure_start,                                                                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[7],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|tick[0],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|clk_enable,                                                                                                                                                                                                  ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[11],                                                                                                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[10],                                                                                                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[9],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[8],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[7],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[6],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[5],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|read_data[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[5],                                                                                                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|write_pos[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|ADC_SDI,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|sdi_index[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|sdi_index[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                 ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]          ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5],                                                                                 ;
;                                                                                                                                                                                                   ; due to stuck port clear  ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4],                                                                                 ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3],                                                                                 ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2],                                                                                 ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1],                                                                                 ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0],                                                                                 ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[0],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[1],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[2],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[3],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[4],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[5],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[6],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[7],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[8],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[9],  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[10], ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[11], ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0],                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0],                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0],                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|dataout_reg[12], ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                          ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                ; Stuck at GND             ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0],                                                                                                                                                 ;
;                                                                                                                                                                                                   ; due to stuck port clock  ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8,                                                                                                                                        ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9,                                                                                                                                           ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|sub_parity10a[1],                                                                                                                                  ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|sub_parity10a[0]                                                                                                                                   ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                   ; Lost Fanouts             ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                    ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                   ; Lost Fanouts             ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8],                                                                                                                   ;
;                                                                                                                                                                                                   ;                          ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                    ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6] ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5],                                                                  ;
;                                                                                                                                                                                                   ; due to stuck port clear  ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4],                                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3],                                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2],                                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1],                                                                  ;
;                                                                                                                                                                                                   ;                          ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                   ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[5]                                                                                                                                            ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                               ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0],                                                                 ;
;                                                                                                                                                                                                   ; due to stuck port clear  ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                             ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[6]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[7]                                                                                                                                            ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]          ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1],                                                                                  ;
;                                                                                                                                                                                                   ; due to stuck port clear  ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                   ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[8]                                                                                                                                            ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                           ; Stuck at VCC             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|rdaddr_reg[0],   ;
;                                                                                                                                                                                                   ; due to stuck port preset ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                              ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[9]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                        ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]                                                                                                                                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                        ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[11]                                                                                                                                           ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[0]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[1]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[2]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[3]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[4]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[5]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[6]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[7]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[8]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[9]                                                                                                                                    ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                        ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[10]                                                                                                                                   ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                        ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11],                                                                                         ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[11]                                                                                                                                   ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[0]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[1]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[2]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]                                                                                                                                            ;
; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                         ; Lost Fanouts             ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4],                                                                                          ;
;                                                                                                                                                                                                   ;                          ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[4]                                                                                                                                            ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                                  ; Lost Fanouts             ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                    ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                         ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                                             ;
;                                                                                                                                                                                                   ; due to stuck port clear  ;                                                                                                                                                                                                                                                                     ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]          ; Stuck at VCC             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                   ;
;                                                                                                                                                                                                   ; due to stuck port preset ;                                                                                                                                                                                                                                                                     ;
; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                           ; Stuck at GND             ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                         ;
;                                                                                                                                                                                                   ; due to stuck port clear  ;                                                                                                                                                                                                                                                                     ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_ch[2]                                                                                                                                                      ; Stuck at GND             ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[3]                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ; due to stuck port clock  ;                                                                                                                                                                                                                                                                     ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_ch[1]                                                                                                                                                      ; Stuck at GND             ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[2]                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ; due to stuck port clock  ;                                                                                                                                                                                                                                                                     ;
; adc_ltc2308_fifo:ltc_fifo|measure_fifo_ch[0]                                                                                                                                                      ; Stuck at GND             ; adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst|config_cmd[4]                                                                                                                                                                                                ;
;                                                                                                                                                                                                   ; due to stuck port clock  ;                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 8       ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 8       ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0 ; 9       ;
; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6    ; 5       ;
; Total number of inverted registers = 4                                                                                      ;         ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                            ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                              ;
; DONT_MERGE_REGISTER                     ; on     ; -    ; d_xIn_0_13_sticky_ena_q[0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                          ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated|altsyncram_7p94:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------+
; Assignment                            ; Value                  ; From ; To                                  ;
+---------------------------------------+------------------------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb               ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb               ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg          ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                         ;
+---------------------------------------+------------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |filter_my ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; pDAC_DW        ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_s7q1 ; Untyped                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
; INWIDTH             ; 13        ; Signed Integer                                                                                      ;
; OUT_WIDTH_UNTRIMMED ; 27        ; Signed Integer                                                                                      ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                      ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                      ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                              ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                      ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                              ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                      ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                      ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                      ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                      ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                      ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                      ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                          ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                      ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                      ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                              ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 13    ; Signed Integer                                                                                                                                         ;
; data_width      ; 13    ; Signed Integer                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 27    ; Signed Integer                                                                                                                                       ;
; data_width            ; 27    ; Signed Integer                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                         ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                      ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                               ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                      ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                      ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                      ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; WIDTH_A                                                    ; 13                   ; Signed Integer                                                                                                                               ;
; WIDTH_B                                                    ; 13                   ; Signed Integer                                                                                                                               ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                               ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                               ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                               ;
; CBXI_PARAMETER                                             ; altera_syncram_d914  ; Untyped                                                                                                                                      ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                 ;
+------------------------------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                              ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                              ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                       ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                              ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                              ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                              ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                              ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                              ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                              ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                              ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                              ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                              ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                              ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                              ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                              ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                                                 ; 64                   ; Signed Integer                                                                                                                                       ;
; NUMWORDS_B                                                 ; 64                   ; Signed Integer                                                                                                                                       ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                              ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                              ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; WIDTH_A                                                    ; 13                   ; Signed Integer                                                                                                                                       ;
; WIDTH_B                                                    ; 13                   ; Signed Integer                                                                                                                                       ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                       ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                       ;
; CBXI_PARAMETER                                             ; altera_syncram_6cv3  ; Untyped                                                                                                                                              ;
+------------------------------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                     ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 27    ; Signed Integer                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:DAC ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                           ;
+-------------------------+-------------+----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                        ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                 ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                        ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                        ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                        ;
; CBXI_PARAMETER          ; dcfifo_ebo1 ; Untyped                                                        ;
+-------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter_fsm:u_filter_fsm ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; pDAC_DW        ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                    ;
+----------------------------+------------------------------------------------------------------------------------+
; Name                       ; Value                                                                              ;
+----------------------------+------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                  ;
; Entity Instance            ; adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 12                                                                                 ;
;     -- LPM_NUMWORDS        ; 2048                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                 ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component                          ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 32                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                           ;
; Entity Instance                           ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                          ;
; Entity Instance                           ; FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "filter_fsm:u_filter_fsm"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_slave_read_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_slave_wr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:DAC"                                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; writedata ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "writedata[31..24]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst"                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_ltc2308_fifo:ltc_fifo"                                                                                                                                          ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; slave_wriredata ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "slave_wriredata[15..1]" will be connected to GND. ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 113                         ;
;     ENA               ; 13                          ;
;     SCLR              ; 32                          ;
;     plain             ; 68                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 94                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 85                          ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 39                          ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 12                          ;
; boundary_port         ; 11                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 13 11:56:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filter_my -c filter_my
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file terasic_audio/audio_if.v
    Info (12023): Found entity 1: AUDIO_IF File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file terasic_audio/audio_fifo.v
    Info (12023): Found entity 1: audio_fifo File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file terasic_audio/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file terasic_audio/audio_adc.v
    Info (12023): Found entity 1: AUDIO_ADC File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_mine.v
    Info (12023): Found entity 1: FIR_mine File: C:/intelFPGA_lite/18.1/DSP/FIR_mine.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_mine/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_mine) File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fir_mine/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file fir_mine/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_mine) File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_mine/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_mine) File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_mine/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_mine_0002_rtl_core-normal File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: FIR_mine_0002_rtl_core File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_ast.vhd
    Info (12022): Found design unit 1: FIR_mine_0002_ast-struct File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_mine_0002_ast File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002.vhd
    Info (12022): Found design unit 1: FIR_mine_0002-syn File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd Line: 33
    Info (12023): Found entity 1: FIR_mine_0002 File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file filter_my.sv
    Info (12023): Found entity 1: filter_my File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filter_fsm.sv
    Info (12023): Found entity 1: filter_fsm File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at filter_my.sv(109): created implicit net for "iclk" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 109
Info (12127): Elaborating entity "filter_my" for the top level hierarchy
Warning (10034): Output port "o_ac_xck" at filter_my.sv(14) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 14
Info (12128): Elaborating entity "adc_ltc2308_fifo" for hierarchy "adc_ltc2308_fifo:ltc_fifo" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 70
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(66): truncated value with size 16 to match size of target (12) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v Line: 66
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(150): truncated value with size 32 to match size of target (12) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v Line: 150
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst" File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v Line: 194
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 70
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(109): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 109
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(114): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 114
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(174): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 174
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(179): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 179
Info (12128): Elaborating entity "adc_data_fifo" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst" File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v Line: 216
Info (12128): Elaborating entity "dcfifo" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v Line: 87
Info (12133): Instantiated megafunction "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf
    Info (12023): Found entity 1: dcfifo_s7q1 File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_s7q1" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_pv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_ldc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf
    Info (12023): Found entity 1: altsyncram_91b1 File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_91b1" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/intelFPGA_lite/18.1/DSP/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/intelFPGA_lite/18.1/DSP/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/intelFPGA_lite/18.1/DSP/db/cmpr_b06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf Line: 60
Info (12128): Elaborating entity "FIR_mine" for hierarchy "FIR_mine:u_FIR_mine" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 84
Info (12128): Elaborating entity "FIR_mine_0002" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at FIR_mine_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd Line: 54
Info (12128): Elaborating entity "FIR_mine_0002_ast" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at FIR_mine_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "FIR_mine_0002_rtl_core" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 198
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 203
Info (12128): Elaborating entity "altera_syncram" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 510
Info (12130): Elaborated megafunction instantiation "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 510
Info (12133): Instantiated megafunction "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 510
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_d914.tdf
    Info (12023): Found entity 1: altera_syncram_d914 File: C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_d914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_d914" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_emb4.tdf
    Info (12023): Found entity 1: altsyncram_emb4 File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_emb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_emb4" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1" File: C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_d914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 550
Info (12128): Elaborating entity "altera_syncram" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 572
Info (12130): Elaborated megafunction instantiation "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 572
Info (12133): Instantiated megafunction "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 572
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_6cv3.tdf
    Info (12023): Found entity 1: altera_syncram_6cv3 File: C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_6cv3.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_6cv3" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7p94.tdf
    Info (12023): Found entity 1: altsyncram_7p94 File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_7p94.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7p94" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated|altsyncram_7p94:altsyncram1" File: C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_6cv3.tdf Line: 34
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd Line: 640
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:DAC" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 100
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v Line: 99
Info (12128): Elaborating entity "audio_fifo" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo" File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v Line: 141
Info (12128): Elaborating entity "dcfifo" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12133): Instantiated megafunction "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v Line: 91
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf
    Info (12023): Found entity 1: dcfifo_ebo1 File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_ebo1" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/intelFPGA_lite/18.1/DSP/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/intelFPGA_lite/18.1/DSP/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/intelFPGA_lite/18.1/DSP/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/intelFPGA_lite/18.1/DSP/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:rdempty_eq_comp1_lsb" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/intelFPGA_lite/18.1/DSP/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/intelFPGA_lite/18.1/DSP/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf Line: 87
Info (12128): Elaborating entity "filter_fsm" for hierarchy "filter_fsm:u_filter_fsm" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 130
Warning (10034): Output port "adc_slave_wr_data" at filter_fsm.sv(14) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 14
Warning (10034): Output port "filter_ast_sink_data" at filter_fsm.sv(17) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 17
Warning (10034): Output port "filter_ast_sink_err" at filter_fsm.sv(19) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 19
Warning (10034): Output port "dac_write_data" at filter_fsm.sv(28) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 28
Warning (10034): Output port "adc_slave_clk" at filter_fsm.sv(7) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 7
Warning (10034): Output port "adc_slave_rn" at filter_fsm.sv(8) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 8
Warning (10034): Output port "adc_slave_cs_n" at filter_fsm.sv(9) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 9
Warning (10034): Output port "adc_slave_addr" at filter_fsm.sv(10) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 10
Warning (10034): Output port "adc_slave_read_n" at filter_fsm.sv(11) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 11
Warning (10034): Output port "adc_slave_wr_n" at filter_fsm.sv(12) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 12
Warning (10034): Output port "filter_rst_n" at filter_fsm.sv(16) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 16
Warning (10034): Output port "filter_ast_sink_valid" at filter_fsm.sv(18) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 18
Warning (10034): Output port "dac_rst" at filter_fsm.sv(26) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 26
Warning (10034): Output port "dac_write" at filter_fsm.sv(27) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 27
Warning (10034): Output port "dac_clear" at filter_fsm.sv(31) has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv Line: 31
Warning (12158): Entity "filter_fsm" contains only dangling pins File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 130
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[0]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[1]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[2]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[3]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[4]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[5]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[6]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[7]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[8]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[9]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[10]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[11]" File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf Line: 370
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "io_ac_daclrck" has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 12
    Warning (13040): bidirectional pin "io_ac_adclrck" has no driver File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_adc_convst" is stuck at VCC File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 5
    Warning (13410): Pin "o_adc_sck" is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 6
    Warning (13410): Pin "o_adc_sdi" is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 7
    Warning (13410): Pin "o_ac_xck" is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 146 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a20" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a22" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a19" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a21" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a28" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a30" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a27" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a29" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a31" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a16" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a18" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a17" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a24" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a26" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a23" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (15400): WYSIWYG primitive "AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a25" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf Line: 37
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_clk50M" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 2
    Warning (15610): No output dependent on input pin "i_adc_sdo" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 8
    Warning (15610): No output dependent on input pin "i_ac_adcdat" File: C:/intelFPGA_lite/18.1/DSP/filter_my.sv Line: 11
Info (21057): Implemented 217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 174 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4903 megabytes
    Info: Processing ended: Mon Jan 13 11:56:51 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg.


