--- arch/arm/boot/dts/qcom/mdm9607.dtsi
+++ arch/arm/boot/dts/qcom/mdm9607.dtsi
@@ -327,7 +334,6 @@
 		qcom,bw-tbl =
 			<  188 /*  24   MHz */>,
 			<  366 /*  48   MHz */>,
-			<  420 /* ~55   MHz */>, // align to usb
 			<  732 /*  96   MHz */>,
 			<  915 /* 120   MHz */>,
 			< 1145 /* 150.15 MHz */>,
@@ -339,8 +345,8 @@
 		cpubw-cpufreq {
 			target-dev = <&cpubw>;
 			cpu-to-dev-map =
-				 <  110000   420>,
-				 <  200000   420>,
+				 <  100000   183>,
+				 <  200000   366>,
 				 <  400000   732>,
 				 <  800000   915>,
 				 <  998400  1145>,
@@ -379,15 +384,6 @@
 		qcom,pipe-attr-ee;
 	};
 
-	blsp1_uart5: serial@78b3000 { /* BLSP1 UART5 */
-		compatible = "qcom,msm-lsuart-v14";
-		reg = <0x78b3000 0x200>;
-		interrupts = <0 121 0>;
-		clocks = <&clock_gcc clk_gcc_blsp1_uart5_apps_clk>,
-			 <&clock_gcc clk_gcc_blsp1_ahb_clk>;
-		clock-names = "core_clk", "iface_clk";
-		status = "disabled";
-	};
 	dma_blsp1: qcom,sps-dma@7884000 { /* BLSP1 */
 		#dma-cells = <4>;
 		compatible = "qcom,sps-dma";
@@ -436,25 +432,23 @@
 		status = "disabled";
 	};
 
-	blsp1_uart3: uart@78b1000 {
+	blsp1_uart3: uart@78b1000 { /* BLSP1 UART3, throguh BAM */
 		compatible = "qcom,msm-hsuart-v14";
 		reg = <0x78b1000 0x200>,
 			<0x7884000 0x2b000>;
 		reg-names = "core_mem", "bam_mem";
-	//	interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
-		interrupt-names = "core_irq", "bam_irq";
+		interrupt-names = "core_irq", "bam_irq", "wakeup_irq"; //disable uart rx wakeup source
 		#address-cells = <0>;
 		interrupt-parent = <&blsp1_uart3>;
-		interrupts = <0 1>;
-		//interrupts = <0 1 2>;
+		interrupts = <0 1 2>;
 		#interrupt-cells = <1>;
 		interrupt-map-mask = <0xffffffff>;
 		interrupt-map = <0 &intc 0 119 0
 				1 &intc 0 238 0
-				2 &tlmm_pinmux 1 0>;
+				2 &tlmm_pinmux 1 0>; 	//disable uart rx wakeup source
 
-		qcom,inject-rx-on-wakeup;
-		qcom,rx-char-to-inject = <0xFD>;
+		qcom,inject-rx-on-wakeup;		//disable uart rx wakeup source
+		qcom,rx-char-to-inject = <0xFD>;	//disable uart rx wakeup source
 
 		qcom,bam-tx-ep-pipe-index = <4>;
 		qcom,bam-rx-ep-pipe-index = <5>;
@@ -473,67 +467,23 @@
 				<86 512 500 800>;
 		status = "disabled";
 	};
-		
-			blsp1_uart6: uart6@78b4000 {
-			compatible = "qcom,msm-hsuart-v14";
-			reg = <0x78b4000 0x200>,
-              <0x7884000 0x2b000>;                                                                                                        
-			reg-names = "core_mem", "bam_mem";
-			//interrupt-names = "core_irq", "bam_irq", "wakeup_irq"; //disable uart rx wakeup source
-			interrupt-names = "core_irq", "bam_irq";
-			#address-cells = <0>;
-			interrupt-parent = <&blsp1_uart6>;
-			//interrupts = <0 1 2>;
-			interrupts = <0 1>; //disable uart rx wakeup source
-			#interrupt-cells = <1>;
-			interrupt-map-mask = <0xffffffff>;
-			interrupt-map = <0 &intc 0 122 0
-                  1 &intc 0 238 0>;
-                  //2 &tlmm_pinmux 1 0>;  //disable uart rx wakeup source
-  
-			//qcom,inject-rx-on-wakeup; //disable uart rx wakeup source
-			//qcom,rx-char-to-inject = <0xFD>;  //disable uart rx wakeup source
-  
-			qcom,bam-tx-ep-pipe-index = <10>;
-			qcom,bam-rx-ep-pipe-index = <11>;
-			qcom,master-id = <86>;
-			clock-names = "core_clk", "iface_clk";
-			clocks = <&clock_gcc clk_gcc_blsp1_uart6_apps_clk>,
-                  <&clock_gcc clk_gcc_blsp1_ahb_clk>;
-			pinctrl-names = "sleep", "default";
-			pinctrl-0 = <&blsp1_uart6_sleep>;
-			pinctrl-1 = <&blsp1_uart6_active>;
-			qcom,msm-bus,name = "blsp1_uart6";
-			qcom,msm-bus,num-cases = <2>;
-			qcom,msm-bus,num-paths = <1>;
-			qcom,msm-bus,vectors-KBps =
-                 <86 512 0 0>,
-                 <86 512 500 800>;
-			status = "disabled";
-		};
-	
-	
-	
-	
-	
-	
 
-	blsp1_uart5_hs: uart@78b3000 { /* BLSP1 UART5 */
-		compatible = "qcom,msm-hsuart-v14";
+	blsp1_uart5: uart@78b3000 { /* Debug UART */
+		compatible = "qcom,msm-lsuart-v14";
 		reg = <0x78b3000 0x200>,
 			<0x7884000 0x23000>;
 		reg-names = "core_mem", "bam_mem";
 		interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
 		#address-cells = <0>;
-		interrupt-parent = <&blsp1_uart5_hs>;
-		interrupts = <0 1 2>;
+		interrupt-parent = <&blsp1_uart5>;
+		interrupts = <0 121 2>;
 		#interrupt-cells = <1>;
 		interrupt-map-mask = <0xffffffff>;
 		interrupt-map = <0 &intc 0 121 0
 				1 &intc 0 238 0
-				2 &tlmm_pinmux 9 0>;
+		  	2 &tlmm_pinmux 9 0>;
 
-		qcom,inject-rx-on-wakeup;
+        qcom,inject-rx-on-wakeup;
 		qcom,rx-char-to-inject = <0xFD>;
 
 		qcom,bam-tx-ep-pipe-index = <8>;
@@ -598,26 +559,22 @@
 		qcom,hsusb-otg-phy-init-seq =
 			<0x44 0x80 0x38 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
 
-		qcom,hsusb-otg-phy-type = <3>; /* SNPS Femto PHY */
+		qcom,hsusb-otg-phy-type = <2>; /* SNPS Femto PHY */
 		qcom,hsusb-otg-mode = <1>; /* peripheral mode ivan 20160104 change 3-->1 solved the USB not working problem*/
         qcom,hsusb-otg-default-mode=<1>; /* peripheral mode ivan 20160104 add  solved the USB not working problem*/
 		qcom,hsusb-otg-otg-control = <3>; /* USR control ivan 20160104 change 2-->3 solved the USB not working problem*/
 		qcom,usbid-gpio = <&pm8019_mpps 1 0>;
-		qcom,hsusb-log2-itc = <1>;
+		qcom,hsusb-log2-itc = <4>;
 		qcom,dp-manual-pullup;
 		qcom,boost-sysclk-with-streaming;
 		qcom,phy-dvdd-always-on;
 		qcom,hsusb-otg-lpm-on-dev-suspend;
 		qcom,axi-prefetch-enable;
-		/*
 		qcom,hsusb-otg-mpm-dpsehv-int = <49>;
 		qcom,hsusb-otg-mpm-dmsehv-int = <58>;
-		*/
 		qcom,hsusb-otg-delay-lpm;
 		qcom,enable-phy-id-pullup;
-		/* Bik test: */
-		qcom,hsusb-otg-disable-reset;
-		/* End bik test */
+
 		qcom,msm-bus,name = "usb2";
 		qcom,msm-bus,num-cases = <3>;
 		qcom,msm-bus,num-paths = <1>;
@@ -993,10 +950,6 @@
 		compatible = "qcom,msm-pcm-loopback";
 	};
 
-	compress: qcom,msm-compress-dsp {
-		compatible = "qcom,msm-compress-dsp";
-		qcom,adsp-version = "MDSP 2.8";
-	};
 	 qcom,msm-dai-stub {
 		compatible = "qcom,msm-dai-stub";
 		dtmf_tx: qcom,msm-dai-stub-dtmf-tx {
