
Motion_proj_WB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011848  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  08011988  08011988  00012988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011cf8  08011cf8  00012cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011d00  08011d00  00012d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011d04  08011d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000d8  20000008  08011d08  00013008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  200000e0  08011de0  000130e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000118  08011e15  00013118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020b8  20000130  08011e26  00013130  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200021e8  08011e26  000131e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00014000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00014000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08011e26  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0002f834  00000000  00000000  00013a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006898  00000000  00000000  000432cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002e28  00000000  00000000  00049b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002375  00000000  00000000  0004c990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002ed9e  00000000  00000000  0004ed05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00035e9a  00000000  00000000  0007daa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00102c07  00000000  00000000  000b393d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001b6544  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000cfe8  00000000  00000000  001b6588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000006e  00000000  00000000  001c3570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000130 	.word	0x20000130
 800015c:	00000000 	.word	0x00000000
 8000160:	08011970 	.word	0x08011970

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000134 	.word	0x20000134
 800017c:	08011970 	.word	0x08011970

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <APPD_EnableCPU2+0x34>)
 8000bb0:	1d3c      	adds	r4, r7, #4
 8000bb2:	461d      	mov	r5, r3
 8000bb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bbc:	c403      	stmia	r4!, {r0, r1}
 8000bbe:	8022      	strh	r2, [r4, #0]
 8000bc0:	3402      	adds	r4, #2
 8000bc2:	0c13      	lsrs	r3, r2, #16
 8000bc4:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000bc6:	f00d fdaf 	bl	800e728 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f00d f840 	bl	800dc52 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000bd2:	bf00      	nop
}
 8000bd4:	3720      	adds	r7, #32
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bdb0      	pop	{r4, r5, r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	08011988 	.word	0x08011988

08000be0 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000be8:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <LL_C2_PWR_SetPowerMode+0x28>)
 8000bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000bee:	f023 0207 	bic.w	r2, r3, #7
 8000bf2:	4905      	ldr	r1, [pc, #20]	@ (8000c08 <LL_C2_PWR_SetPowerMode+0x28>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	58000400 	.word	0x58000400

08000c0c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <LL_EXTI_EnableIT_32_63+0x24>)
 8000c16:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000c1a:	4905      	ldr	r1, [pc, #20]	@ (8000c30 <LL_EXTI_EnableIT_32_63+0x24>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	58000800 	.word	0x58000800

08000c34 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c40:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000c4e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	021b      	lsls	r3, r3, #8
 8000c56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	cafecafe 	.word	0xcafecafe

08000c70 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000c82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	608b      	str	r3, [r1, #8]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000c9c:	4b04      	ldr	r3, [pc, #16]	@ (8000cb0 <LL_DBGMCU_GetDeviceID+0x18>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e0042000 	.word	0xe0042000

08000cb4 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000cb8:	4b04      	ldr	r3, [pc, #16]	@ (8000ccc <LL_DBGMCU_GetRevisionID+0x18>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	0c1b      	lsrs	r3, r3, #16
 8000cbe:	b29b      	uxth	r3, r3
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e0042000 	.word	0xe0042000

08000cd0 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <LL_LPM_EnableSleep+0x1c>)
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <LL_LPM_EnableSleep+0x1c>)
 8000cda:	f023 0304 	bic.w	r3, r3, #4
 8000cde:	6113      	str	r3, [r2, #16]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	22ff      	movs	r2, #255	@ 0xff
 8000cfc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	b083      	sub	sp, #12
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	22ca      	movs	r2, #202	@ 0xca
 8000d16:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2253      	movs	r2, #83	@ 0x53
 8000d1c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
 8000d32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f023 0207 	bic.w	r2, r3, #7
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	431a      	orrs	r2, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	609a      	str	r2, [r3, #8]
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000d54:	4b04      	ldr	r3, [pc, #16]	@ (8000d68 <MX_APPE_Config+0x18>)
 8000d56:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d5a:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000d5c:	f000 f824 	bl	8000da8 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000d60:	f000 f829 	bl	8000db6 <Config_HSE>

  return;
 8000d64:	bf00      	nop
}
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	58004000 	.word	0x58004000

08000d6c <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000d70:	f000 f835 	bl	8000dde <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000d74:	f000 f84e 	bl	8000e14 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000d78:	4903      	ldr	r1, [pc, #12]	@ (8000d88 <MX_APPE_Init+0x1c>)
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 fd9a 	bl	80018b4 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000d80:	f000 f856 	bl	8000e30 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000d84:	bf00      	nop
}
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	200002e8 	.word	0x200002e8

08000d8c <Init_Smps>:

void Init_Smps(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000d90:	bf00      	nop
}
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <Init_Exti>:

void Init_Exti(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000d9e:	2050      	movs	r0, #80	@ 0x50
 8000da0:	f7ff ff34 	bl	8000c0c <LL_EXTI_EnableIT_32_63>

  return;
 8000da4:	bf00      	nop
}
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000dac:	bf00      	nop
}
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f00d fd3f 	bl	800e840 <OTP_Read>
 8000dc2:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d005      	beq.n	8000dd6 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	799b      	ldrb	r3, [r3, #6]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff30 	bl	8000c34 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000dd4:	bf00      	nop
 8000dd6:	bf00      	nop
}
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <System_Init>:

static void System_Init(void)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
  Init_Smps();
 8000de2:	f7ff ffd3 	bl	8000d8c <Init_Smps>

  Init_Exti();
 8000de6:	f7ff ffd8 	bl	8000d9a <Init_Exti>

  Init_Rtc();
 8000dea:	f000 f803 	bl	8000df4 <Init_Rtc>

  return;
 8000dee:	bf00      	nop
}
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <Init_Rtc+0x1c>)
 8000dfa:	f7ff ff86 	bl	8000d0a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4803      	ldr	r0, [pc, #12]	@ (8000e10 <Init_Rtc+0x1c>)
 8000e02:	f7ff ff92 	bl	8000d2a <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000e06:	4802      	ldr	r0, [pc, #8]	@ (8000e10 <Init_Rtc+0x1c>)
 8000e08:	f7ff ff72 	bl	8000cf0 <LL_RTC_EnableWriteProtection>

  return;
 8000e0c:	bf00      	nop
}
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40002800 	.word	0x40002800

08000e14 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000e18:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000e1c:	f7ff ff28 	bl	8000c70 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000e20:	f00e fe4e 	bl	800fac0 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000e24:	2004      	movs	r0, #4
 8000e26:	f7ff fedb 	bl	8000be0 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000e2a:	bf00      	nop
}
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000e36:	f00d fac1 	bl	800e3bc <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000e3a:	4a11      	ldr	r2, [pc, #68]	@ (8000e80 <appe_Tl_Init+0x50>)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2010      	movs	r0, #16
 8000e40:	f00e ff7c 	bl	800fd3c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <appe_Tl_Init+0x54>)
 8000e46:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <appe_Tl_Init+0x58>)
 8000e4a:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000e4c:	463b      	mov	r3, r7
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480e      	ldr	r0, [pc, #56]	@ (8000e8c <appe_Tl_Init+0x5c>)
 8000e52:	f00d f975 	bl	800e140 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000e56:	4b0e      	ldr	r3, [pc, #56]	@ (8000e90 <appe_Tl_Init+0x60>)
 8000e58:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e94 <appe_Tl_Init+0x64>)
 8000e5c:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <appe_Tl_Init+0x68>)
 8000e60:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000e62:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000e66:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000e68:	f107 0308 	add.w	r3, r7, #8
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f00d fbe7 	bl	800e640 <TL_MM_Init>

  TL_Enable();
 8000e72:	f00d fa9d 	bl	800e3b0 <TL_Enable>

  return;
 8000e76:	bf00      	nop
}
 8000e78:	3720      	adds	r7, #32
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	0800e179 	.word	0x0800e179
 8000e84:	20030734 	.word	0x20030734
 8000e88:	08000e9d 	.word	0x08000e9d
 8000e8c:	08000eb5 	.word	0x08000eb5
 8000e90:	2003094c 	.word	0x2003094c
 8000e94:	20030840 	.word	0x20030840
 8000e98:	200301f8 	.word	0x200301f8

08000e9c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000ea6:	bf00      	nop
}
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
	...

08000eb4 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	330b      	adds	r3, #11
 8000ec2:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	881b      	ldrh	r3, [r3, #0]
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000ece:	2b07      	cmp	r3, #7
 8000ed0:	d81f      	bhi.n	8000f12 <APPE_SysUserEvtRx+0x5e>
 8000ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ed8 <APPE_SysUserEvtRx+0x24>)
 8000ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed8:	08000ef9 	.word	0x08000ef9
 8000edc:	08000f0b 	.word	0x08000f0b
 8000ee0:	08000f13 	.word	0x08000f13
 8000ee4:	08000f13 	.word	0x08000f13
 8000ee8:	08000f13 	.word	0x08000f13
 8000eec:	08000f13 	.word	0x08000f13
 8000ef0:	08000f13 	.word	0x08000f13
 8000ef4:	08000f13 	.word	0x08000f13
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000ef8:	f107 030c 	add.w	r3, r7, #12
 8000efc:	4618      	mov	r0, r3
 8000efe:	f00c fed5 	bl	800dcac <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f81b 	bl	8000f3e <APPE_SysEvtReadyProcessing>
    break;
 8000f08:	e004      	b.n	8000f14 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f000 f806 	bl	8000f1c <APPE_SysEvtError>
    break;
 8000f10:	e000      	b.n	8000f14 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8000f12:	bf00      	nop
  }

  return;
 8000f14:	bf00      	nop
}
 8000f16:	3720      	adds	r7, #32
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	330b      	adds	r3, #11
 8000f2a:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	3302      	adds	r3, #2
 8000f30:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8000f32:	bf00      	nop
}
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b08a      	sub	sp, #40	@ 0x28
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	330b      	adds	r3, #11
 8000f62:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	3302      	adds	r3, #2
 8000f68:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d11d      	bne.n	8000fae <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000f72:	f7ff fe19 	bl	8000ba8 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000f76:	230f      	movs	r3, #15
 8000f78:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000f7a:	237f      	movs	r3, #127	@ 0x7f
 8000f7c:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000f7e:	f7ff fe99 	bl	8000cb4 <LL_DBGMCU_GetRevisionID>
 8000f82:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000f8a:	f7ff fe85 	bl	8000c98 <LL_DBGMCU_GetDeviceID>
 8000f8e:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000f90:	6a3b      	ldr	r3, [r7, #32]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00c fe70 	bl	800dc80 <SHCI_C2_Config>

    APP_BLE_Init();
 8000fa0:	f00d fd58 	bl	800ea54 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f00e fd9c 	bl	800fae4 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000fac:	e007      	b.n	8000fbe <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d103      	bne.n	8000fbe <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
  return;
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
}
 8000fc0:	3728      	adds	r7, #40	@ 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b084      	sub	sp, #16
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fce:	f006 fa57 	bl	8007480 <HAL_GetTick>
 8000fd2:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fde:	d00a      	beq.n	8000ff6 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8000fe0:	f006 fa66 	bl	80074b0 <HAL_GetTickFreq>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4413      	add	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fee:	e002      	b.n	8000ff6 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8000ff0:	f7ff fe6e 	bl	8000cd0 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8000ff4:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8000ff6:	f006 fa43 	bl	8007480 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	429a      	cmp	r2, r3
 8001004:	d8f4      	bhi.n	8000ff0 <HAL_Delay+0x2a>
  }
}
 8001006:	bf00      	nop
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f00e fd94 	bl	800fb44 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001024:	bf00      	nop
}
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001038:	f04f 30ff 	mov.w	r0, #4294967295
 800103c:	f00e fd82 	bl	800fb44 <UTIL_SEQ_Run>
  return;
 8001040:	bf00      	nop
}
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001050:	2100      	movs	r1, #0
 8001052:	2010      	movs	r0, #16
 8001054:	f00e fe94 	bl	800fd80 <UTIL_SEQ_SetTask>
  return;
 8001058:	bf00      	nop
}
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001068:	2002      	movs	r0, #2
 800106a:	f00e fef5 	bl	800fe58 <UTIL_SEQ_SetEvt>
  return;
 800106e:	bf00      	nop
}
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800107e:	2002      	movs	r0, #2
 8001080:	f00e ff0a 	bl	800fe98 <UTIL_SEQ_WaitEvt>
  return;
 8001084:	bf00      	nop
}
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <LL_EXTI_EnableIT_0_31>:
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <LL_EXTI_EnableIT_0_31+0x24>)
 8001096:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800109a:	4905      	ldr	r1, [pc, #20]	@ (80010b0 <LL_EXTI_EnableIT_0_31+0x24>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4313      	orrs	r3, r2
 80010a0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	58000800 	.word	0x58000800

080010b4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4904      	ldr	r1, [pc, #16]	@ (80010d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	600b      	str	r3, [r1, #0]

}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	58000800 	.word	0x58000800

080010d8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80010de:	4b0d      	ldr	r3, [pc, #52]	@ (8001114 <ReadRtcSsrValue+0x3c>)
 80010e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80010e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <ReadRtcSsrValue+0x3c>)
 80010e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80010ee:	e005      	b.n	80010fc <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80010f4:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <ReadRtcSsrValue+0x3c>)
 80010f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d1f5      	bne.n	80010f0 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001104:	683b      	ldr	r3, [r7, #0]
}
 8001106:	4618      	mov	r0, r3
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40002800 	.word	0x40002800

08001118 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	460a      	mov	r2, r1
 8001122:	71fb      	strb	r3, [r7, #7]
 8001124:	4613      	mov	r3, r2
 8001126:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001128:	79ba      	ldrb	r2, [r7, #6]
 800112a:	491d      	ldr	r1, [pc, #116]	@ (80011a0 <LinkTimerAfter+0x88>)
 800112c:	4613      	mov	r3, r2
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	4413      	add	r3, r2
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	440b      	add	r3, r1
 8001136:	3315      	adds	r3, #21
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	2b06      	cmp	r3, #6
 8001140:	d009      	beq.n	8001156 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001142:	7bfa      	ldrb	r2, [r7, #15]
 8001144:	4916      	ldr	r1, [pc, #88]	@ (80011a0 <LinkTimerAfter+0x88>)
 8001146:	4613      	mov	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	4413      	add	r3, r2
 800114c:	00db      	lsls	r3, r3, #3
 800114e:	440b      	add	r3, r1
 8001150:	3314      	adds	r3, #20
 8001152:	79fa      	ldrb	r2, [r7, #7]
 8001154:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001156:	79fa      	ldrb	r2, [r7, #7]
 8001158:	4911      	ldr	r1, [pc, #68]	@ (80011a0 <LinkTimerAfter+0x88>)
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	440b      	add	r3, r1
 8001164:	3315      	adds	r3, #21
 8001166:	7bfa      	ldrb	r2, [r7, #15]
 8001168:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800116a:	79fa      	ldrb	r2, [r7, #7]
 800116c:	490c      	ldr	r1, [pc, #48]	@ (80011a0 <LinkTimerAfter+0x88>)
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	440b      	add	r3, r1
 8001178:	3314      	adds	r3, #20
 800117a:	79ba      	ldrb	r2, [r7, #6]
 800117c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800117e:	79ba      	ldrb	r2, [r7, #6]
 8001180:	4907      	ldr	r1, [pc, #28]	@ (80011a0 <LinkTimerAfter+0x88>)
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	440b      	add	r3, r1
 800118c:	3315      	adds	r3, #21
 800118e:	79fa      	ldrb	r2, [r7, #7]
 8001190:	701a      	strb	r2, [r3, #0]

  return;
 8001192:	bf00      	nop
}
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	2000014c 	.word	0x2000014c

080011a4 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	460a      	mov	r2, r1
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	4613      	mov	r3, r2
 80011b2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80011b4:	4b29      	ldr	r3, [pc, #164]	@ (800125c <LinkTimerBefore+0xb8>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	79ba      	ldrb	r2, [r7, #6]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d032      	beq.n	8001226 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80011c0:	79ba      	ldrb	r2, [r7, #6]
 80011c2:	4927      	ldr	r1, [pc, #156]	@ (8001260 <LinkTimerBefore+0xbc>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	4413      	add	r3, r2
 80011ca:	00db      	lsls	r3, r3, #3
 80011cc:	440b      	add	r3, r1
 80011ce:	3314      	adds	r3, #20
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80011d4:	7bfa      	ldrb	r2, [r7, #15]
 80011d6:	4922      	ldr	r1, [pc, #136]	@ (8001260 <LinkTimerBefore+0xbc>)
 80011d8:	4613      	mov	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4413      	add	r3, r2
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	440b      	add	r3, r1
 80011e2:	3315      	adds	r3, #21
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80011e8:	79fa      	ldrb	r2, [r7, #7]
 80011ea:	491d      	ldr	r1, [pc, #116]	@ (8001260 <LinkTimerBefore+0xbc>)
 80011ec:	4613      	mov	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	4413      	add	r3, r2
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	440b      	add	r3, r1
 80011f6:	3315      	adds	r3, #21
 80011f8:	79ba      	ldrb	r2, [r7, #6]
 80011fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	4918      	ldr	r1, [pc, #96]	@ (8001260 <LinkTimerBefore+0xbc>)
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	440b      	add	r3, r1
 800120a:	3314      	adds	r3, #20
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001210:	79ba      	ldrb	r2, [r7, #6]
 8001212:	4913      	ldr	r1, [pc, #76]	@ (8001260 <LinkTimerBefore+0xbc>)
 8001214:	4613      	mov	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	440b      	add	r3, r1
 800121e:	3314      	adds	r3, #20
 8001220:	79fa      	ldrb	r2, [r7, #7]
 8001222:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001224:	e014      	b.n	8001250 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001226:	79fa      	ldrb	r2, [r7, #7]
 8001228:	490d      	ldr	r1, [pc, #52]	@ (8001260 <LinkTimerBefore+0xbc>)
 800122a:	4613      	mov	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	440b      	add	r3, r1
 8001234:	3315      	adds	r3, #21
 8001236:	79ba      	ldrb	r2, [r7, #6]
 8001238:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800123a:	79ba      	ldrb	r2, [r7, #6]
 800123c:	4908      	ldr	r1, [pc, #32]	@ (8001260 <LinkTimerBefore+0xbc>)
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	440b      	add	r3, r1
 8001248:	3314      	adds	r3, #20
 800124a:	79fa      	ldrb	r2, [r7, #7]
 800124c:	701a      	strb	r2, [r3, #0]
  return;
 800124e:	bf00      	nop
}
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	200001dc 	.word	0x200001dc
 8001260:	2000014c 	.word	0x2000014c

08001264 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800126e:	4b4e      	ldr	r3, [pc, #312]	@ (80013a8 <linkTimer+0x144>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b06      	cmp	r3, #6
 8001276:	d118      	bne.n	80012aa <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001278:	4b4b      	ldr	r3, [pc, #300]	@ (80013a8 <linkTimer+0x144>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4b4b      	ldr	r3, [pc, #300]	@ (80013ac <linkTimer+0x148>)
 8001280:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001282:	4a49      	ldr	r2, [pc, #292]	@ (80013a8 <linkTimer+0x144>)
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001288:	79fa      	ldrb	r2, [r7, #7]
 800128a:	4949      	ldr	r1, [pc, #292]	@ (80013b0 <linkTimer+0x14c>)
 800128c:	4613      	mov	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	440b      	add	r3, r1
 8001296:	3315      	adds	r3, #21
 8001298:	2206      	movs	r2, #6
 800129a:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800129c:	4b45      	ldr	r3, [pc, #276]	@ (80013b4 <linkTimer+0x150>)
 800129e:	f04f 32ff 	mov.w	r2, #4294967295
 80012a2:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	81fb      	strh	r3, [r7, #14]
 80012a8:	e078      	b.n	800139c <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80012aa:	f000 f909 	bl	80014c0 <ReturnTimeElapsed>
 80012ae:	4603      	mov	r3, r0
 80012b0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80012b2:	79fa      	ldrb	r2, [r7, #7]
 80012b4:	493e      	ldr	r1, [pc, #248]	@ (80013b0 <linkTimer+0x14c>)
 80012b6:	4613      	mov	r3, r2
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	4413      	add	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	440b      	add	r3, r1
 80012c0:	3308      	adds	r3, #8
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	89fb      	ldrh	r3, [r7, #14]
 80012c6:	79fa      	ldrb	r2, [r7, #7]
 80012c8:	4419      	add	r1, r3
 80012ca:	4839      	ldr	r0, [pc, #228]	@ (80013b0 <linkTimer+0x14c>)
 80012cc:	4613      	mov	r3, r2
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4413      	add	r3, r2
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	4403      	add	r3, r0
 80012d6:	3308      	adds	r3, #8
 80012d8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80012da:	79fa      	ldrb	r2, [r7, #7]
 80012dc:	4934      	ldr	r1, [pc, #208]	@ (80013b0 <linkTimer+0x14c>)
 80012de:	4613      	mov	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4413      	add	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	440b      	add	r3, r1
 80012e8:	3308      	adds	r3, #8
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80012ee:	4b2e      	ldr	r3, [pc, #184]	@ (80013a8 <linkTimer+0x144>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	4a2e      	ldr	r2, [pc, #184]	@ (80013b0 <linkTimer+0x14c>)
 80012f8:	460b      	mov	r3, r1
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	440b      	add	r3, r1
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	4413      	add	r3, r2
 8001302:	3308      	adds	r3, #8
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	429a      	cmp	r2, r3
 800130a:	d337      	bcc.n	800137c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800130c:	4b26      	ldr	r3, [pc, #152]	@ (80013a8 <linkTimer+0x144>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001312:	7b7a      	ldrb	r2, [r7, #13]
 8001314:	4926      	ldr	r1, [pc, #152]	@ (80013b0 <linkTimer+0x14c>)
 8001316:	4613      	mov	r3, r2
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	4413      	add	r3, r2
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	440b      	add	r3, r1
 8001320:	3315      	adds	r3, #21
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001326:	e013      	b.n	8001350 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001328:	7b7a      	ldrb	r2, [r7, #13]
 800132a:	4921      	ldr	r1, [pc, #132]	@ (80013b0 <linkTimer+0x14c>)
 800132c:	4613      	mov	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4413      	add	r3, r2
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	440b      	add	r3, r1
 8001336:	3315      	adds	r3, #21
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 800133c:	7b7a      	ldrb	r2, [r7, #13]
 800133e:	491c      	ldr	r1, [pc, #112]	@ (80013b0 <linkTimer+0x14c>)
 8001340:	4613      	mov	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4413      	add	r3, r2
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	440b      	add	r3, r1
 800134a:	3315      	adds	r3, #21
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001350:	7b3b      	ldrb	r3, [r7, #12]
 8001352:	2b06      	cmp	r3, #6
 8001354:	d00b      	beq.n	800136e <linkTimer+0x10a>
 8001356:	7b3a      	ldrb	r2, [r7, #12]
 8001358:	4915      	ldr	r1, [pc, #84]	@ (80013b0 <linkTimer+0x14c>)
 800135a:	4613      	mov	r3, r2
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	4413      	add	r3, r2
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	440b      	add	r3, r1
 8001364:	3308      	adds	r3, #8
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	429a      	cmp	r2, r3
 800136c:	d2dc      	bcs.n	8001328 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 800136e:	7b7a      	ldrb	r2, [r7, #13]
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fecf 	bl	8001118 <LinkTimerAfter>
 800137a:	e00f      	b.n	800139c <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <linkTimer+0x144>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff0c 	bl	80011a4 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800138c:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <linkTimer+0x144>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <linkTimer+0x148>)
 8001394:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001396:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <linkTimer+0x144>)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 800139c:	89fb      	ldrh	r3, [r7, #14]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	200001dc 	.word	0x200001dc
 80013ac:	200001dd 	.word	0x200001dd
 80013b0:	2000014c 	.word	0x2000014c
 80013b4:	200001e0 	.word	0x200001e0

080013b8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	460a      	mov	r2, r1
 80013c2:	71fb      	strb	r3, [r7, #7]
 80013c4:	4613      	mov	r3, r2
 80013c6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80013c8:	4b39      	ldr	r3, [pc, #228]	@ (80014b0 <UnlinkTimer+0xf8>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	79fa      	ldrb	r2, [r7, #7]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d111      	bne.n	80013f8 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80013d4:	4b36      	ldr	r3, [pc, #216]	@ (80014b0 <UnlinkTimer+0xf8>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <UnlinkTimer+0xfc>)
 80013dc:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80013de:	79fa      	ldrb	r2, [r7, #7]
 80013e0:	4935      	ldr	r1, [pc, #212]	@ (80014b8 <UnlinkTimer+0x100>)
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	440b      	add	r3, r1
 80013ec:	3315      	adds	r3, #21
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4b2f      	ldr	r3, [pc, #188]	@ (80014b0 <UnlinkTimer+0xf8>)
 80013f4:	701a      	strb	r2, [r3, #0]
 80013f6:	e03e      	b.n	8001476 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	492f      	ldr	r1, [pc, #188]	@ (80014b8 <UnlinkTimer+0x100>)
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	440b      	add	r3, r1
 8001406:	3314      	adds	r3, #20
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800140c:	79fa      	ldrb	r2, [r7, #7]
 800140e:	492a      	ldr	r1, [pc, #168]	@ (80014b8 <UnlinkTimer+0x100>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	440b      	add	r3, r1
 800141a:	3315      	adds	r3, #21
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001420:	79f9      	ldrb	r1, [r7, #7]
 8001422:	7bfa      	ldrb	r2, [r7, #15]
 8001424:	4824      	ldr	r0, [pc, #144]	@ (80014b8 <UnlinkTimer+0x100>)
 8001426:	460b      	mov	r3, r1
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	440b      	add	r3, r1
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	4403      	add	r3, r0
 8001430:	3315      	adds	r3, #21
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2d8      	uxtb	r0, r3
 8001436:	4920      	ldr	r1, [pc, #128]	@ (80014b8 <UnlinkTimer+0x100>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3315      	adds	r3, #21
 8001444:	4602      	mov	r2, r0
 8001446:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	2b06      	cmp	r3, #6
 800144c:	d013      	beq.n	8001476 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 800144e:	79f9      	ldrb	r1, [r7, #7]
 8001450:	7bba      	ldrb	r2, [r7, #14]
 8001452:	4819      	ldr	r0, [pc, #100]	@ (80014b8 <UnlinkTimer+0x100>)
 8001454:	460b      	mov	r3, r1
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	440b      	add	r3, r1
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	4403      	add	r3, r0
 800145e:	3314      	adds	r3, #20
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2d8      	uxtb	r0, r3
 8001464:	4914      	ldr	r1, [pc, #80]	@ (80014b8 <UnlinkTimer+0x100>)
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	440b      	add	r3, r1
 8001470:	3314      	adds	r3, #20
 8001472:	4602      	mov	r2, r0
 8001474:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001476:	79fa      	ldrb	r2, [r7, #7]
 8001478:	490f      	ldr	r1, [pc, #60]	@ (80014b8 <UnlinkTimer+0x100>)
 800147a:	4613      	mov	r3, r2
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	4413      	add	r3, r2
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	440b      	add	r3, r1
 8001484:	330c      	adds	r3, #12
 8001486:	2201      	movs	r2, #1
 8001488:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <UnlinkTimer+0xf8>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b06      	cmp	r3, #6
 8001492:	d107      	bne.n	80014a4 <UnlinkTimer+0xec>
 8001494:	79bb      	ldrb	r3, [r7, #6]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d104      	bne.n	80014a4 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800149a:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <UnlinkTimer+0x104>)
 800149c:	f04f 32ff 	mov.w	r2, #4294967295
 80014a0:	601a      	str	r2, [r3, #0]
  }

  return;
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
}
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	200001dc 	.word	0x200001dc
 80014b4:	200001dd 	.word	0x200001dd
 80014b8:	2000014c 	.word	0x2000014c
 80014bc:	200001e0 	.word	0x200001e0

080014c0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80014c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <ReturnTimeElapsed+0x70>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ce:	d026      	beq.n	800151e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80014d0:	f7ff fe02 	bl	80010d8 <ReadRtcSsrValue>
 80014d4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80014d6:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <ReturnTimeElapsed+0x70>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d805      	bhi.n	80014ec <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80014e0:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <ReturnTimeElapsed+0x70>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	e00a      	b.n	8001502 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <ReturnTimeElapsed+0x74>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 80014f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001530 <ReturnTimeElapsed+0x70>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	4413      	add	r3, r2
 8001500:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <ReturnTimeElapsed+0x78>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	461a      	mov	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	fb02 f303 	mul.w	r3, r2, r3
 800150e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <ReturnTimeElapsed+0x7c>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	40d3      	lsrs	r3, r2
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	e001      	b.n	8001522 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	b29b      	uxth	r3, r3
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200001e0 	.word	0x200001e0
 8001534:	200001e8 	.word	0x200001e8
 8001538:	200001e6 	.word	0x200001e6
 800153c:	200001e5 	.word	0x200001e5

08001540 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d108      	bne.n	8001562 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001550:	f7ff fdc2 	bl	80010d8 <ReadRtcSsrValue>
 8001554:	4603      	mov	r3, r0
 8001556:	4a21      	ldr	r2, [pc, #132]	@ (80015dc <RestartWakeupCounter+0x9c>)
 8001558:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800155a:	2003      	movs	r0, #3
 800155c:	f006 f931 	bl	80077c2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001560:	e039      	b.n	80015d6 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d803      	bhi.n	8001570 <RestartWakeupCounter+0x30>
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <RestartWakeupCounter+0xa0>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d002      	beq.n	8001576 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	3b01      	subs	r3, #1
 8001574:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001576:	bf00      	nop
 8001578:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <RestartWakeupCounter+0xa4>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	f003 0304 	and.w	r3, r3, #4
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f8      	beq.n	8001578 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001586:	4b17      	ldr	r3, [pc, #92]	@ (80015e4 <RestartWakeupCounter+0xa4>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	b2da      	uxtb	r2, r3
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <RestartWakeupCounter+0xa4>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001596:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001598:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <RestartWakeupCounter+0xa8>)
 800159a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800159e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80015a0:	2003      	movs	r0, #3
 80015a2:	f006 f91c 	bl	80077de <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 80015a6:	4b11      	ldr	r3, [pc, #68]	@ (80015ec <RestartWakeupCounter+0xac>)
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	0c1b      	lsrs	r3, r3, #16
 80015ac:	041b      	lsls	r3, r3, #16
 80015ae:	88fa      	ldrh	r2, [r7, #6]
 80015b0:	490e      	ldr	r1, [pc, #56]	@ (80015ec <RestartWakeupCounter+0xac>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80015b6:	f7ff fd8f 	bl	80010d8 <ReadRtcSsrValue>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4a07      	ldr	r2, [pc, #28]	@ (80015dc <RestartWakeupCounter+0x9c>)
 80015be:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80015c0:	4b08      	ldr	r3, [pc, #32]	@ (80015e4 <RestartWakeupCounter+0xa4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <RestartWakeupCounter+0xa4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80015ce:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 80015d0:	f3af 8000 	nop.w
  return ;
 80015d4:	bf00      	nop
}
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200001e0 	.word	0x200001e0
 80015e0:	200001e5 	.word	0x200001e5
 80015e4:	200002e8 	.word	0x200002e8
 80015e8:	58000800 	.word	0x58000800
 80015ec:	40002800 	.word	0x40002800

080015f0 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80015f6:	4b45      	ldr	r3, [pc, #276]	@ (800170c <RescheduleTimerList+0x11c>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001602:	d107      	bne.n	8001614 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001604:	bf00      	nop
 8001606:	4b42      	ldr	r3, [pc, #264]	@ (8001710 <RescheduleTimerList+0x120>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1f8      	bne.n	8001606 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001614:	4b3e      	ldr	r3, [pc, #248]	@ (8001710 <RescheduleTimerList+0x120>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689a      	ldr	r2, [r3, #8]
 800161a:	4b3d      	ldr	r3, [pc, #244]	@ (8001710 <RescheduleTimerList+0x120>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001622:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001624:	4b3b      	ldr	r3, [pc, #236]	@ (8001714 <RescheduleTimerList+0x124>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 800162a:	7bfa      	ldrb	r2, [r7, #15]
 800162c:	493a      	ldr	r1, [pc, #232]	@ (8001718 <RescheduleTimerList+0x128>)
 800162e:	4613      	mov	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	00db      	lsls	r3, r3, #3
 8001636:	440b      	add	r3, r1
 8001638:	3308      	adds	r3, #8
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 800163e:	f7ff ff3f 	bl	80014c0 <ReturnTimeElapsed>
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	429a      	cmp	r2, r3
 800164c:	d205      	bcs.n	800165a <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001652:	4b32      	ldr	r3, [pc, #200]	@ (800171c <RescheduleTimerList+0x12c>)
 8001654:	2201      	movs	r2, #1
 8001656:	701a      	strb	r2, [r3, #0]
 8001658:	e04d      	b.n	80016f6 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4a30      	ldr	r2, [pc, #192]	@ (8001720 <RescheduleTimerList+0x130>)
 800165e:	8812      	ldrh	r2, [r2, #0]
 8001660:	b292      	uxth	r2, r2
 8001662:	4413      	add	r3, r2
 8001664:	461a      	mov	r2, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	4293      	cmp	r3, r2
 800166a:	d906      	bls.n	800167a <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 800166c:	4b2c      	ldr	r3, [pc, #176]	@ (8001720 <RescheduleTimerList+0x130>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <RescheduleTimerList+0x12c>)
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]
 8001678:	e03d      	b.n	80016f6 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	b29a      	uxth	r2, r3
 800167e:	88fb      	ldrh	r3, [r7, #6]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <RescheduleTimerList+0x12c>)
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800168a:	e034      	b.n	80016f6 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 800168c:	7bfa      	ldrb	r2, [r7, #15]
 800168e:	4922      	ldr	r1, [pc, #136]	@ (8001718 <RescheduleTimerList+0x128>)
 8001690:	4613      	mov	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	440b      	add	r3, r1
 800169a:	3308      	adds	r3, #8
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	88fb      	ldrh	r3, [r7, #6]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d20a      	bcs.n	80016ba <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80016a4:	7bfa      	ldrb	r2, [r7, #15]
 80016a6:	491c      	ldr	r1, [pc, #112]	@ (8001718 <RescheduleTimerList+0x128>)
 80016a8:	4613      	mov	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	440b      	add	r3, r1
 80016b2:	3308      	adds	r3, #8
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	e013      	b.n	80016e2 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80016ba:	7bfa      	ldrb	r2, [r7, #15]
 80016bc:	4916      	ldr	r1, [pc, #88]	@ (8001718 <RescheduleTimerList+0x128>)
 80016be:	4613      	mov	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4413      	add	r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	440b      	add	r3, r1
 80016c8:	3308      	adds	r3, #8
 80016ca:	6819      	ldr	r1, [r3, #0]
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	7bfa      	ldrb	r2, [r7, #15]
 80016d0:	1ac9      	subs	r1, r1, r3
 80016d2:	4811      	ldr	r0, [pc, #68]	@ (8001718 <RescheduleTimerList+0x128>)
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	4403      	add	r3, r0
 80016de:	3308      	adds	r3, #8
 80016e0:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80016e2:	7bfa      	ldrb	r2, [r7, #15]
 80016e4:	490c      	ldr	r1, [pc, #48]	@ (8001718 <RescheduleTimerList+0x128>)
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	440b      	add	r3, r1
 80016f0:	3315      	adds	r3, #21
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80016f6:	7bfb      	ldrb	r3, [r7, #15]
 80016f8:	2b06      	cmp	r3, #6
 80016fa:	d1c7      	bne.n	800168c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80016fc:	89bb      	ldrh	r3, [r7, #12]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff ff1e 	bl	8001540 <RestartWakeupCounter>

  return ;
 8001704:	bf00      	nop
}
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40002800 	.word	0x40002800
 8001710:	200002e8 	.word	0x200002e8
 8001714:	200001dc 	.word	0x200001dc
 8001718:	2000014c 	.word	0x2000014c
 800171c:	200001e4 	.word	0x200001e4
 8001720:	200001ea 	.word	0x200001ea

08001724 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	@ 0x28
 8001728:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800172a:	f3ef 8310 	mrs	r3, PRIMASK
 800172e:	617b      	str	r3, [r7, #20]
  return(result);
 8001730:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001734:	b672      	cpsid	i
}
 8001736:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001738:	4b59      	ldr	r3, [pc, #356]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	22ca      	movs	r2, #202	@ 0xca
 800173e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001740:	4b57      	ldr	r3, [pc, #348]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2253      	movs	r2, #83	@ 0x53
 8001746:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001748:	4b55      	ldr	r3, [pc, #340]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	4b54      	ldr	r3, [pc, #336]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001756:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001758:	4b52      	ldr	r3, [pc, #328]	@ (80018a4 <HW_TS_RTC_Wakeup_Handler+0x180>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001760:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001764:	4950      	ldr	r1, [pc, #320]	@ (80018a8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	330c      	adds	r3, #12
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d16e      	bne.n	8001858 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800177a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800177e:	494a      	ldr	r1, [pc, #296]	@ (80018a8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001780:	4613      	mov	r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	4413      	add	r3, r2
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	440b      	add	r3, r1
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800178e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001792:	4945      	ldr	r1, [pc, #276]	@ (80018a8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	440b      	add	r3, r1
 800179e:	3310      	adds	r3, #16
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80017a4:	4b41      	ldr	r3, [pc, #260]	@ (80018ac <HW_TS_RTC_Wakeup_Handler+0x188>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d04c      	beq.n	8001848 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80017ae:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80017b2:	493d      	ldr	r1, [pc, #244]	@ (80018a8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4413      	add	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	330d      	adds	r3, #13
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d124      	bne.n	8001812 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80017c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017cc:	2101      	movs	r1, #1
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fdf2 	bl	80013b8 <UnlinkTimer>
 80017d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	f383 8810 	msr	PRIMASK, r3
}
 80017de:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80017e0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80017e4:	4930      	ldr	r1, [pc, #192]	@ (80018a8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80017e6:	4613      	mov	r3, r2
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	440b      	add	r3, r1
 80017f0:	3304      	adds	r3, #4
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017f8:	4611      	mov	r1, r2
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f9b8 	bl	8001b70 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001800:	4b27      	ldr	r3, [pc, #156]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	22ca      	movs	r2, #202	@ 0xca
 8001806:	625a      	str	r2, [r3, #36]	@ 0x24
 8001808:	4b25      	ldr	r3, [pc, #148]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2253      	movs	r2, #83	@ 0x53
 800180e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001810:	e012      	b.n	8001838 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001814:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f383 8810 	msr	PRIMASK, r3
}
 800181c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800181e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001822:	4618      	mov	r0, r3
 8001824:	f000 f920 	bl	8001a68 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001828:	4b1d      	ldr	r3, [pc, #116]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	22ca      	movs	r2, #202	@ 0xca
 800182e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001830:	4b1b      	ldr	r3, [pc, #108]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2253      	movs	r2, #83	@ 0x53
 8001836:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001838:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800183c:	69fa      	ldr	r2, [r7, #28]
 800183e:	4619      	mov	r1, r3
 8001840:	69b8      	ldr	r0, [r7, #24]
 8001842:	f000 fa1b 	bl	8001c7c <HW_TS_RTC_Int_AppNot>
 8001846:	e022      	b.n	800188e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001848:	f7ff fed2 	bl	80015f0 <RescheduleTimerList>
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	f383 8810 	msr	PRIMASK, r3
}
 8001856:	e01a      	b.n	800188e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001858:	bf00      	nop
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f8      	beq.n	800185a <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001868:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	b2da      	uxtb	r2, r3
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001878:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800187a:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800187c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001884:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f383 8810 	msr	PRIMASK, r3
}
 800188c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800188e:	4b04      	ldr	r3, [pc, #16]	@ (80018a0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	22ff      	movs	r2, #255	@ 0xff
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001896:	bf00      	nop
}
 8001898:	3728      	adds	r7, #40	@ 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200002e8 	.word	0x200002e8
 80018a4:	200001dc 	.word	0x200001dc
 80018a8:	2000014c 	.word	0x2000014c
 80018ac:	200001e4 	.word	0x200001e4
 80018b0:	58000800 	.word	0x58000800

080018b4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80018c0:	4b5e      	ldr	r3, [pc, #376]	@ (8001a3c <HW_TS_Init+0x188>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	22ca      	movs	r2, #202	@ 0xca
 80018c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80018c8:	4b5c      	ldr	r3, [pc, #368]	@ (8001a3c <HW_TS_Init+0x188>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2253      	movs	r2, #83	@ 0x53
 80018ce:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80018d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001a40 <HW_TS_Init+0x18c>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001a40 <HW_TS_Init+0x18c>)
 80018d6:	f043 0320 	orr.w	r3, r3, #32
 80018da:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80018dc:	4b58      	ldr	r3, [pc, #352]	@ (8001a40 <HW_TS_Init+0x18c>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	f1c3 0304 	rsb	r3, r3, #4
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	4b55      	ldr	r3, [pc, #340]	@ (8001a44 <HW_TS_Init+0x190>)
 80018f0:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80018f2:	4b53      	ldr	r3, [pc, #332]	@ (8001a40 <HW_TS_Init+0x18c>)
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80018fa:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80018fe:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	fa92 f2a2 	rbit	r2, r2
 8001906:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	2a00      	cmp	r2, #0
 8001910:	d101      	bne.n	8001916 <HW_TS_Init+0x62>
  {
    return 32U;
 8001912:	2220      	movs	r2, #32
 8001914:	e003      	b.n	800191e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	fab2 f282 	clz	r2, r2
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	40d3      	lsrs	r3, r2
 8001920:	b2db      	uxtb	r3, r3
 8001922:	3301      	adds	r3, #1
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b48      	ldr	r3, [pc, #288]	@ (8001a48 <HW_TS_Init+0x194>)
 8001928:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800192a:	4b45      	ldr	r3, [pc, #276]	@ (8001a40 <HW_TS_Init+0x18c>)
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	b29b      	uxth	r3, r3
 8001930:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001934:	b29b      	uxth	r3, r3
 8001936:	3301      	adds	r3, #1
 8001938:	b29a      	uxth	r2, r3
 800193a:	4b44      	ldr	r3, [pc, #272]	@ (8001a4c <HW_TS_Init+0x198>)
 800193c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800193e:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <HW_TS_Init+0x198>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	3b01      	subs	r3, #1
 8001944:	4a40      	ldr	r2, [pc, #256]	@ (8001a48 <HW_TS_Init+0x194>)
 8001946:	7812      	ldrb	r2, [r2, #0]
 8001948:	fb02 f303 	mul.w	r3, r2, r3
 800194c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001950:	4a3c      	ldr	r2, [pc, #240]	@ (8001a44 <HW_TS_Init+0x190>)
 8001952:	7812      	ldrb	r2, [r2, #0]
 8001954:	40d3      	lsrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800195e:	4293      	cmp	r3, r2
 8001960:	d904      	bls.n	800196c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001962:	4b3b      	ldr	r3, [pc, #236]	@ (8001a50 <HW_TS_Init+0x19c>)
 8001964:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001968:	801a      	strh	r2, [r3, #0]
 800196a:	e003      	b.n	8001974 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b37      	ldr	r3, [pc, #220]	@ (8001a50 <HW_TS_Init+0x19c>)
 8001972:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001974:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001978:	f7ff fb9c 	bl	80010b4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800197c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001980:	f7ff fb84 	bl	800108c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d13d      	bne.n	8001a06 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800198a:	4b32      	ldr	r3, [pc, #200]	@ (8001a54 <HW_TS_Init+0x1a0>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001990:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <HW_TS_Init+0x1a4>)
 8001992:	f04f 32ff 	mov.w	r2, #4294967295
 8001996:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001998:	2300      	movs	r3, #0
 800199a:	77fb      	strb	r3, [r7, #31]
 800199c:	e00c      	b.n	80019b8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800199e:	7ffa      	ldrb	r2, [r7, #31]
 80019a0:	492e      	ldr	r1, [pc, #184]	@ (8001a5c <HW_TS_Init+0x1a8>)
 80019a2:	4613      	mov	r3, r2
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	4413      	add	r3, r2
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	440b      	add	r3, r1
 80019ac:	330c      	adds	r3, #12
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80019b2:	7ffb      	ldrb	r3, [r7, #31]
 80019b4:	3301      	adds	r3, #1
 80019b6:	77fb      	strb	r3, [r7, #31]
 80019b8:	7ffb      	ldrb	r3, [r7, #31]
 80019ba:	2b05      	cmp	r3, #5
 80019bc:	d9ef      	bls.n	800199e <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80019be:	4b28      	ldr	r3, [pc, #160]	@ (8001a60 <HW_TS_Init+0x1ac>)
 80019c0:	2206      	movs	r2, #6
 80019c2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80019c4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a3c <HW_TS_Init+0x188>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <HW_TS_Init+0x188>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80019d2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80019d4:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <HW_TS_Init+0x188>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HW_TS_Init+0x188>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80019e4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80019e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a64 <HW_TS_Init+0x1b0>)
 80019e8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80019ec:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80019ee:	2003      	movs	r0, #3
 80019f0:	f005 fef5 	bl	80077de <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HW_TS_Init+0x188>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <HW_TS_Init+0x188>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	e009      	b.n	8001a1a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <HW_TS_Init+0x188>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d002      	beq.n	8001a1a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001a14:	2003      	movs	r0, #3
 8001a16:	f005 fed4 	bl	80077c2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001a1a:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <HW_TS_Init+0x188>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	22ff      	movs	r2, #255	@ 0xff
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001a22:	2200      	movs	r2, #0
 8001a24:	2103      	movs	r1, #3
 8001a26:	2003      	movs	r0, #3
 8001a28:	f005 fe89 	bl	800773e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001a2c:	2003      	movs	r0, #3
 8001a2e:	f005 fea0 	bl	8007772 <HAL_NVIC_EnableIRQ>

  return;
 8001a32:	bf00      	nop
}
 8001a34:	3720      	adds	r7, #32
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	200002e8 	.word	0x200002e8
 8001a40:	40002800 	.word	0x40002800
 8001a44:	200001e5 	.word	0x200001e5
 8001a48:	200001e6 	.word	0x200001e6
 8001a4c:	200001e8 	.word	0x200001e8
 8001a50:	200001ea 	.word	0x200001ea
 8001a54:	200001e4 	.word	0x200001e4
 8001a58:	200001e0 	.word	0x200001e0
 8001a5c:	2000014c 	.word	0x2000014c
 8001a60:	200001dc 	.word	0x200001dc
 8001a64:	58000800 	.word	0x58000800

08001a68 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a72:	f3ef 8310 	mrs	r3, PRIMASK
 8001a76:	60fb      	str	r3, [r7, #12]
  return(result);
 8001a78:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001a7a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
}
 8001a7e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001a80:	2003      	movs	r0, #3
 8001a82:	f005 fe84 	bl	800778e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a86:	4b34      	ldr	r3, [pc, #208]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	22ca      	movs	r2, #202	@ 0xca
 8001a8c:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a8e:	4b32      	ldr	r3, [pc, #200]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2253      	movs	r2, #83	@ 0x53
 8001a94:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001a96:	79fa      	ldrb	r2, [r7, #7]
 8001a98:	4930      	ldr	r1, [pc, #192]	@ (8001b5c <HW_TS_Stop+0xf4>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	440b      	add	r3, r1
 8001aa4:	330c      	adds	r3, #12
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d142      	bne.n	8001b34 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fc80 	bl	80013b8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001ab8:	4b29      	ldr	r3, [pc, #164]	@ (8001b60 <HW_TS_Stop+0xf8>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001abe:	7cfb      	ldrb	r3, [r7, #19]
 8001ac0:	2b06      	cmp	r3, #6
 8001ac2:	d12f      	bne.n	8001b24 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ac4:	4b27      	ldr	r3, [pc, #156]	@ (8001b64 <HW_TS_Stop+0xfc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ad0:	d107      	bne.n	8001ae2 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001ad2:	bf00      	nop
 8001ad4:	4b20      	ldr	r3, [pc, #128]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f8      	bne.n	8001ad4 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001af0:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001af2:	bf00      	nop
 8001af4:	4b18      	ldr	r3, [pc, #96]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	f003 0304 	and.w	r3, r3, #4
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f8      	beq.n	8001af4 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001b02:	4b15      	ldr	r3, [pc, #84]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4b13      	ldr	r3, [pc, #76]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001b12:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001b14:	4b14      	ldr	r3, [pc, #80]	@ (8001b68 <HW_TS_Stop+0x100>)
 8001b16:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001b1a:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f005 fe5e 	bl	80077de <HAL_NVIC_ClearPendingIRQ>
 8001b22:	e007      	b.n	8001b34 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HW_TS_Stop+0x104>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	7cfa      	ldrb	r2, [r7, #19]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001b30:	f7ff fd5e 	bl	80015f0 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <HW_TS_Stop+0xf0>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	22ff      	movs	r2, #255	@ 0xff
 8001b3a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001b3c:	2003      	movs	r0, #3
 8001b3e:	f005 fe18 	bl	8007772 <HAL_NVIC_EnableIRQ>
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	f383 8810 	msr	PRIMASK, r3
}
 8001b4c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001b4e:	bf00      	nop
}
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200002e8 	.word	0x200002e8
 8001b5c:	2000014c 	.word	0x2000014c
 8001b60:	200001dc 	.word	0x200001dc
 8001b64:	40002800 	.word	0x40002800
 8001b68:	58000800 	.word	0x58000800
 8001b6c:	200001dd 	.word	0x200001dd

08001b70 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001b7c:	79fa      	ldrb	r2, [r7, #7]
 8001b7e:	493b      	ldr	r1, [pc, #236]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001b80:	4613      	mov	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	440b      	add	r3, r1
 8001b8a:	330c      	adds	r3, #12
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d103      	bne.n	8001b9c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff66 	bl	8001a68 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8001ba0:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001ba4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba6:	b672      	cpsid	i
}
 8001ba8:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001baa:	2003      	movs	r0, #3
 8001bac:	f005 fdef 	bl	800778e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001c70 <HW_TS_Start+0x100>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	22ca      	movs	r2, #202	@ 0xca
 8001bb6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <HW_TS_Start+0x100>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2253      	movs	r2, #83	@ 0x53
 8001bbe:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001bc0:	79fa      	ldrb	r2, [r7, #7]
 8001bc2:	492a      	ldr	r1, [pc, #168]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	330c      	adds	r3, #12
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001bd4:	79fa      	ldrb	r2, [r7, #7]
 8001bd6:	4925      	ldr	r1, [pc, #148]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3308      	adds	r3, #8
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001be8:	79fa      	ldrb	r2, [r7, #7]
 8001bea:	4920      	ldr	r1, [pc, #128]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fb30 	bl	8001264 <linkTimer>
 8001c04:	4603      	mov	r3, r0
 8001c06:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001c08:	4b1a      	ldr	r3, [pc, #104]	@ (8001c74 <HW_TS_Start+0x104>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <HW_TS_Start+0x108>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	7c7a      	ldrb	r2, [r7, #17]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d002      	beq.n	8001c20 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001c1a:	f7ff fce9 	bl	80015f0 <RescheduleTimerList>
 8001c1e:	e013      	b.n	8001c48 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001c20:	79fa      	ldrb	r2, [r7, #7]
 8001c22:	4912      	ldr	r1, [pc, #72]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	440b      	add	r3, r1
 8001c2e:	3308      	adds	r3, #8
 8001c30:	6819      	ldr	r1, [r3, #0]
 8001c32:	8a7b      	ldrh	r3, [r7, #18]
 8001c34:	79fa      	ldrb	r2, [r7, #7]
 8001c36:	1ac9      	subs	r1, r1, r3
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <HW_TS_Start+0xfc>)
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4403      	add	r3, r0
 8001c44:	3308      	adds	r3, #8
 8001c46:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001c48:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <HW_TS_Start+0x100>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	22ff      	movs	r2, #255	@ 0xff
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c50:	2003      	movs	r0, #3
 8001c52:	f005 fd8e 	bl	8007772 <HAL_NVIC_EnableIRQ>
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f383 8810 	msr	PRIMASK, r3
}
 8001c60:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001c62:	bf00      	nop
}
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	2000014c 	.word	0x2000014c
 8001c70:	200002e8 	.word	0x200002e8
 8001c74:	200001dc 	.word	0x200001dc
 8001c78:	200001dd 	.word	0x200001dd

08001c7c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	460b      	mov	r3, r1
 8001c86:	607a      	str	r2, [r7, #4]
 8001c88:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4798      	blx	r3

  return;
 8001c8e:	bf00      	nop
}
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <MagCal_Run>:

int magcal_type = 0;
int magcal_cnt = 0;

int MagCal_Run(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
	int i, j;			// loop counters
	int isolver;		// magnetic solver used
	int count=0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	603b      	str	r3, [r7, #0]
	static int waitcount=0;

	// only do the calibration occasionally
	if (++waitcount < 5) return 0;
 8001ca2:	4b88      	ldr	r3, [pc, #544]	@ (8001ec4 <MagCal_Run+0x22c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	4a86      	ldr	r2, [pc, #536]	@ (8001ec4 <MagCal_Run+0x22c>)
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	4b85      	ldr	r3, [pc, #532]	@ (8001ec4 <MagCal_Run+0x22c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	dc01      	bgt.n	8001cb8 <MagCal_Run+0x20>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e100      	b.n	8001eba <MagCal_Run+0x222>
	waitcount = 0;
 8001cb8:	4b82      	ldr	r3, [pc, #520]	@ (8001ec4 <MagCal_Run+0x22c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]

	// count number of data points
	for (i=0; i < MAGBUFFSIZE; i++) {
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	e00f      	b.n	8001ce4 <MagCal_Run+0x4c>
		if (magcal.valid[i]) count++;
 8001cc4:	4a80      	ldr	r2, [pc, #512]	@ (8001ec8 <MagCal_Run+0x230>)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8001cce:	3316      	adds	r3, #22
 8001cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <MagCal_Run+0x46>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	603b      	str	r3, [r7, #0]
	for (i=0; i < MAGBUFFSIZE; i++) {
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f240 2289 	movw	r2, #649	@ 0x289
 8001cea:	4293      	cmp	r3, r2
 8001cec:	ddea      	ble.n	8001cc4 <MagCal_Run+0x2c>
	}

	magcal_cnt = count;
 8001cee:	4a77      	ldr	r2, [pc, #476]	@ (8001ecc <MagCal_Run+0x234>)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	6013      	str	r3, [r2, #0]

	if (count < MINMEASUREMENTS4CAL) return 0;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	2b27      	cmp	r3, #39	@ 0x27
 8001cf8:	dc01      	bgt.n	8001cfe <MagCal_Run+0x66>
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e0dd      	b.n	8001eba <MagCal_Run+0x222>

	if (magcal.ValidMagCal) {
 8001cfe:	4b72      	ldr	r3, [pc, #456]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d00:	f993 3418 	ldrsb.w	r3, [r3, #1048]	@ 0x418
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d009      	beq.n	8001d1c <MagCal_Run+0x84>
		// age the existing fit error to avoid one good calibration locking out future updates
		magcal.FitErrorAge *= 1.02f;
 8001d08:	4b6f      	ldr	r3, [pc, #444]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d0a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001d0e:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001ed0 <MagCal_Run+0x238>
 8001d12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d16:	4b6c      	ldr	r3, [pc, #432]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d18:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	}

	if (count < MINMEASUREMENTS7CAL)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	2b63      	cmp	r3, #99	@ 0x63
 8001d20:	dc12      	bgt.n	8001d48 <MagCal_Run+0xb0>
	{
		isolver = 4;
 8001d22:	2304      	movs	r3, #4
 8001d24:	607b      	str	r3, [r7, #4]
		fUpdateCalibration4INV(&magcal); // 4 element matrix inversion calibration
 8001d26:	4868      	ldr	r0, [pc, #416]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d28:	f000 f8da 	bl	8001ee0 <fUpdateCalibration4INV>
		if (magcal.trFitErrorpc < 12.0f) magcal.trFitErrorpc = 12.0f;
 8001d2c:	4b66      	ldr	r3, [pc, #408]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d2e:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001d32:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3e:	d51e      	bpl.n	8001d7e <MagCal_Run+0xe6>
 8001d40:	4b61      	ldr	r3, [pc, #388]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d42:	4a64      	ldr	r2, [pc, #400]	@ (8001ed4 <MagCal_Run+0x23c>)
 8001d44:	675a      	str	r2, [r3, #116]	@ 0x74
 8001d46:	e01a      	b.n	8001d7e <MagCal_Run+0xe6>
	}
	else if (count < MINMEASUREMENTS10CAL)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	2b95      	cmp	r3, #149	@ 0x95
 8001d4c:	dc12      	bgt.n	8001d74 <MagCal_Run+0xdc>
	{
		isolver = 7;
 8001d4e:	2307      	movs	r3, #7
 8001d50:	607b      	str	r3, [r7, #4]
		fUpdateCalibration7EIG(&magcal); // 7 element eigenpair calibration
 8001d52:	485d      	ldr	r0, [pc, #372]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d54:	f000 fc5c 	bl	8002610 <fUpdateCalibration7EIG>
		if (magcal.trFitErrorpc < 7.5f) magcal.trFitErrorpc = 7.5f;
 8001d58:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d5a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001d5e:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 8001d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6a:	d508      	bpl.n	8001d7e <MagCal_Run+0xe6>
 8001d6c:	4b56      	ldr	r3, [pc, #344]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d6e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ed8 <MagCal_Run+0x240>)
 8001d70:	675a      	str	r2, [r3, #116]	@ 0x74
 8001d72:	e004      	b.n	8001d7e <MagCal_Run+0xe6>
	}
	else
	{
		isolver = 10;
 8001d74:	230a      	movs	r3, #10
 8001d76:	607b      	str	r3, [r7, #4]
		fUpdateCalibration10EIG(&magcal); // 10 element eigenpair calibration
 8001d78:	4853      	ldr	r0, [pc, #332]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d7a:	f000 ff3b 	bl	8002bf4 <fUpdateCalibration10EIG>
	}

	// the trial geomagnetic field must be in range (earth is 22uT to 67uT)
	if ((magcal.trB >= MINBFITUT) && (magcal.trB <= MAXBFITUT))
 8001d7e:	4b52      	ldr	r3, [pc, #328]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d80:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001d84:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	f2c0 8092 	blt.w	8001eb8 <MagCal_Run+0x220>
 8001d94:	4b4c      	ldr	r3, [pc, #304]	@ (8001ec8 <MagCal_Run+0x230>)
 8001d96:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001d9a:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001edc <MagCal_Run+0x244>
 8001d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	f200 8087 	bhi.w	8001eb8 <MagCal_Run+0x220>
	{
			// always accept the calibration if
			//  1: no previous calibration exists
			//  2: the calibration fit is reduced or
			//  3: an improved solver was used giving a good trial calibration (4% or under)
		if ((magcal.ValidMagCal == 0) ||(magcal.trFitErrorpc <= magcal.FitErrorAge) ||((isolver > magcal.ValidMagCal) && (magcal.trFitErrorpc <= 4.0F)))
 8001daa:	4b47      	ldr	r3, [pc, #284]	@ (8001ec8 <MagCal_Run+0x230>)
 8001dac:	f993 3418 	ldrsb.w	r3, [r3, #1048]	@ 0x418
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01b      	beq.n	8001dec <MagCal_Run+0x154>
 8001db4:	4b44      	ldr	r3, [pc, #272]	@ (8001ec8 <MagCal_Run+0x230>)
 8001db6:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8001dba:	4b43      	ldr	r3, [pc, #268]	@ (8001ec8 <MagCal_Run+0x230>)
 8001dbc:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001dc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	d910      	bls.n	8001dec <MagCal_Run+0x154>
 8001dca:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec8 <MagCal_Run+0x230>)
 8001dcc:	f993 3418 	ldrsb.w	r3, [r3, #1048]	@ 0x418
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	dd6f      	ble.n	8001eb8 <MagCal_Run+0x220>
 8001dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec8 <MagCal_Run+0x230>)
 8001dda:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001dde:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001de2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dea:	d865      	bhi.n	8001eb8 <MagCal_Run+0x220>
		{
				// accept the new calibration solution
				//printf("new magnetic cal, B=%.2f uT\n", magcal.trB);
			magcal.ValidMagCal = isolver;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	b25a      	sxtb	r2, r3
 8001df0:	4b35      	ldr	r3, [pc, #212]	@ (8001ec8 <MagCal_Run+0x230>)
 8001df2:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
			magcal.FitError = magcal.trFitErrorpc;
 8001df6:	4b34      	ldr	r3, [pc, #208]	@ (8001ec8 <MagCal_Run+0x230>)
 8001df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dfa:	4a33      	ldr	r2, [pc, #204]	@ (8001ec8 <MagCal_Run+0x230>)
 8001dfc:	6393      	str	r3, [r2, #56]	@ 0x38
			if (magcal.trFitErrorpc > 2.0f)
 8001dfe:	4b32      	ldr	r3, [pc, #200]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e00:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001e04:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001e08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e10:	dd04      	ble.n	8001e1c <MagCal_Run+0x184>
			{
				magcal.FitErrorAge = magcal.trFitErrorpc;
 8001e12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e16:	4a2c      	ldr	r2, [pc, #176]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e18:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e1a:	e003      	b.n	8001e24 <MagCal_Run+0x18c>
			}
			else
			{
				magcal.FitErrorAge = 2.0f;
 8001e1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e22:	63da      	str	r2, [r3, #60]	@ 0x3c
			}
			magcal.B = magcal.trB;
 8001e24:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e28:	4a27      	ldr	r2, [pc, #156]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e2a:	6313      	str	r3, [r2, #48]	@ 0x30
			magcal.FourBsq = 4.0F * magcal.trB * magcal.trB;
 8001e2c:	4b26      	ldr	r3, [pc, #152]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e2e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001e32:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001e36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e3a:	4b23      	ldr	r3, [pc, #140]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e3c:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e44:	4b20      	ldr	r3, [pc, #128]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e46:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
			for (i = X; i <= Z; i++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e02e      	b.n	8001eae <MagCal_Run+0x216>
				magcal.V[i] = magcal.trV[i];
 8001e50:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	3310      	adds	r3, #16
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	491a      	ldr	r1, [pc, #104]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	601a      	str	r2, [r3, #0]
				for (j = X; j <= Z; j++) {
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	e01a      	b.n	8001ea2 <MagCal_Run+0x20a>
					magcal.invW[i][j] = magcal.trinvW[i][j];
 8001e6c:	4916      	ldr	r1, [pc, #88]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	4413      	add	r3, r2
 8001e7a:	3312      	adds	r3, #18
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	3304      	adds	r3, #4
 8001e82:	6819      	ldr	r1, [r3, #0]
 8001e84:	4810      	ldr	r0, [pc, #64]	@ (8001ec8 <MagCal_Run+0x230>)
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	4413      	add	r3, r2
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	4413      	add	r3, r2
 8001e92:	3302      	adds	r3, #2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4403      	add	r3, r0
 8001e98:	3304      	adds	r3, #4
 8001e9a:	6019      	str	r1, [r3, #0]
				for (j = X; j <= Z; j++) {
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	dde1      	ble.n	8001e6c <MagCal_Run+0x1d4>
			for (i = X; i <= Z; i++) {
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	ddcd      	ble.n	8001e50 <MagCal_Run+0x1b8>
				}
			}
			return 1; // indicates new calibration applied
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <MagCal_Run+0x222>
		}
	}

	return 0;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200001f4 	.word	0x200001f4
 8001ec8:	200004f0 	.word	0x200004f0
 8001ecc:	200001f0 	.word	0x200001f0
 8001ed0:	3f828f5c 	.word	0x3f828f5c
 8001ed4:	41400000 	.word	0x41400000
 8001ed8:	40f00000 	.word	0x40f00000
 8001edc:	42860000 	.word	0x42860000

08001ee0 <fUpdateCalibration4INV>:

static void fUpdateCalibration4INV(MagCalibration_t *MagCal)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b097      	sub	sp, #92	@ 0x5c
 8001ee4:	af02      	add	r7, sp, #8
 8001ee6:	6078      	str	r0, [r7, #4]
	float *pfRows[4];
	int8_t iColInd[4];
	int8_t iRowInd[4];
	int8_t iPivot[4];

	magcal_type = 1;
 8001ee8:	4b68      	ldr	r3, [pc, #416]	@ (800208c <fUpdateCalibration4INV+0x1ac>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	601a      	str	r2, [r3, #0]
	// compute fscaling to reduce multiplications later
	fscaling = FXOS8700_UTPERCOUNT / DEFAULTB;
 8001eee:	4b68      	ldr	r3, [pc, #416]	@ (8002090 <fUpdateCalibration4INV+0x1b0>)
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34

	// the trial inverse soft iron matrix invW always equals
	// the identity matrix for 4 element calibration
	f3x3matrixAeqI(MagCal->trinvW);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	334c      	adds	r3, #76	@ 0x4c
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f003 fe12 	bl	8005b20 <f3x3matrixAeqI>

	// zero fSumBp4=Y^T.Y, vecB=X^T.Y (4x1) and on and above
	// diagonal elements of matA=X^T*X (4x4)
	fSumBp4 = 0.0F;
 8001efc:	f04f 0300 	mov.w	r3, #0
 8001f00:	64fb      	str	r3, [r7, #76]	@ 0x4c
	for (i = 0; i < 4; i++) {
 8001f02:	2300      	movs	r3, #0
 8001f04:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f06:	e022      	b.n	8001f4e <fUpdateCalibration4INV+0x6e>
		MagCal->vecB[i] = 0.0F;
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f0c:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
		for (j = i; j < 4; j++) {
 8001f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f1e:	e010      	b.n	8001f42 <fUpdateCalibration4INV+0x62>
			MagCal->matA[i][j] = 0.0F;
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001f2e:	4413      	add	r3, r2
 8001f30:	3330      	adds	r3, #48	@ 0x30
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
		for (j = i; j < 4; j++) {
 8001f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f3e:	3301      	adds	r3, #1
 8001f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f44:	2b03      	cmp	r3, #3
 8001f46:	ddeb      	ble.n	8001f20 <fUpdateCalibration4INV+0x40>
	for (i = 0; i < 4; i++) {
 8001f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f50:	2b03      	cmp	r3, #3
 8001f52:	ddd9      	ble.n	8001f08 <fUpdateCalibration4INV+0x28>
		}
	}

	// the offsets are guaranteed to be set from the first element but to avoid compiler error
	iOffset[X] = iOffset[Y] = iOffset[Z] = 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001f58:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001f5c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001f5e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001f62:	853b      	strh	r3, [r7, #40]	@ 0x28

	// use from MINEQUATIONS up to MAXEQUATIONS entries from magnetic buffer to compute matrices
	iCount = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	for (j = 0; j < MAGBUFFSIZE; j++) {
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f6e:	e13e      	b.n	80021ee <fUpdateCalibration4INV+0x30e>
		if (MagCal->valid[j]) {
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f74:	4413      	add	r3, r2
 8001f76:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8001f7a:	3316      	adds	r3, #22
 8001f7c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 8131 	beq.w	80021e8 <fUpdateCalibration4INV+0x308>
			// use first valid magnetic buffer entry as estimate (in counts) for offset
			if (iCount == 0) {
 8001f86:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d11c      	bne.n	8001fc8 <fUpdateCalibration4INV+0xe8>
				for (k = X; k <= Z; k++) {
 8001f8e:	2300      	movs	r3, #0
 8001f90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f92:	e016      	b.n	8001fc2 <fUpdateCalibration4INV+0xe2>
					iOffset[k] = MagCal->BpFast[k][j];
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f98:	f240 218a 	movw	r1, #650	@ 0x28a
 8001f9c:	fb03 f101 	mul.w	r1, r3, r1
 8001fa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	4413      	add	r3, r2
 8001fac:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	3350      	adds	r3, #80	@ 0x50
 8001fb6:	443b      	add	r3, r7
 8001fb8:	f823 2c28 	strh.w	r2, [r3, #-40]
				for (k = X; k <= Z; k++) {
 8001fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	dde5      	ble.n	8001f94 <fUpdateCalibration4INV+0xb4>
				}
			}

			// store scaled and offset fBp[XYZ] in vecA[0-2] and fBp[XYZ]^2 in vecA[3-5]
			for (k = X; k <= Z; k++) {
 8001fc8:	2300      	movs	r3, #0
 8001fca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001fcc:	e03f      	b.n	800204e <fUpdateCalibration4INV+0x16e>
				MagCal->vecA[k] = (float)((int32_t)MagCal->BpFast[k][j]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fd2:	f240 218a 	movw	r1, #650	@ 0x28a
 8001fd6:	fb03 f101 	mul.w	r1, r3, r1
 8001fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fdc:	440b      	add	r3, r1
 8001fde:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	4413      	add	r3, r2
 8001fe6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fea:	461a      	mov	r2, r3
					- (int32_t)iOffset[k]) * fscaling;
 8001fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	3350      	adds	r3, #80	@ 0x50
 8001ff2:	443b      	add	r3, r7
 8001ff4:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8001ff8:	1ad3      	subs	r3, r2, r3
				MagCal->vecA[k] = (float)((int32_t)MagCal->BpFast[k][j]
 8001ffa:	ee07 3a90 	vmov	s15, r3
 8001ffe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
					- (int32_t)iOffset[k]) * fscaling;
 8002002:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002006:	ee67 7a27 	vmul.f32	s15, s14, s15
				MagCal->vecA[k] = (float)((int32_t)MagCal->BpFast[k][j]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800200e:	33f8      	adds	r3, #248	@ 0xf8
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	edc3 7a00 	vstr	s15, [r3]
				MagCal->vecA[k + 3] = MagCal->vecA[k] * MagCal->vecA[k];
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800201c:	33f8      	adds	r3, #248	@ 0xf8
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	ed93 7a00 	vldr	s14, [r3]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800202a:	33f8      	adds	r3, #248	@ 0xf8
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	edd3 7a00 	vldr	s15, [r3]
 8002034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002036:	3303      	adds	r3, #3
 8002038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	33f8      	adds	r3, #248	@ 0xf8
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	edc3 7a00 	vstr	s15, [r3]
			for (k = X; k <= Z; k++) {
 8002048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800204a:	3301      	adds	r3, #1
 800204c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800204e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002050:	2b02      	cmp	r3, #2
 8002052:	ddbc      	ble.n	8001fce <fUpdateCalibration4INV+0xee>
			}

			// calculate fBp2 = Bp[X]^2 + Bp[Y]^2 + Bp[Z]^2 (scaled uT^2)
			fBp2 = MagCal->vecA[3] + MagCal->vecA[4] + MagCal->vecA[5];
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	ed93 7afb 	vldr	s14, [r3, #1004]	@ 0x3ec
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	edd3 7afc 	vldr	s15, [r3, #1008]	@ 0x3f0
 8002060:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	edd3 7afd 	vldr	s15, [r3, #1012]	@ 0x3f4
 800206a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

			// accumulate fBp^4 over all measurements into fSumBp4=Y^T.Y
			fSumBp4 += fBp2 * fBp2;
 8002072:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002076:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800207a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800207e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002082:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

			// now we have fBp2, accumulate vecB[0-2] = X^T.Y =sum(Bp2.Bp[XYZ])
			for (k = X; k <= Z; k++) {
 8002086:	2300      	movs	r3, #0
 8002088:	63bb      	str	r3, [r7, #56]	@ 0x38
 800208a:	e023      	b.n	80020d4 <fUpdateCalibration4INV+0x1f4>
 800208c:	200001ec 	.word	0x200001ec
 8002090:	3b03126f 	.word	0x3b03126f
				MagCal->vecB[k] += MagCal->vecA[k] * fBp2;
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002098:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	ed93 7a00 	vldr	s14, [r3]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a8:	33f8      	adds	r3, #248	@ 0xf8
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	edd3 6a00 	vldr	s13, [r3]
 80020b2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80020b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c2:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	edc3 7a00 	vstr	s15, [r3]
			for (k = X; k <= Z; k++) {
 80020ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020d0:	3301      	adds	r3, #1
 80020d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80020d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	dddc      	ble.n	8002094 <fUpdateCalibration4INV+0x1b4>
			}

			//accumulate vecB[3] = X^T.Y =sum(fBp2)
			MagCal->vecB[3] += fBp2;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 80020e0:	ed93 7a00 	vldr	s14, [r3]
 80020e4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80020e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 80020f2:	edc3 7a00 	vstr	s15, [r3]

			// accumulate on and above-diagonal terms of matA = X^T.X ignoring matA[3][3]
			MagCal->matA[0][0] += MagCal->vecA[X + 3];
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	edd3 7afb 	vldr	s15, [r3, #1004]	@ 0x3ec
 8002102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0
			MagCal->matA[0][1] += MagCal->vecA[X] * MagCal->vecA[Y];
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	ed93 7a31 	vldr	s14, [r3, #196]	@ 0xc4
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	edd3 6af8 	vldr	s13, [r3, #992]	@ 0x3e0
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	edd3 7af9 	vldr	s15, [r3, #996]	@ 0x3e4
 800211e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	edc3 7a31 	vstr	s15, [r3, #196]	@ 0xc4
			MagCal->matA[0][2] += MagCal->vecA[X] * MagCal->vecA[Z];
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	edd3 6af8 	vldr	s13, [r3, #992]	@ 0x3e0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	edd3 7afa 	vldr	s15, [r3, #1000]	@ 0x3e8
 800213e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
			MagCal->matA[0][3] += MagCal->vecA[X];
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	edd3 7af8 	vldr	s15, [r3, #992]	@ 0x3e0
 8002158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
			MagCal->matA[1][1] += MagCal->vecA[Y + 3];
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	ed93 7a3b 	vldr	s14, [r3, #236]	@ 0xec
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	edd3 7afc 	vldr	s15, [r3, #1008]	@ 0x3f0
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	edc3 7a3b 	vstr	s15, [r3, #236]	@ 0xec
			MagCal->matA[1][2] += MagCal->vecA[Y] * MagCal->vecA[Z];
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	edd3 6af9 	vldr	s13, [r3, #996]	@ 0x3e4
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	edd3 7afa 	vldr	s15, [r3, #1000]	@ 0x3e8
 800218a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800218e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	edc3 7a3c 	vstr	s15, [r3, #240]	@ 0xf0
			MagCal->matA[1][3] += MagCal->vecA[Y];
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	edd3 7af9 	vldr	s15, [r3, #996]	@ 0x3e4
 80021a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
			MagCal->matA[2][2] += MagCal->vecA[Z + 3];
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	ed93 7a46 	vldr	s14, [r3, #280]	@ 0x118
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	edd3 7afd 	vldr	s15, [r3, #1012]	@ 0x3f4
 80021ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
			MagCal->matA[2][3] += MagCal->vecA[Z];
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	edd3 7afa 	vldr	s15, [r3, #1000]	@ 0x3e8
 80021d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c

			// increment the counter for next iteration
			iCount++;
 80021da:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	for (j = 0; j < MAGBUFFSIZE; j++) {
 80021e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021ea:	3301      	adds	r3, #1
 80021ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021f0:	f240 2289 	movw	r2, #649	@ 0x289
 80021f4:	4293      	cmp	r3, r2
 80021f6:	f77f aebb 	ble.w	8001f70 <fUpdateCalibration4INV+0x90>
		}
	}

	// set the last element of the measurement matrix to the number of buffer elements used
	MagCal->matA[3][3] = (float) iCount;
 80021fa:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144

	// store the number of measurements accumulated
	MagCal->MagBufferCount = iCount;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002212:	461a      	mov	r2, r3
 8002214:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002218:	f8a2 35e0 	strh.w	r3, [r2, #1504]	@ 0x5e0

	// use above diagonal elements of symmetric matA to set both matB and matA to X^T.X
	for (i = 0; i < 4; i++) {
 800221c:	2300      	movs	r3, #0
 800221e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002220:	e053      	b.n	80022ca <fUpdateCalibration4INV+0x3ea>
		for (j = i; j < 4; j++) {
 8002222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002224:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002226:	e04a      	b.n	80022be <fUpdateCalibration4INV+0x3de>
			MagCal->matB[i][j] = MagCal->matB[j][i]
				= MagCal->matA[j][i] = MagCal->matA[i][j];
 8002228:	6879      	ldr	r1, [r7, #4]
 800222a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002236:	4413      	add	r3, r2
 8002238:	3330      	adds	r3, #48	@ 0x30
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	6819      	ldr	r1, [r3, #0]
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800224e:	4413      	add	r3, r2
 8002250:	3330      	adds	r3, #48	@ 0x30
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4403      	add	r3, r0
 8002256:	6019      	str	r1, [r3, #0]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002266:	4413      	add	r3, r2
 8002268:	3330      	adds	r3, #48	@ 0x30
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	6819      	ldr	r1, [r3, #0]
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002274:	4613      	mov	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800227e:	4413      	add	r3, r2
 8002280:	3394      	adds	r3, #148	@ 0x94
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4403      	add	r3, r0
 8002286:	6019      	str	r1, [r3, #0]
			MagCal->matB[i][j] = MagCal->matB[j][i]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002296:	4413      	add	r3, r2
 8002298:	3394      	adds	r3, #148	@ 0x94
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	6819      	ldr	r1, [r3, #0]
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022ae:	4413      	add	r3, r2
 80022b0:	3394      	adds	r3, #148	@ 0x94
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4403      	add	r3, r0
 80022b6:	6019      	str	r1, [r3, #0]
		for (j = i; j < 4; j++) {
 80022b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ba:	3301      	adds	r3, #1
 80022bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	ddb1      	ble.n	8002228 <fUpdateCalibration4INV+0x348>
	for (i = 0; i < 4; i++) {
 80022c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022c6:	3301      	adds	r3, #1
 80022c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80022ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	dda8      	ble.n	8002222 <fUpdateCalibration4INV+0x342>
		}
	}

	// calculate in situ inverse of matB = inv(X^T.X) (4x4) while matA still holds X^T.X
	for (i = 0; i < 4; i++) {
 80022d0:	2300      	movs	r3, #0
 80022d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80022d4:	e011      	b.n	80022fa <fUpdateCalibration4INV+0x41a>
		pfRows[i] = MagCal->matB[i];
 80022d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	441a      	add	r2, r3
 80022e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	3350      	adds	r3, #80	@ 0x50
 80022ee:	443b      	add	r3, r7
 80022f0:	f843 2c38 	str.w	r2, [r3, #-56]
	for (i = 0; i < 4; i++) {
 80022f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022f6:	3301      	adds	r3, #1
 80022f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80022fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	ddea      	ble.n	80022d6 <fUpdateCalibration4INV+0x3f6>
	}
	fmatrixAeqInvA(pfRows, iColInd, iRowInd, iPivot, 4);
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	f107 0210 	add.w	r2, r7, #16
 8002308:	f107 0114 	add.w	r1, r7, #20
 800230c:	f107 0018 	add.w	r0, r7, #24
 8002310:	2404      	movs	r4, #4
 8002312:	9400      	str	r4, [sp, #0]
 8002314:	f004 fa94 	bl	8006840 <fmatrixAeqInvA>

	// calculate vecA = solution beta (4x1) = inv(X^T.X).X^T.Y = matB * vecB
	for (i = 0; i < 4; i++) {
 8002318:	2300      	movs	r3, #0
 800231a:	643b      	str	r3, [r7, #64]	@ 0x40
 800231c:	e03a      	b.n	8002394 <fUpdateCalibration4INV+0x4b4>
		MagCal->vecA[i] = 0.0F;
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002322:	33f8      	adds	r3, #248	@ 0xf8
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
		for (k = 0; k < 4; k++) {
 800232e:	2300      	movs	r3, #0
 8002330:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002332:	e029      	b.n	8002388 <fUpdateCalibration4INV+0x4a8>
			MagCal->vecA[i] += MagCal->matB[i][k] * MagCal->vecB[k];
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002338:	33f8      	adds	r3, #248	@ 0xf8
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	ed93 7a00 	vldr	s14, [r3]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002346:	4613      	mov	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002350:	4413      	add	r3, r2
 8002352:	3394      	adds	r3, #148	@ 0x94
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	edd3 6a00 	vldr	s13, [r3]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002360:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	edd3 7a00 	vldr	s15, [r3]
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002378:	33f8      	adds	r3, #248	@ 0xf8
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	edc3 7a00 	vstr	s15, [r3]
		for (k = 0; k < 4; k++) {
 8002382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002384:	3301      	adds	r3, #1
 8002386:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800238a:	2b03      	cmp	r3, #3
 800238c:	ddd2      	ble.n	8002334 <fUpdateCalibration4INV+0x454>
	for (i = 0; i < 4; i++) {
 800238e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002390:	3301      	adds	r3, #1
 8002392:	643b      	str	r3, [r7, #64]	@ 0x40
 8002394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002396:	2b03      	cmp	r3, #3
 8002398:	ddc1      	ble.n	800231e <fUpdateCalibration4INV+0x43e>
	}

	// calculate P = r^T.r = Y^T.Y - 2 * beta^T.(X^T.Y) + beta^T.(X^T.X).beta
	// = fSumBp4 - 2 * vecA^T.vecB + vecA^T.matA.vecA
	// first set P = Y^T.Y - 2 * beta^T.(X^T.Y) = SumBp4 - 2 * vecA^T.vecB
	fE = 0.0F;
 800239a:	f04f 0300 	mov.w	r3, #0
 800239e:	64bb      	str	r3, [r7, #72]	@ 0x48
	for (i = 0; i < 4; i++) {
 80023a0:	2300      	movs	r3, #0
 80023a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80023a4:	e019      	b.n	80023da <fUpdateCalibration4INV+0x4fa>
		fE += MagCal->vecA[i] * MagCal->vecB[i];
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023aa:	33f8      	adds	r3, #248	@ 0xf8
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	ed93 7a00 	vldr	s14, [r3]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023b8:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	edd3 7a00 	vldr	s15, [r3]
 80023c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c8:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80023cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023d0:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	for (i = 0; i < 4; i++) {
 80023d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023d6:	3301      	adds	r3, #1
 80023d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80023da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023dc:	2b03      	cmp	r3, #3
 80023de:	dde2      	ble.n	80023a6 <fUpdateCalibration4INV+0x4c6>
	}
	fE = fSumBp4 - 2.0F * fE;
 80023e0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80023e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023e8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80023ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023f0:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

	// set vecB = (X^T.X).beta = matA.vecA
	for (i = 0; i < 4; i++) {
 80023f4:	2300      	movs	r3, #0
 80023f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80023f8:	e03c      	b.n	8002474 <fUpdateCalibration4INV+0x594>
		MagCal->vecB[i] = 0.0F;
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023fe:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4413      	add	r3, r2
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
		for (k = 0; k < 4; k++) {
 800240c:	2300      	movs	r3, #0
 800240e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002410:	e02a      	b.n	8002468 <fUpdateCalibration4INV+0x588>
			MagCal->vecB[i] += MagCal->matA[i][k] * MagCal->vecA[k];
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002416:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	ed93 7a00 	vldr	s14, [r3]
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002426:	4613      	mov	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002430:	4413      	add	r3, r2
 8002432:	3330      	adds	r3, #48	@ 0x30
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	440b      	add	r3, r1
 8002438:	edd3 6a00 	vldr	s13, [r3]
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002440:	33f8      	adds	r3, #248	@ 0xf8
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800244e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002456:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	edc3 7a00 	vstr	s15, [r3]
		for (k = 0; k < 4; k++) {
 8002462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002464:	3301      	adds	r3, #1
 8002466:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800246a:	2b03      	cmp	r3, #3
 800246c:	ddd1      	ble.n	8002412 <fUpdateCalibration4INV+0x532>
	for (i = 0; i < 4; i++) {
 800246e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002470:	3301      	adds	r3, #1
 8002472:	643b      	str	r3, [r7, #64]	@ 0x40
 8002474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002476:	2b03      	cmp	r3, #3
 8002478:	ddbf      	ble.n	80023fa <fUpdateCalibration4INV+0x51a>
		}
	}

	// complete calculation of P by adding beta^T.(X^T.X).beta = vecA^T * vecB
	for (i = 0; i < 4; i++) {
 800247a:	2300      	movs	r3, #0
 800247c:	643b      	str	r3, [r7, #64]	@ 0x40
 800247e:	e019      	b.n	80024b4 <fUpdateCalibration4INV+0x5d4>
		fE += MagCal->vecB[i] * MagCal->vecA[i];
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002484:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	ed93 7a00 	vldr	s14, [r3]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002494:	33f8      	adds	r3, #248	@ 0xf8
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	edd3 7a00 	vldr	s15, [r3]
 800249e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a2:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80024a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024aa:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	for (i = 0; i < 4; i++) {
 80024ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024b0:	3301      	adds	r3, #1
 80024b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80024b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	dde2      	ble.n	8002480 <fUpdateCalibration4INV+0x5a0>
	}

	// compute the hard iron vector (in uT but offset and scaled by FMATRIXSCALING)
	for (k = X; k <= Z; k++) {
 80024ba:	2300      	movs	r3, #0
 80024bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024be:	e014      	b.n	80024ea <fUpdateCalibration4INV+0x60a>
		MagCal->trV[k] = 0.5F * MagCal->vecA[k];
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c4:	33f8      	adds	r3, #248	@ 0xf8
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	edd3 7a00 	vldr	s15, [r3]
 80024ce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024da:	3310      	adds	r3, #16
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 80024e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024e6:	3301      	adds	r3, #1
 80024e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	dde7      	ble.n	80024c0 <fUpdateCalibration4INV+0x5e0>
	}

	// compute the scaled geomagnetic field strength B (in uT but scaled by FMATRIXSCALING)
	MagCal->trB = sqrtf(MagCal->vecA[3] + MagCal->trV[X] * MagCal->trV[X] +
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	ed93 7afb 	vldr	s14, [r3, #1004]	@ 0x3ec
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002506:	ee37 7a27 	vadd.f32	s14, s14, s15
			MagCal->trV[Y] * MagCal->trV[Y] + MagCal->trV[Z] * MagCal->trV[Z]);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002516:	ee66 7aa7 	vmul.f32	s15, s13, s15
	MagCal->trB = sqrtf(MagCal->vecA[3] + MagCal->trV[X] * MagCal->trV[X] +
 800251a:	ee37 7a27 	vadd.f32	s14, s14, s15
			MagCal->trV[Y] * MagCal->trV[Y] + MagCal->trV[Z] * MagCal->trV[Z]);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800252a:	ee66 7aa7 	vmul.f32	s15, s13, s15
	MagCal->trB = sqrtf(MagCal->vecA[3] + MagCal->trV[X] * MagCal->trV[X] +
 800252e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002532:	eeb0 0a67 	vmov.f32	s0, s15
 8002536:	f00e fdb1 	bl	801109c <sqrtf>
 800253a:	eef0 7a40 	vmov.f32	s15, s0
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// calculate the trial fit error (percent) normalized to number of measurements
	// and scaled geomagnetic field strength
	MagCal->trFitErrorpc = sqrtf(fE / (float) MagCal->MagBufferCount) * 100.0F /
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800254a:	f9b3 35e0 	ldrsh.w	r3, [r3, #1504]	@ 0x5e0
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002556:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800255a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800255e:	eeb0 0a66 	vmov.f32	s0, s13
 8002562:	f00e fd9b 	bl	801109c <sqrtf>
 8002566:	eef0 7a40 	vmov.f32	s15, s0
 800256a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002604 <fUpdateCalibration4INV+0x724>
 800256e:	ee67 6a87 	vmul.f32	s13, s15, s14
			(2.0F * MagCal->trB * MagCal->trB);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8002578:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8002582:	ee27 7a27 	vmul.f32	s14, s14, s15
	MagCal->trFitErrorpc = sqrtf(fE / (float) MagCal->MagBufferCount) * 100.0F /
 8002586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74

	// correct the hard iron estimate for FMATRIXSCALING and the offsets applied (result in uT)
	for (k = X; k <= Z; k++) {
 8002590:	2300      	movs	r3, #0
 8002592:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002594:	e024      	b.n	80025e0 <fUpdateCalibration4INV+0x700>
		MagCal->trV[k] = MagCal->trV[k] * DEFAULTB
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800259a:	3310      	adds	r3, #16
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	edd3 7a00 	vldr	s15, [r3]
 80025a4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002608 <fUpdateCalibration4INV+0x728>
 80025a8:	ee27 7a87 	vmul.f32	s14, s15, s14
			+ (float)iOffset[k] * FXOS8700_UTPERCOUNT;
 80025ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	3350      	adds	r3, #80	@ 0x50
 80025b2:	443b      	add	r3, r7
 80025b4:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80025b8:	ee07 3a90 	vmov	s15, r3
 80025bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025c0:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800260c <fUpdateCalibration4INV+0x72c>
 80025c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025c8:	ee77 7a27 	vadd.f32	s15, s14, s15
		MagCal->trV[k] = MagCal->trV[k] * DEFAULTB
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d0:	3310      	adds	r3, #16
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 80025da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025dc:	3301      	adds	r3, #1
 80025de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	ddd7      	ble.n	8002596 <fUpdateCalibration4INV+0x6b6>
	}

	// correct the geomagnetic field strength B to correct scaling (result in uT)
	MagCal->trB *= DEFAULTB;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80025ec:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002608 <fUpdateCalibration4INV+0x728>
 80025f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

}
 80025fa:	bf00      	nop
 80025fc:	3754      	adds	r7, #84	@ 0x54
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd90      	pop	{r4, r7, pc}
 8002602:	bf00      	nop
 8002604:	42c80000 	.word	0x42c80000
 8002608:	42480000 	.word	0x42480000
 800260c:	3dcccccd 	.word	0x3dcccccd

08002610 <fUpdateCalibration7EIG>:

static void fUpdateCalibration7EIG(MagCalibration_t *MagCal)
{
 8002610:	b5b0      	push	{r4, r5, r7, lr}
 8002612:	ed2d 8b02 	vpush	{d8}
 8002616:	b08e      	sub	sp, #56	@ 0x38
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	float ftmp;					// scratch variable
	int16_t iOffset[3];			// offset to remove large DC hard iron bias
	int16_t iCount;				// number of measurements counted
	int i, j, k, m, n;			// loop counters

	magcal_type = 2;
 800261c:	4bb2      	ldr	r3, [pc, #712]	@ (80028e8 <fUpdateCalibration7EIG+0x2d8>)
 800261e:	2202      	movs	r2, #2
 8002620:	601a      	str	r2, [r3, #0]

	// compute fscaling to reduce multiplications later
	fscaling = FXOS8700_UTPERCOUNT / DEFAULTB;
 8002622:	4bb2      	ldr	r3, [pc, #712]	@ (80028ec <fUpdateCalibration7EIG+0x2dc>)
 8002624:	617b      	str	r3, [r7, #20]

	// the offsets are guaranteed to be set from the first element but to avoid compiler error
	iOffset[X] = iOffset[Y] = iOffset[Z] = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	823b      	strh	r3, [r7, #16]
 800262a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800262e:	81fb      	strh	r3, [r7, #14]
 8002630:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002634:	81bb      	strh	r3, [r7, #12]

	// zero the on and above diagonal elements of the 7x7 symmetric measurement matrix matA
	for (m = 0; m < 7; m++) {
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
 800263a:	e019      	b.n	8002670 <fUpdateCalibration7EIG+0x60>
		for (n = m; n < 7; n++) {
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	61bb      	str	r3, [r7, #24]
 8002640:	e010      	b.n	8002664 <fUpdateCalibration7EIG+0x54>
			MagCal->matA[m][n] = 0.0F;
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	4613      	mov	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	4413      	add	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4413      	add	r3, r2
 8002652:	3330      	adds	r3, #48	@ 0x30
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	440b      	add	r3, r1
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
		for (n = m; n < 7; n++) {
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	3301      	adds	r3, #1
 8002662:	61bb      	str	r3, [r7, #24]
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2b06      	cmp	r3, #6
 8002668:	ddeb      	ble.n	8002642 <fUpdateCalibration7EIG+0x32>
	for (m = 0; m < 7; m++) {
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3301      	adds	r3, #1
 800266e:	61fb      	str	r3, [r7, #28]
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	2b06      	cmp	r3, #6
 8002674:	dde2      	ble.n	800263c <fUpdateCalibration7EIG+0x2c>
		}
	}

	// place from MINEQUATIONS to MAXEQUATIONS entries into product matrix matA
	iCount = 0;
 8002676:	2300      	movs	r3, #0
 8002678:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	for (j = 0; j < MAGBUFFSIZE; j++) {
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
 800267e:	e0e0      	b.n	8002842 <fUpdateCalibration7EIG+0x232>
		if (MagCal->valid[j]) {
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002684:	4413      	add	r3, r2
 8002686:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 800268a:	3316      	adds	r3, #22
 800268c:	f993 3000 	ldrsb.w	r3, [r3]
 8002690:	2b00      	cmp	r3, #0
 8002692:	f000 80d3 	beq.w	800283c <fUpdateCalibration7EIG+0x22c>
			// use first valid magnetic buffer entry as offset estimate (bit counts)
			if (iCount == 0) {
 8002696:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 800269a:	2b00      	cmp	r3, #0
 800269c:	d11c      	bne.n	80026d8 <fUpdateCalibration7EIG+0xc8>
				for (k = X; k <= Z; k++) {
 800269e:	2300      	movs	r3, #0
 80026a0:	623b      	str	r3, [r7, #32]
 80026a2:	e016      	b.n	80026d2 <fUpdateCalibration7EIG+0xc2>
					iOffset[k] = MagCal->BpFast[k][j];
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	f240 218a 	movw	r1, #650	@ 0x28a
 80026ac:	fb03 f101 	mul.w	r1, r3, r1
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	440b      	add	r3, r1
 80026b4:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4413      	add	r3, r2
 80026bc:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	3338      	adds	r3, #56	@ 0x38
 80026c6:	443b      	add	r3, r7
 80026c8:	f823 2c2c 	strh.w	r2, [r3, #-44]
				for (k = X; k <= Z; k++) {
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	3301      	adds	r3, #1
 80026d0:	623b      	str	r3, [r7, #32]
 80026d2:	6a3b      	ldr	r3, [r7, #32]
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	dde5      	ble.n	80026a4 <fUpdateCalibration7EIG+0x94>
				}
			}

			// apply the offset and scaling and store in vecA
			for (k = X; k <= Z; k++) {
 80026d8:	2300      	movs	r3, #0
 80026da:	623b      	str	r3, [r7, #32]
 80026dc:	e041      	b.n	8002762 <fUpdateCalibration7EIG+0x152>
				MagCal->vecA[k + 3] = (float)((int32_t)MagCal->BpFast[k][j]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6a3b      	ldr	r3, [r7, #32]
 80026e2:	f240 218a 	movw	r1, #650	@ 0x28a
 80026e6:	fb03 f101 	mul.w	r1, r3, r1
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	440b      	add	r3, r1
 80026ee:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80026fa:	461a      	mov	r2, r3
					- (int32_t)iOffset[k]) * fscaling;
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	3338      	adds	r3, #56	@ 0x38
 8002702:	443b      	add	r3, r7
 8002704:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8002708:	1ad3      	subs	r3, r2, r3
				MagCal->vecA[k + 3] = (float)((int32_t)MagCal->BpFast[k][j]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002712:	6a3b      	ldr	r3, [r7, #32]
 8002714:	3303      	adds	r3, #3
					- (int32_t)iOffset[k]) * fscaling;
 8002716:	edd7 7a05 	vldr	s15, [r7, #20]
 800271a:	ee67 7a27 	vmul.f32	s15, s14, s15
				MagCal->vecA[k + 3] = (float)((int32_t)MagCal->BpFast[k][j]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	33f8      	adds	r3, #248	@ 0xf8
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	edc3 7a00 	vstr	s15, [r3]
				MagCal->vecA[k] = MagCal->vecA[k + 3] * MagCal->vecA[k + 3];
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	3303      	adds	r3, #3
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	33f8      	adds	r3, #248	@ 0xf8
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	ed93 7a00 	vldr	s14, [r3]
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	3303      	adds	r3, #3
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	33f8      	adds	r3, #248	@ 0xf8
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	edd3 7a00 	vldr	s15, [r3]
 800274a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	33f8      	adds	r3, #248	@ 0xf8
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	edc3 7a00 	vstr	s15, [r3]
			for (k = X; k <= Z; k++) {
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	3301      	adds	r3, #1
 8002760:	623b      	str	r3, [r7, #32]
 8002762:	6a3b      	ldr	r3, [r7, #32]
 8002764:	2b02      	cmp	r3, #2
 8002766:	ddba      	ble.n	80026de <fUpdateCalibration7EIG+0xce>
			// accumulate the on-and above-diagonal terms of
			// MagCal->matA=Sigma{vecA^T * vecA}
			// with the exception of matA[6][6] which will sum to the number
			// of measurements and remembering that vecA[6] equals 1.0F
			// update the right hand column [6] of matA except for matA[6][6]
			for (m = 0; m < 6; m++) {
 8002768:	2300      	movs	r3, #0
 800276a:	61fb      	str	r3, [r7, #28]
 800276c:	e01f      	b.n	80027ae <fUpdateCalibration7EIG+0x19e>
				MagCal->matA[m][6] += MagCal->vecA[m];
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	69fa      	ldr	r2, [r7, #28]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	440b      	add	r3, r1
 800277c:	33d8      	adds	r3, #216	@ 0xd8
 800277e:	ed93 7a00 	vldr	s14, [r3]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	33f8      	adds	r3, #248	@ 0xf8
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	edd3 7a00 	vldr	s15, [r3]
 8002790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002794:	6879      	ldr	r1, [r7, #4]
 8002796:	69fa      	ldr	r2, [r7, #28]
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	440b      	add	r3, r1
 80027a2:	33d8      	adds	r3, #216	@ 0xd8
 80027a4:	edc3 7a00 	vstr	s15, [r3]
			for (m = 0; m < 6; m++) {
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	3301      	adds	r3, #1
 80027ac:	61fb      	str	r3, [r7, #28]
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	2b05      	cmp	r3, #5
 80027b2:	dddc      	ble.n	800276e <fUpdateCalibration7EIG+0x15e>
			}
			// update the on and above diagonal terms except for right hand column 6
			for (m = 0; m < 6; m++) {
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
 80027b8:	e037      	b.n	800282a <fUpdateCalibration7EIG+0x21a>
				for (n = m; n < 6; n++) {
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	61bb      	str	r3, [r7, #24]
 80027be:	e02e      	b.n	800281e <fUpdateCalibration7EIG+0x20e>
					MagCal->matA[m][n] += MagCal->vecA[m] * MagCal->vecA[n];
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	69fa      	ldr	r2, [r7, #28]
 80027c4:	4613      	mov	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4413      	add	r3, r2
 80027d0:	3330      	adds	r3, #48	@ 0x30
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	ed93 7a00 	vldr	s14, [r3]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	33f8      	adds	r3, #248	@ 0xf8
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	edd3 6a00 	vldr	s13, [r3]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	33f8      	adds	r3, #248	@ 0xf8
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	edd3 7a00 	vldr	s15, [r3]
 80027f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	69fa      	ldr	r2, [r7, #28]
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4413      	add	r3, r2
 800280e:	3330      	adds	r3, #48	@ 0x30
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	edc3 7a00 	vstr	s15, [r3]
				for (n = m; n < 6; n++) {
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	3301      	adds	r3, #1
 800281c:	61bb      	str	r3, [r7, #24]
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	2b05      	cmp	r3, #5
 8002822:	ddcd      	ble.n	80027c0 <fUpdateCalibration7EIG+0x1b0>
			for (m = 0; m < 6; m++) {
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	3301      	adds	r3, #1
 8002828:	61fb      	str	r3, [r7, #28]
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	2b05      	cmp	r3, #5
 800282e:	ddc4      	ble.n	80027ba <fUpdateCalibration7EIG+0x1aa>
				}
			}

			// increment the measurement counter for the next iteration
			iCount++;
 8002830:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002834:	b29b      	uxth	r3, r3
 8002836:	3301      	adds	r3, #1
 8002838:	b29b      	uxth	r3, r3
 800283a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	for (j = 0; j < MAGBUFFSIZE; j++) {
 800283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283e:	3301      	adds	r3, #1
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
 8002842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002844:	f240 2289 	movw	r2, #649	@ 0x289
 8002848:	4293      	cmp	r3, r2
 800284a:	f77f af19 	ble.w	8002680 <fUpdateCalibration7EIG+0x70>
		}
	}

	// finally set the last element matA[6][6] to the number of measurements
	MagCal->matA[6][6] = (float) iCount;
 800284e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002852:	ee07 3a90 	vmov	s15, r3
 8002856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8

	// store the number of measurements accumulated
	MagCal->MagBufferCount = iCount;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002866:	461a      	mov	r2, r3
 8002868:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800286a:	f8a2 35e0 	strh.w	r3, [r2, #1504]	@ 0x5e0

	// copy the above diagonal elements of matA to below the diagonal
	for (m = 1; m < 7; m++) {
 800286e:	2301      	movs	r3, #1
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	e024      	b.n	80028be <fUpdateCalibration7EIG+0x2ae>
		for (n = 0; n < m; n++) {
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
 8002878:	e01a      	b.n	80028b0 <fUpdateCalibration7EIG+0x2a0>
			MagCal->matA[m][n] = MagCal->matA[n][m];
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	69fa      	ldr	r2, [r7, #28]
 8002888:	4413      	add	r3, r2
 800288a:	3330      	adds	r3, #48	@ 0x30
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	440b      	add	r3, r1
 8002890:	6819      	ldr	r1, [r3, #0]
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	69fa      	ldr	r2, [r7, #28]
 8002896:	4613      	mov	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4413      	add	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4413      	add	r3, r2
 80028a2:	3330      	adds	r3, #48	@ 0x30
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4403      	add	r3, r0
 80028a8:	6019      	str	r1, [r3, #0]
		for (n = 0; n < m; n++) {
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	3301      	adds	r3, #1
 80028ae:	61bb      	str	r3, [r7, #24]
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	dbe0      	blt.n	800287a <fUpdateCalibration7EIG+0x26a>
	for (m = 1; m < 7; m++) {
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	3301      	adds	r3, #1
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	2b06      	cmp	r3, #6
 80028c2:	ddd7      	ble.n	8002874 <fUpdateCalibration7EIG+0x264>
		}
	}

	// set tmpA7x1 to the unsorted eigenvalues and matB to the unsorted eigenvectors of matA
	eigencompute(MagCal->matA, MagCal->vecA, MagCal->matB, 7);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f103 00c0 	add.w	r0, r3, #192	@ 0xc0
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f503 7214 	add.w	r2, r3, #592	@ 0x250
 80028d6:	2307      	movs	r3, #7
 80028d8:	f003 fbb0 	bl	800603c <eigencompute>

	// find the smallest eigenvalue
	j = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
	for (i = 1; i < 7; i++) {
 80028e0:	2301      	movs	r3, #1
 80028e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028e4:	e026      	b.n	8002934 <fUpdateCalibration7EIG+0x324>
 80028e6:	bf00      	nop
 80028e8:	200001ec 	.word	0x200001ec
 80028ec:	3b03126f 	.word	0x3b03126f
 80028f0:	00000000 	.word	0x00000000
 80028f4:	beaaaaab 	.word	0xbeaaaaab
 80028f8:	be2aaaab 	.word	0xbe2aaaab
 80028fc:	42480000 	.word	0x42480000
 8002900:	3dcccccd 	.word	0x3dcccccd
		if (MagCal->vecA[i] < MagCal->vecA[j]) {
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002908:	33f8      	adds	r3, #248	@ 0xf8
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	ed93 7a00 	vldr	s14, [r3]
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002916:	33f8      	adds	r3, #248	@ 0xf8
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	edd3 7a00 	vldr	s15, [r3]
 8002920:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	d501      	bpl.n	800292e <fUpdateCalibration7EIG+0x31e>
			j = i;
 800292a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (i = 1; i < 7; i++) {
 800292e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002930:	3301      	adds	r3, #1
 8002932:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002936:	2b06      	cmp	r3, #6
 8002938:	dde4      	ble.n	8002904 <fUpdateCalibration7EIG+0x2f4>
		}
	}

	// set ellipsoid matrix A to the solution vector with smallest eigenvalue,
	// compute its determinant and the hard iron offset (scaled and offset)
	f3x3matrixAeqScalar(MagCal->A, 0.0F);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3378      	adds	r3, #120	@ 0x78
 800293e:	ed1f 0a14 	vldr	s0, [pc, #-80]	@ 80028f0 <fUpdateCalibration7EIG+0x2e0>
 8002942:	4618      	mov	r0, r3
 8002944:	f003 f978 	bl	8005c38 <f3x3matrixAeqScalar>
	det = 1.0F;
 8002948:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800294c:	637b      	str	r3, [r7, #52]	@ 0x34
	for (k = X; k <= Z; k++) {
 800294e:	2300      	movs	r3, #0
 8002950:	623b      	str	r3, [r7, #32]
 8002952:	e043      	b.n	80029dc <fUpdateCalibration7EIG+0x3cc>
		MagCal->A[k][k] = MagCal->matB[k][j];
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	6a3a      	ldr	r2, [r7, #32]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002962:	4413      	add	r3, r2
 8002964:	3394      	adds	r3, #148	@ 0x94
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	440b      	add	r3, r1
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	6a3b      	ldr	r3, [r7, #32]
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	440b      	add	r3, r1
 8002974:	3378      	adds	r3, #120	@ 0x78
 8002976:	601a      	str	r2, [r3, #0]
		det *= MagCal->A[k][k];
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	4413      	add	r3, r2
 8002980:	3378      	adds	r3, #120	@ 0x78
 8002982:	edd3 7a00 	vldr	s15, [r3]
 8002986:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800298a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		MagCal->trV[k] = -0.5F * MagCal->matB[k + 3][j] / MagCal->A[k][k];
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	1cda      	adds	r2, r3, #3
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029a2:	4413      	add	r3, r2
 80029a4:	3394      	adds	r3, #148	@ 0x94
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80029b2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	4413      	add	r3, r2
 80029be:	3378      	adds	r3, #120	@ 0x78
 80029c0:	ed93 7a00 	vldr	s14, [r3]
 80029c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6a3b      	ldr	r3, [r7, #32]
 80029cc:	3310      	adds	r3, #16
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 80029d6:	6a3b      	ldr	r3, [r7, #32]
 80029d8:	3301      	adds	r3, #1
 80029da:	623b      	str	r3, [r7, #32]
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	ddb8      	ble.n	8002954 <fUpdateCalibration7EIG+0x344>
	}

	// negate A if it has negative determinant
	if (det < 0.0F) {
 80029e2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80029e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ee:	d51a      	bpl.n	8002a26 <fUpdateCalibration7EIG+0x416>
		f3x3matrixAeqMinusA(MagCal->A);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3378      	adds	r3, #120	@ 0x78
 80029f4:	4618      	mov	r0, r3
 80029f6:	f003 f991 	bl	8005d1c <f3x3matrixAeqMinusA>
		MagCal->matB[6][j] = -MagCal->matB[6][j];
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fe:	33d0      	adds	r3, #208	@ 0xd0
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	edd3 7a00 	vldr	s15, [r3]
 8002a08:	eef1 7a67 	vneg.f32	s15, s15
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a10:	33d0      	adds	r3, #208	@ 0xd0
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4413      	add	r3, r2
 8002a16:	edc3 7a00 	vstr	s15, [r3]
		det = -det;
 8002a1a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002a1e:	eef1 7a67 	vneg.f32	s15, s15
 8002a22:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	}

	// set ftmp to the square of the trial geomagnetic field strength B
	// (counts times FMATRIXSCALING)
	ftmp = -MagCal->matB[6][j];
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	33d0      	adds	r3, #208	@ 0xd0
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	eef1 7a67 	vneg.f32	s15, s15
 8002a38:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	for (k = X; k <= Z; k++) {
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	623b      	str	r3, [r7, #32]
 8002a40:	e021      	b.n	8002a86 <fUpdateCalibration7EIG+0x476>
		ftmp += MagCal->A[k][k] * MagCal->trV[k] * MagCal->trV[k];
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	4413      	add	r3, r2
 8002a4a:	3378      	adds	r3, #120	@ 0x78
 8002a4c:	ed93 7a00 	vldr	s14, [r3]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	3310      	adds	r3, #16
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	edd3 7a00 	vldr	s15, [r3]
 8002a5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	3310      	adds	r3, #16
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	edd3 7a00 	vldr	s15, [r3]
 8002a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a74:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a7c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	for (k = X; k <= Z; k++) {
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	3301      	adds	r3, #1
 8002a84:	623b      	str	r3, [r7, #32]
 8002a86:	6a3b      	ldr	r3, [r7, #32]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	ddda      	ble.n	8002a42 <fUpdateCalibration7EIG+0x432>
	}

	// calculate the trial normalized fit error as a percentage
	MagCal->trFitErrorpc = 50.0F *
		sqrtf(fabs(MagCal->vecA[j]) / (float) MagCal->MagBufferCount) / fabs(ftmp);
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	33f8      	adds	r3, #248	@ 0xf8
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	eeb0 7ae7 	vabs.f32	s14, s15
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aa4:	f9b3 35e0 	ldrsh.w	r3, [r3, #1504]	@ 0x5e0
 8002aa8:	ee07 3a90 	vmov	s15, r3
 8002aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ab4:	eeb0 0a66 	vmov.f32	s0, s13
 8002ab8:	f00e faf0 	bl	801109c <sqrtf>
 8002abc:	eef0 7a40 	vmov.f32	s15, s0
	MagCal->trFitErrorpc = 50.0F *
 8002ac0:	ed1f 7a72 	vldr	s14, [pc, #-456]	@ 80028fc <fUpdateCalibration7EIG+0x2ec>
 8002ac4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac8:	ee17 0a90 	vmov	r0, s15
 8002acc:	f7fd fd14 	bl	80004f8 <__aeabi_f2d>
 8002ad0:	4604      	mov	r4, r0
 8002ad2:	460d      	mov	r5, r1
		sqrtf(fabs(MagCal->vecA[j]) / (float) MagCal->MagBufferCount) / fabs(ftmp);
 8002ad4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002ad8:	eef0 7ae7 	vabs.f32	s15, s15
 8002adc:	ee17 0a90 	vmov	r0, s15
 8002ae0:	f7fd fd0a 	bl	80004f8 <__aeabi_f2d>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4620      	mov	r0, r4
 8002aea:	4629      	mov	r1, r5
 8002aec:	f7fd fe86 	bl	80007fc <__aeabi_ddiv>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4610      	mov	r0, r2
 8002af6:	4619      	mov	r1, r3
 8002af8:	f7fe f806 	bl	8000b08 <__aeabi_d2f>
 8002afc:	4602      	mov	r2, r0
	MagCal->trFitErrorpc = 50.0F *
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	675a      	str	r2, [r3, #116]	@ 0x74

	// normalize the ellipsoid matrix A to unit determinant
	f3x3matrixAeqAxScalar(MagCal->A, powf(det, -(ONETHIRD)));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f103 0478 	add.w	r4, r3, #120	@ 0x78
 8002b08:	ed5f 0a86 	vldr	s1, [pc, #-536]	@ 80028f4 <fUpdateCalibration7EIG+0x2e4>
 8002b0c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8002b10:	f00e fa6c 	bl	8010fec <powf>
 8002b14:	eef0 7a40 	vmov.f32	s15, s0
 8002b18:	eeb0 0a67 	vmov.f32	s0, s15
 8002b1c:	4620      	mov	r0, r4
 8002b1e:	f003 f8c1 	bl	8005ca4 <f3x3matrixAeqAxScalar>

	// convert the geomagnetic field strength B into uT for normalized
	// soft iron matrix A and normalize
	MagCal->trB = sqrtf(fabs(ftmp)) * DEFAULTB * powf(det, -(ONESIXTH));
 8002b22:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002b26:	eef0 7ae7 	vabs.f32	s15, s15
 8002b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2e:	f00e fab5 	bl	801109c <sqrtf>
 8002b32:	eef0 7a40 	vmov.f32	s15, s0
 8002b36:	ed1f 7a8f 	vldr	s14, [pc, #-572]	@ 80028fc <fUpdateCalibration7EIG+0x2ec>
 8002b3a:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002b3e:	ed5f 0a92 	vldr	s1, [pc, #-584]	@ 80028f8 <fUpdateCalibration7EIG+0x2e8>
 8002b42:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8002b46:	f00e fa51 	bl	8010fec <powf>
 8002b4a:	eef0 7a40 	vmov.f32	s15, s0
 8002b4e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// compute trial invW from the square root of A also with normalized
	// determinant and hard iron offset in uT
	f3x3matrixAeqI(MagCal->trinvW);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	334c      	adds	r3, #76	@ 0x4c
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f002 ffdf 	bl	8005b20 <f3x3matrixAeqI>
	for (k = X; k <= Z; k++) {
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
 8002b66:	e03a      	b.n	8002bde <fUpdateCalibration7EIG+0x5ce>
		MagCal->trinvW[k][k] = sqrtf(fabs(MagCal->A[k][k]));
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6a3b      	ldr	r3, [r7, #32]
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	4413      	add	r3, r2
 8002b70:	3378      	adds	r3, #120	@ 0x78
 8002b72:	edd3 7a00 	vldr	s15, [r3]
 8002b76:	eef0 7ae7 	vabs.f32	s15, s15
 8002b7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b7e:	f00e fa8d 	bl	801109c <sqrtf>
 8002b82:	eef0 7a40 	vmov.f32	s15, s0
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6a3b      	ldr	r3, [r7, #32]
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	4413      	add	r3, r2
 8002b8e:	334c      	adds	r3, #76	@ 0x4c
 8002b90:	edc3 7a00 	vstr	s15, [r3]
		MagCal->trV[k] = MagCal->trV[k] * DEFAULTB + (float)iOffset[k] * FXOS8700_UTPERCOUNT;
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	3310      	adds	r3, #16
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	edd3 7a00 	vldr	s15, [r3]
 8002ba2:	ed1f 7aaa 	vldr	s14, [pc, #-680]	@ 80028fc <fUpdateCalibration7EIG+0x2ec>
 8002ba6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	3338      	adds	r3, #56	@ 0x38
 8002bb0:	443b      	add	r3, r7
 8002bb2:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bbe:	ed5f 6ab0 	vldr	s13, [pc, #-704]	@ 8002900 <fUpdateCalibration7EIG+0x2f0>
 8002bc2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	3310      	adds	r3, #16
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 8002bd8:	6a3b      	ldr	r3, [r7, #32]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	623b      	str	r3, [r7, #32]
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	ddc1      	ble.n	8002b68 <fUpdateCalibration7EIG+0x558>
	}
}
 8002be4:	bf00      	nop
 8002be6:	bf00      	nop
 8002be8:	3738      	adds	r7, #56	@ 0x38
 8002bea:	46bd      	mov	sp, r7
 8002bec:	ecbd 8b02 	vpop	{d8}
 8002bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8002bf2:	bf00      	nop

08002bf4 <fUpdateCalibration10EIG>:

static void fUpdateCalibration10EIG(MagCalibration_t *MagCal)
{
 8002bf4:	b590      	push	{r4, r7, lr}
 8002bf6:	b08f      	sub	sp, #60	@ 0x3c
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
	float ftmp;					// scratch variable
	int16_t iOffset[3];			// offset to remove large DC hard iron bias in matrix
	int16_t iCount;				// number of measurements counted
	int i, j, k, m, n;			// loop counters

	magcal_type = 3;
 8002bfc:	4bb2      	ldr	r3, [pc, #712]	@ (8002ec8 <fUpdateCalibration10EIG+0x2d4>)
 8002bfe:	2203      	movs	r2, #3
 8002c00:	601a      	str	r2, [r3, #0]

	// compute fscaling to reduce multiplications later
	fscaling = FXOS8700_UTPERCOUNT / DEFAULTB;
 8002c02:	4bb2      	ldr	r3, [pc, #712]	@ (8002ecc <fUpdateCalibration10EIG+0x2d8>)
 8002c04:	61bb      	str	r3, [r7, #24]

	// the offsets are guaranteed to be set from the first element but to avoid compiler error
	iOffset[X] = iOffset[Y] = iOffset[Z] = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	823b      	strh	r3, [r7, #16]
 8002c0a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c0e:	81fb      	strh	r3, [r7, #14]
 8002c10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c14:	81bb      	strh	r3, [r7, #12]

	// zero the on and above diagonal elements of the 10x10 symmetric measurement matrix matA
	for (m = 0; m < 10; m++) {
 8002c16:	2300      	movs	r3, #0
 8002c18:	623b      	str	r3, [r7, #32]
 8002c1a:	e019      	b.n	8002c50 <fUpdateCalibration10EIG+0x5c>
		for (n = m; n < 10; n++) {
 8002c1c:	6a3b      	ldr	r3, [r7, #32]
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	e010      	b.n	8002c44 <fUpdateCalibration10EIG+0x50>
			MagCal->matA[m][n] = 0.0F;
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	6a3a      	ldr	r2, [r7, #32]
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	4413      	add	r3, r2
 8002c32:	3330      	adds	r3, #48	@ 0x30
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	440b      	add	r3, r1
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]
		for (n = m; n < 10; n++) {
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	3301      	adds	r3, #1
 8002c42:	61fb      	str	r3, [r7, #28]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b09      	cmp	r3, #9
 8002c48:	ddeb      	ble.n	8002c22 <fUpdateCalibration10EIG+0x2e>
	for (m = 0; m < 10; m++) {
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	623b      	str	r3, [r7, #32]
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	2b09      	cmp	r3, #9
 8002c54:	dde2      	ble.n	8002c1c <fUpdateCalibration10EIG+0x28>
		}
	}

	// sum between MINEQUATIONS to MAXEQUATIONS entries into the 10x10 product matrix matA
	iCount = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	867b      	strh	r3, [r7, #50]	@ 0x32
	for (j = 0; j < MAGBUFFSIZE; j++) {
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c5e:	e117      	b.n	8002e90 <fUpdateCalibration10EIG+0x29c>
		if (MagCal->valid[j]) {
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c64:	4413      	add	r3, r2
 8002c66:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8002c6a:	3316      	adds	r3, #22
 8002c6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 810a 	beq.w	8002e8a <fUpdateCalibration10EIG+0x296>
			// use first valid magnetic buffer entry as estimate for offset
			// to help solution (bit counts)
			if (iCount == 0) {
 8002c76:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d11c      	bne.n	8002cb8 <fUpdateCalibration10EIG+0xc4>
				for (k = X; k <= Z; k++) {
 8002c7e:	2300      	movs	r3, #0
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c82:	e016      	b.n	8002cb2 <fUpdateCalibration10EIG+0xbe>
					iOffset[k] = MagCal->BpFast[k][j];
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	f240 218a 	movw	r1, #650	@ 0x28a
 8002c8c:	fb03 f101 	mul.w	r1, r3, r1
 8002c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c92:	440b      	add	r3, r1
 8002c94:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	3338      	adds	r3, #56	@ 0x38
 8002ca6:	443b      	add	r3, r7
 8002ca8:	f823 2c2c 	strh.w	r2, [r3, #-44]
				for (k = X; k <= Z; k++) {
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	3301      	adds	r3, #1
 8002cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	dde5      	ble.n	8002c84 <fUpdateCalibration10EIG+0x90>
				}
			}

			// apply the fixed offset and scaling and enter into vecA[6-8]
			for (k = X; k <= Z; k++) {
 8002cb8:	2300      	movs	r3, #0
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbc:	e028      	b.n	8002d10 <fUpdateCalibration10EIG+0x11c>
				MagCal->vecA[k + 6] = (float)((int32_t)MagCal->BpFast[k][j]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc2:	f240 218a 	movw	r1, #650	@ 0x28a
 8002cc6:	fb03 f101 	mul.w	r1, r3, r1
 8002cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ccc:	440b      	add	r3, r1
 8002cce:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002cda:	461a      	mov	r2, r3
					- (int32_t)iOffset[k]) * fscaling;
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	3338      	adds	r3, #56	@ 0x38
 8002ce2:	443b      	add	r3, r7
 8002ce4:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8002ce8:	1ad3      	subs	r3, r2, r3
				MagCal->vecA[k + 6] = (float)((int32_t)MagCal->BpFast[k][j]
 8002cea:	ee07 3a90 	vmov	s15, r3
 8002cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	3306      	adds	r3, #6
					- (int32_t)iOffset[k]) * fscaling;
 8002cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
				MagCal->vecA[k + 6] = (float)((int32_t)MagCal->BpFast[k][j]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	33f8      	adds	r3, #248	@ 0xf8
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	edc3 7a00 	vstr	s15, [r3]
			for (k = X; k <= Z; k++) {
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	ddd3      	ble.n	8002cbe <fUpdateCalibration10EIG+0xca>
			}

			// compute measurement vector elements vecA[0-5] from vecA[6-8]
			MagCal->vecA[0] = MagCal->vecA[6] * MagCal->vecA[6];
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	ed93 7afe 	vldr	s14, [r3, #1016]	@ 0x3f8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	edd3 7afe 	vldr	s15, [r3, #1016]	@ 0x3f8
 8002d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	edc3 7af8 	vstr	s15, [r3, #992]	@ 0x3e0
			MagCal->vecA[1] = 2.0F * MagCal->vecA[6] * MagCal->vecA[7];
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	edd3 7afe 	vldr	s15, [r3, #1016]	@ 0x3f8
 8002d32:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	edd3 7aff 	vldr	s15, [r3, #1020]	@ 0x3fc
 8002d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	edc3 7af9 	vstr	s15, [r3, #996]	@ 0x3e4
			MagCal->vecA[2] = 2.0F * MagCal->vecA[6] * MagCal->vecA[8];
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	edd3 7afe 	vldr	s15, [r3, #1016]	@ 0x3f8
 8002d4c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d56:	edd3 7a00 	vldr	s15, [r3]
 8002d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	edc3 7afa 	vstr	s15, [r3, #1000]	@ 0x3e8
			MagCal->vecA[3] = MagCal->vecA[7] * MagCal->vecA[7];
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	ed93 7aff 	vldr	s14, [r3, #1020]	@ 0x3fc
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	edd3 7aff 	vldr	s15, [r3, #1020]	@ 0x3fc
 8002d70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	edc3 7afb 	vstr	s15, [r3, #1004]	@ 0x3ec
			MagCal->vecA[4] = 2.0F * MagCal->vecA[7] * MagCal->vecA[8];
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	edd3 7aff 	vldr	s15, [r3, #1020]	@ 0x3fc
 8002d80:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d8a:	edd3 7a00 	vldr	s15, [r3]
 8002d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	edc3 7afc 	vstr	s15, [r3, #1008]	@ 0x3f0
			MagCal->vecA[5] = MagCal->vecA[8] * MagCal->vecA[8];
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d9e:	ed93 7a00 	vldr	s14, [r3]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	edc3 7afd 	vstr	s15, [r3, #1012]	@ 0x3f4

			// accumulate the on-and above-diagonal terms of matA=Sigma{vecA^T * vecA}
			// with the exception of matA[9][9] which equals the number of measurements
			// update the right hand column [9] of matA[0-8][9] ignoring matA[9][9]
			for (m = 0; m < 9; m++) {
 8002db6:	2300      	movs	r3, #0
 8002db8:	623b      	str	r3, [r7, #32]
 8002dba:	e01f      	b.n	8002dfc <fUpdateCalibration10EIG+0x208>
				MagCal->matA[m][9] += MagCal->vecA[m];
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	6a3a      	ldr	r2, [r7, #32]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	440b      	add	r3, r1
 8002dca:	33e4      	adds	r3, #228	@ 0xe4
 8002dcc:	ed93 7a00 	vldr	s14, [r3]
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	33f8      	adds	r3, #248	@ 0xf8
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	edd3 7a00 	vldr	s15, [r3]
 8002dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	6a3a      	ldr	r2, [r7, #32]
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	440b      	add	r3, r1
 8002df0:	33e4      	adds	r3, #228	@ 0xe4
 8002df2:	edc3 7a00 	vstr	s15, [r3]
			for (m = 0; m < 9; m++) {
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	623b      	str	r3, [r7, #32]
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	dddc      	ble.n	8002dbc <fUpdateCalibration10EIG+0x1c8>
			}
			// update the on and above diagonal terms of matA ignoring right hand column 9
			for (m = 0; m < 9; m++) {
 8002e02:	2300      	movs	r3, #0
 8002e04:	623b      	str	r3, [r7, #32]
 8002e06:	e037      	b.n	8002e78 <fUpdateCalibration10EIG+0x284>
				for (n = m; n < 9; n++) {
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	61fb      	str	r3, [r7, #28]
 8002e0c:	e02e      	b.n	8002e6c <fUpdateCalibration10EIG+0x278>
					MagCal->matA[m][n] += MagCal->vecA[m] * MagCal->vecA[n];
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	6a3a      	ldr	r2, [r7, #32]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	69fa      	ldr	r2, [r7, #28]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3330      	adds	r3, #48	@ 0x30
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	440b      	add	r3, r1
 8002e24:	ed93 7a00 	vldr	s14, [r3]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	33f8      	adds	r3, #248	@ 0xf8
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	edd3 6a00 	vldr	s13, [r3]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	33f8      	adds	r3, #248	@ 0xf8
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	edd3 7a00 	vldr	s15, [r3]
 8002e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	6a3a      	ldr	r2, [r7, #32]
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	69fa      	ldr	r2, [r7, #28]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3330      	adds	r3, #48	@ 0x30
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	edc3 7a00 	vstr	s15, [r3]
				for (n = m; n < 9; n++) {
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	61fb      	str	r3, [r7, #28]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	ddcd      	ble.n	8002e0e <fUpdateCalibration10EIG+0x21a>
			for (m = 0; m < 9; m++) {
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	3301      	adds	r3, #1
 8002e76:	623b      	str	r3, [r7, #32]
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	ddc4      	ble.n	8002e08 <fUpdateCalibration10EIG+0x214>
				}
			}

			// increment the measurement counter for the next iteration
			iCount++;
 8002e7e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	867b      	strh	r3, [r7, #50]	@ 0x32
	for (j = 0; j < MAGBUFFSIZE; j++) {
 8002e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e92:	f240 2289 	movw	r2, #649	@ 0x289
 8002e96:	4293      	cmp	r3, r2
 8002e98:	f77f aee2 	ble.w	8002c60 <fUpdateCalibration10EIG+0x6c>
		}
	}

	// set the last element matA[9][9] to the number of measurements
	MagCal->matA[9][9] = (float) iCount;
 8002e9c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002ea0:	ee07 3a90 	vmov	s15, r3
 8002ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	edc3 7a93 	vstr	s15, [r3, #588]	@ 0x24c

	// store the number of measurements accumulated
	MagCal->MagBufferCount = iCount;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002eb8:	f8a2 35e0 	strh.w	r3, [r2, #1504]	@ 0x5e0

	// copy the above diagonal elements of symmetric product matrix matA to below the diagonal
	for (m = 1; m < 10; m++) {
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	623b      	str	r3, [r7, #32]
 8002ec0:	e028      	b.n	8002f14 <fUpdateCalibration10EIG+0x320>
		for (n = 0; n < m; n++) {
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	61fb      	str	r3, [r7, #28]
 8002ec6:	e01e      	b.n	8002f06 <fUpdateCalibration10EIG+0x312>
 8002ec8:	200001ec 	.word	0x200001ec
 8002ecc:	3b03126f 	.word	0x3b03126f
			MagCal->matA[m][n] = MagCal->matA[n][m];
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	69fa      	ldr	r2, [r7, #28]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	6a3a      	ldr	r2, [r7, #32]
 8002ede:	4413      	add	r3, r2
 8002ee0:	3330      	adds	r3, #48	@ 0x30
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	6819      	ldr	r1, [r3, #0]
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	6a3a      	ldr	r2, [r7, #32]
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	69fa      	ldr	r2, [r7, #28]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3330      	adds	r3, #48	@ 0x30
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4403      	add	r3, r0
 8002efe:	6019      	str	r1, [r3, #0]
		for (n = 0; n < m; n++) {
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	3301      	adds	r3, #1
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	dbe0      	blt.n	8002ed0 <fUpdateCalibration10EIG+0x2dc>
	for (m = 1; m < 10; m++) {
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	3301      	adds	r3, #1
 8002f12:	623b      	str	r3, [r7, #32]
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	2b09      	cmp	r3, #9
 8002f18:	ddd3      	ble.n	8002ec2 <fUpdateCalibration10EIG+0x2ce>
		}
	}

	// set MagCal->vecA to the unsorted eigenvalues and matB to the unsorted
	// normalized eigenvectors of matA
	eigencompute(MagCal->matA, MagCal->vecA, MagCal->matB, 10);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f103 00c0 	add.w	r0, r3, #192	@ 0xc0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f503 7214 	add.w	r2, r3, #592	@ 0x250
 8002f2c:	230a      	movs	r3, #10
 8002f2e:	f003 f885 	bl	800603c <eigencompute>

	// set ellipsoid matrix A from elements of the solution vector column j with
	// smallest eigenvalue
	j = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (i = 1; i < 10; i++) {
 8002f36:	2301      	movs	r3, #1
 8002f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f3a:	e017      	b.n	8002f6c <fUpdateCalibration10EIG+0x378>
		if (MagCal->vecA[i] < MagCal->vecA[j]) {
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f40:	33f8      	adds	r3, #248	@ 0xf8
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	ed93 7a00 	vldr	s14, [r3]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f4e:	33f8      	adds	r3, #248	@ 0xf8
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f60:	d501      	bpl.n	8002f66 <fUpdateCalibration10EIG+0x372>
			j = i;
 8002f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f64:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (i = 1; i < 10; i++) {
 8002f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f68:	3301      	adds	r3, #1
 8002f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f6e:	2b09      	cmp	r3, #9
 8002f70:	dde4      	ble.n	8002f3c <fUpdateCalibration10EIG+0x348>
		}
	}
	MagCal->A[0][0] = MagCal->matB[0][j];
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f76:	3394      	adds	r3, #148	@ 0x94
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	679a      	str	r2, [r3, #120]	@ 0x78
	MagCal->A[0][1] = MagCal->A[1][0] = MagCal->matB[1][j];
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f86:	339e      	adds	r3, #158	@ 0x9e
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	67da      	str	r2, [r3, #124]	@ 0x7c
	MagCal->A[0][2] = MagCal->A[2][0] = MagCal->matB[2][j];
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fa2:	33a8      	adds	r3, #168	@ 0xa8
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	MagCal->A[1][1] = MagCal->matB[3][j];
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc0:	33b2      	adds	r3, #178	@ 0xb2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	MagCal->A[1][2] = MagCal->A[2][1] = MagCal->matB[4][j];
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	33bc      	adds	r3, #188	@ 0xbc
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	MagCal->A[2][2] = MagCal->matB[5][j];
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff0:	33c6      	adds	r3, #198	@ 0xc6
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	// negate entire solution if A has negative determinant
	det = f3x3matrixDetA(MagCal->A);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3378      	adds	r3, #120	@ 0x78
 8003002:	4618      	mov	r0, r3
 8003004:	f002 ffba 	bl	8005f7c <f3x3matrixDetA>
 8003008:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
	if (det < 0.0F) {
 800300c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	d54a      	bpl.n	80030b0 <fUpdateCalibration10EIG+0x4bc>
		f3x3matrixAeqMinusA(MagCal->A);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3378      	adds	r3, #120	@ 0x78
 800301e:	4618      	mov	r0, r3
 8003020:	f002 fe7c 	bl	8005d1c <f3x3matrixAeqMinusA>
		MagCal->matB[6][j] = -MagCal->matB[6][j];
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003028:	33d0      	adds	r3, #208	@ 0xd0
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	edd3 7a00 	vldr	s15, [r3]
 8003032:	eef1 7a67 	vneg.f32	s15, s15
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303a:	33d0      	adds	r3, #208	@ 0xd0
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	edc3 7a00 	vstr	s15, [r3]
		MagCal->matB[7][j] = -MagCal->matB[7][j];
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003048:	33da      	adds	r3, #218	@ 0xda
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	edd3 7a00 	vldr	s15, [r3]
 8003052:	eef1 7a67 	vneg.f32	s15, s15
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305a:	33da      	adds	r3, #218	@ 0xda
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	edc3 7a00 	vstr	s15, [r3]
		MagCal->matB[8][j] = -MagCal->matB[8][j];
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	33e4      	adds	r3, #228	@ 0xe4
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	edd3 7a00 	vldr	s15, [r3]
 8003072:	eef1 7a67 	vneg.f32	s15, s15
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307a:	33e4      	adds	r3, #228	@ 0xe4
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	edc3 7a00 	vstr	s15, [r3]
		MagCal->matB[9][j] = -MagCal->matB[9][j];
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003088:	33ee      	adds	r3, #238	@ 0xee
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	edd3 7a00 	vldr	s15, [r3]
 8003092:	eef1 7a67 	vneg.f32	s15, s15
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800309a:	33ee      	adds	r3, #238	@ 0xee
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	edc3 7a00 	vstr	s15, [r3]
		det = -det;
 80030a4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030a8:	eef1 7a67 	vneg.f32	s15, s15
 80030ac:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	}

	// compute the inverse of the ellipsoid matrix
	f3x3matrixAeqInvSymB(MagCal->invA, MagCal->A);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f103 029c 	add.w	r2, r3, #156	@ 0x9c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3378      	adds	r3, #120	@ 0x78
 80030ba:	4619      	mov	r1, r3
 80030bc:	4610      	mov	r0, r2
 80030be:	f002 fe67 	bl	8005d90 <f3x3matrixAeqInvSymB>

	// compute the trial hard iron vector in offset bit counts times FMATRIXSCALING
	for (k = X; k <= Z; k++) {
 80030c2:	2300      	movs	r3, #0
 80030c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c6:	e052      	b.n	800316e <fUpdateCalibration10EIG+0x57a>
		MagCal->trV[k] = 0.0F;
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	3310      	adds	r3, #16
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
		for (m = X; m <= Z; m++) {
 80030d8:	2300      	movs	r3, #0
 80030da:	623b      	str	r3, [r7, #32]
 80030dc:	e02f      	b.n	800313e <fUpdateCalibration10EIG+0x54a>
			MagCal->trV[k] += MagCal->invA[k][m] * MagCal->matB[m + 6][j];
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	3310      	adds	r3, #16
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	ed93 7a00 	vldr	s14, [r3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030f0:	4613      	mov	r3, r2
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	4413      	add	r3, r2
 80030f6:	6a3a      	ldr	r2, [r7, #32]
 80030f8:	4413      	add	r3, r2
 80030fa:	3326      	adds	r3, #38	@ 0x26
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3304      	adds	r3, #4
 8003102:	edd3 6a00 	vldr	s13, [r3]
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	1d9a      	adds	r2, r3, #6
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	4413      	add	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003116:	4413      	add	r3, r2
 8003118:	3394      	adds	r3, #148	@ 0x94
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	edd3 7a00 	vldr	s15, [r3]
 8003122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	3310      	adds	r3, #16
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	edc3 7a00 	vstr	s15, [r3]
		for (m = X; m <= Z; m++) {
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	3301      	adds	r3, #1
 800313c:	623b      	str	r3, [r7, #32]
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	2b02      	cmp	r3, #2
 8003142:	ddcc      	ble.n	80030de <fUpdateCalibration10EIG+0x4ea>
		}
		MagCal->trV[k] *= -0.5F;
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	3310      	adds	r3, #16
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	edd3 7a00 	vldr	s15, [r3]
 8003152:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	3310      	adds	r3, #16
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	3301      	adds	r3, #1
 800316c:	627b      	str	r3, [r7, #36]	@ 0x24
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	2b02      	cmp	r3, #2
 8003172:	dda9      	ble.n	80030c8 <fUpdateCalibration10EIG+0x4d4>
	}

	// compute the trial geomagnetic field strength B in bit counts times FMATRIXSCALING
	MagCal->trB = sqrtf(fabs(MagCal->A[0][0] * MagCal->trV[X] * MagCal->trV[X] +
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003180:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800318a:	ee27 7a27 	vmul.f32	s14, s14, s15
			2.0F * MagCal->A[0][1] * MagCal->trV[X] * MagCal->trV[Y] +
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8003194:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800319e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80031a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	MagCal->trB = sqrtf(fabs(MagCal->A[0][0] * MagCal->trV[X] * MagCal->trV[X] +
 80031ac:	ee37 7a27 	vadd.f32	s14, s14, s15
			2.0F * MagCal->A[0][2] * MagCal->trV[X] * MagCal->trV[Z] +
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 80031b6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80031c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80031ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
			2.0F * MagCal->A[0][1] * MagCal->trV[X] * MagCal->trV[Y] +
 80031ce:	ee37 7a27 	vadd.f32	s14, s14, s15
			MagCal->A[1][1] * MagCal->trV[Y] * MagCal->trV[Y] +
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80031de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80031e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
			2.0F * MagCal->A[0][2] * MagCal->trV[X] * MagCal->trV[Z] +
 80031ec:	ee37 7a27 	vadd.f32	s14, s14, s15
			2.0F * MagCal->A[1][2] * MagCal->trV[Y] * MagCal->trV[Z] +
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80031f6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003200:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800320a:	ee66 7aa7 	vmul.f32	s15, s13, s15
			MagCal->A[1][1] * MagCal->trV[Y] * MagCal->trV[Y] +
 800320e:	ee37 7a27 	vadd.f32	s14, s14, s15
			MagCal->A[2][2] * MagCal->trV[Z] * MagCal->trV[Z] - MagCal->matB[9][j]));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	edd3 6a26 	vldr	s13, [r3, #152]	@ 0x98
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800321e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003228:	ee66 7aa7 	vmul.f32	s15, s13, s15
			2.0F * MagCal->A[1][2] * MagCal->trV[Y] * MagCal->trV[Z] +
 800322c:	ee37 7a27 	vadd.f32	s14, s14, s15
			MagCal->A[2][2] * MagCal->trV[Z] * MagCal->trV[Z] - MagCal->matB[9][j]));
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003234:	33ee      	adds	r3, #238	@ 0xee
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	edd3 7a00 	vldr	s15, [r3]
 800323e:	ee77 7a67 	vsub.f32	s15, s14, s15
	MagCal->trB = sqrtf(fabs(MagCal->A[0][0] * MagCal->trV[X] * MagCal->trV[X] +
 8003242:	eef0 7ae7 	vabs.f32	s15, s15
 8003246:	eeb0 0a67 	vmov.f32	s0, s15
 800324a:	f00d ff27 	bl	801109c <sqrtf>
 800324e:	eef0 7a40 	vmov.f32	s15, s0
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// calculate the trial normalized fit error as a percentage
	MagCal->trFitErrorpc = 50.0F * sqrtf(
		fabs(MagCal->vecA[j]) / (float) MagCal->MagBufferCount) /
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325c:	33f8      	adds	r3, #248	@ 0xf8
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	4413      	add	r3, r2
 8003262:	edd3 7a00 	vldr	s15, [r3]
 8003266:	eeb0 7ae7 	vabs.f32	s14, s15
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003270:	f9b3 35e0 	ldrsh.w	r3, [r3, #1504]	@ 0x5e0
 8003274:	ee07 3a90 	vmov	s15, r3
 8003278:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	MagCal->trFitErrorpc = 50.0F * sqrtf(
 800327c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003280:	eeb0 0a66 	vmov.f32	s0, s13
 8003284:	f00d ff0a 	bl	801109c <sqrtf>
 8003288:	eef0 7a40 	vmov.f32	s15, s0
 800328c:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8003548 <fUpdateCalibration10EIG+0x954>
 8003290:	ee67 6a87 	vmul.f32	s13, s15, s14
		(MagCal->trB * MagCal->trB);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80032a0:	ee27 7a27 	vmul.f32	s14, s14, s15
		fabs(MagCal->vecA[j]) / (float) MagCal->MagBufferCount) /
 80032a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
	MagCal->trFitErrorpc = 50.0F * sqrtf(
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74

	// correct for the measurement matrix offset and scaling and
	// get the computed hard iron offset in uT
	for (k = X; k <= Z; k++) {
 80032ae:	2300      	movs	r3, #0
 80032b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80032b2:	e024      	b.n	80032fe <fUpdateCalibration10EIG+0x70a>
		MagCal->trV[k] = MagCal->trV[k] * DEFAULTB + (float)iOffset[k] * FXOS8700_UTPERCOUNT;
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	3310      	adds	r3, #16
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	edd3 7a00 	vldr	s15, [r3]
 80032c2:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8003548 <fUpdateCalibration10EIG+0x954>
 80032c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	3338      	adds	r3, #56	@ 0x38
 80032d0:	443b      	add	r3, r7
 80032d2:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032de:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 800354c <fUpdateCalibration10EIG+0x958>
 80032e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ee:	3310      	adds	r3, #16
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	edc3 7a00 	vstr	s15, [r3]
	for (k = X; k <= Z; k++) {
 80032f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fa:	3301      	adds	r3, #1
 80032fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	2b02      	cmp	r3, #2
 8003302:	ddd7      	ble.n	80032b4 <fUpdateCalibration10EIG+0x6c0>
	}

	// convert the trial geomagnetic field strength B into uT for
	// un-normalized soft iron matrix A
	MagCal->trB *= DEFAULTB;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 800330a:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8003548 <fUpdateCalibration10EIG+0x954>
 800330e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// normalize the ellipsoid matrix A to unit determinant and
	// correct B by root of this multiplicative factor
	f3x3matrixAeqAxScalar(MagCal->A, powf(det, -(ONETHIRD)));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f103 0478 	add.w	r4, r3, #120	@ 0x78
 800331e:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8003550 <fUpdateCalibration10EIG+0x95c>
 8003322:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8003326:	f00d fe61 	bl	8010fec <powf>
 800332a:	eef0 7a40 	vmov.f32	s15, s0
 800332e:	eeb0 0a67 	vmov.f32	s0, s15
 8003332:	4620      	mov	r0, r4
 8003334:	f002 fcb6 	bl	8005ca4 <f3x3matrixAeqAxScalar>
	MagCal->trB *= powf(det, -(ONESIXTH));
 8003338:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8003554 <fUpdateCalibration10EIG+0x960>
 800333c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8003340:	f00d fe54 	bl	8010fec <powf>
 8003344:	eeb0 7a40 	vmov.f32	s14, s0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 800334e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// compute trial invW from the square root of fA (both with normalized determinant)
	// set vecA to the unsorted eigenvalues and matB to the unsorted eigenvectors of matA
	// where matA holds the 3x3 matrix fA in its top left elements
	for (i = 0; i < 3; i++) {
 8003358:	2300      	movs	r3, #0
 800335a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800335c:	e022      	b.n	80033a4 <fUpdateCalibration10EIG+0x7b0>
		for (j = 0; j < 3; j++) {
 800335e:	2300      	movs	r3, #0
 8003360:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003362:	e019      	b.n	8003398 <fUpdateCalibration10EIG+0x7a4>
			MagCal->matA[i][j] = MagCal->A[i][j];
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003368:	4613      	mov	r3, r2
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4413      	add	r3, r2
 800336e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003370:	4413      	add	r3, r2
 8003372:	331e      	adds	r3, #30
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	6819      	ldr	r1, [r3, #0]
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800337e:	4613      	mov	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003388:	4413      	add	r3, r2
 800338a:	3330      	adds	r3, #48	@ 0x30
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4403      	add	r3, r0
 8003390:	6019      	str	r1, [r3, #0]
		for (j = 0; j < 3; j++) {
 8003392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003394:	3301      	adds	r3, #1
 8003396:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339a:	2b02      	cmp	r3, #2
 800339c:	dde2      	ble.n	8003364 <fUpdateCalibration10EIG+0x770>
	for (i = 0; i < 3; i++) {
 800339e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a0:	3301      	adds	r3, #1
 80033a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	ddd9      	ble.n	800335e <fUpdateCalibration10EIG+0x76a>
		}
	}
	eigencompute(MagCal->matA, MagCal->vecA, MagCal->matB, 3);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f103 00c0 	add.w	r0, r3, #192	@ 0xc0
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f503 7214 	add.w	r2, r3, #592	@ 0x250
 80033bc:	2303      	movs	r3, #3
 80033be:	f002 fe3d 	bl	800603c <eigencompute>

	// set MagCal->matB to be eigenvectors . diag(sqrt(sqrt(eigenvalues))) =
	//   matB . diag(sqrt(sqrt(vecA))
	for (j = 0; j < 3; j++) { // loop over columns j
 80033c2:	2300      	movs	r3, #0
 80033c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033c6:	e03e      	b.n	8003446 <fUpdateCalibration10EIG+0x852>
		ftmp = sqrtf(sqrtf(fabs(MagCal->vecA[j])));
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033cc:	33f8      	adds	r3, #248	@ 0xf8
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4413      	add	r3, r2
 80033d2:	edd3 7a00 	vldr	s15, [r3]
 80033d6:	eef0 7ae7 	vabs.f32	s15, s15
 80033da:	eeb0 0a67 	vmov.f32	s0, s15
 80033de:	f00d fe5d 	bl	801109c <sqrtf>
 80033e2:	eef0 7a40 	vmov.f32	s15, s0
 80033e6:	eeb0 0a67 	vmov.f32	s0, s15
 80033ea:	f00d fe57 	bl	801109c <sqrtf>
 80033ee:	ed87 0a05 	vstr	s0, [r7, #20]
		for (i = 0; i < 3; i++) { // loop over rows i
 80033f2:	2300      	movs	r3, #0
 80033f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033f6:	e020      	b.n	800343a <fUpdateCalibration10EIG+0x846>
			MagCal->matB[i][j] *= ftmp;
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033fc:	4613      	mov	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	4413      	add	r3, r2
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003406:	4413      	add	r3, r2
 8003408:	3394      	adds	r3, #148	@ 0x94
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	ed93 7a00 	vldr	s14, [r3]
 8003412:	edd7 7a05 	vldr	s15, [r7, #20]
 8003416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003428:	4413      	add	r3, r2
 800342a:	3394      	adds	r3, #148	@ 0x94
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	edc3 7a00 	vstr	s15, [r3]
		for (i = 0; i < 3; i++) { // loop over rows i
 8003434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003436:	3301      	adds	r3, #1
 8003438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800343a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343c:	2b02      	cmp	r3, #2
 800343e:	dddb      	ble.n	80033f8 <fUpdateCalibration10EIG+0x804>
	for (j = 0; j < 3; j++) { // loop over columns j
 8003440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003442:	3301      	adds	r3, #1
 8003444:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	2b02      	cmp	r3, #2
 800344a:	ddbd      	ble.n	80033c8 <fUpdateCalibration10EIG+0x7d4>
	}

	// set trinvW to eigenvectors * diag(sqrt(eigenvalues)) * eigenvectors^T =
	//   matB * matB^T = sqrt(fA) (guaranteed symmetric)
	// loop over rows
	for (i = 0; i < 3; i++) {
 800344c:	2300      	movs	r3, #0
 800344e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003450:	e072      	b.n	8003538 <fUpdateCalibration10EIG+0x944>
		// loop over on and above diagonal columns
		for (j = i; j < 3; j++) {
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003456:	e069      	b.n	800352c <fUpdateCalibration10EIG+0x938>
			MagCal->trinvW[i][j] = 0.0F;
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800345c:	4613      	mov	r3, r2
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	4413      	add	r3, r2
 8003462:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003464:	4413      	add	r3, r2
 8003466:	3312      	adds	r3, #18
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3304      	adds	r3, #4
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
			// accumulate the matrix product
			for (k = 0; k < 3; k++) {
 8003474:	2300      	movs	r3, #0
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
 8003478:	e03a      	b.n	80034f0 <fUpdateCalibration10EIG+0x8fc>
				MagCal->trinvW[i][j] += MagCal->matB[i][k] * MagCal->matB[j][k];
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800347e:	4613      	mov	r3, r2
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	4413      	add	r3, r2
 8003484:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003486:	4413      	add	r3, r2
 8003488:	3312      	adds	r3, #18
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	3304      	adds	r3, #4
 8003490:	ed93 7a00 	vldr	s14, [r3]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003498:	4613      	mov	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a2:	4413      	add	r3, r2
 80034a4:	3394      	adds	r3, #148	@ 0x94
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	edd3 6a00 	vldr	s13, [r3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034b2:	4613      	mov	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4413      	add	r3, r2
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034bc:	4413      	add	r3, r2
 80034be:	3394      	adds	r3, #148	@ 0x94
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	440b      	add	r3, r1
 80034c4:	edd3 7a00 	vldr	s15, [r3]
 80034c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034d4:	4613      	mov	r3, r2
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	4413      	add	r3, r2
 80034da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034dc:	4413      	add	r3, r2
 80034de:	3312      	adds	r3, #18
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	3304      	adds	r3, #4
 80034e6:	edc3 7a00 	vstr	s15, [r3]
			for (k = 0; k < 3; k++) {
 80034ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ec:	3301      	adds	r3, #1
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	ddc1      	ble.n	800347a <fUpdateCalibration10EIG+0x886>
			}
			// copy to below diagonal element
			MagCal->trinvW[j][i] = MagCal->trinvW[i][j];
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034fa:	4613      	mov	r3, r2
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	4413      	add	r3, r2
 8003500:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003502:	4413      	add	r3, r2
 8003504:	3312      	adds	r3, #18
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	3304      	adds	r3, #4
 800350c:	6819      	ldr	r1, [r3, #0]
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800351a:	4413      	add	r3, r2
 800351c:	3312      	adds	r3, #18
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4403      	add	r3, r0
 8003522:	3304      	adds	r3, #4
 8003524:	6019      	str	r1, [r3, #0]
		for (j = i; j < 3; j++) {
 8003526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003528:	3301      	adds	r3, #1
 800352a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800352c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352e:	2b02      	cmp	r3, #2
 8003530:	dd92      	ble.n	8003458 <fUpdateCalibration10EIG+0x864>
	for (i = 0; i < 3; i++) {
 8003532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003534:	3301      	adds	r3, #1
 8003536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353a:	2b02      	cmp	r3, #2
 800353c:	dd89      	ble.n	8003452 <fUpdateCalibration10EIG+0x85e>
		}
	}
}
 800353e:	bf00      	nop
 8003540:	bf00      	nop
 8003542:	373c      	adds	r7, #60	@ 0x3c
 8003544:	46bd      	mov	sp, r7
 8003546:	bd90      	pop	{r4, r7, pc}
 8003548:	42480000 	.word	0x42480000
 800354c:	3dcccccd 	.word	0x3dcccccd
 8003550:	beaaaaab 	.word	0xbeaaaaab
 8003554:	be2aaaab 	.word	0xbe2aaaab

08003558 <LL_RCC_LSE_SetDriveCapability>:
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003560:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003568:	f023 0218 	bic.w	r2, r3, #24
 800356c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800358c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003590:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003592:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4313      	orrs	r3, r2
 800359a:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800359c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4013      	ands	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035a8:	68fb      	ldr	r3, [r7, #12]
}
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b085      	sub	sp, #20
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80035be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80035ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4013      	ands	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035da:	68fb      	ldr	r3, [r7, #12]
}
 80035dc:	bf00      	nop
 80035de:	3714      	adds	r7, #20
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LSM9DS1_WriteRegister>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void LSM9DS1_WriteRegister(uint8_t addr, uint8_t reg, uint8_t value) {
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af04      	add	r7, sp, #16
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
 80035f2:	460b      	mov	r3, r1
 80035f4:	71bb      	strb	r3, [r7, #6]
 80035f6:	4613      	mov	r3, r2
 80035f8:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1,
 80035fa:	79fb      	ldrb	r3, [r7, #7]
 80035fc:	b299      	uxth	r1, r3
 80035fe:	79bb      	ldrb	r3, [r7, #6]
 8003600:	b29a      	uxth	r2, r3
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
 8003606:	9302      	str	r3, [sp, #8]
 8003608:	2301      	movs	r3, #1
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	1d7b      	adds	r3, r7, #5
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	2301      	movs	r3, #1
 8003612:	4803      	ldr	r0, [pc, #12]	@ (8003620 <LSM9DS1_WriteRegister+0x38>)
 8003614:	f004 fe36 	bl	8008284 <HAL_I2C_Mem_Write>
	HAL_MAX_DELAY);
}
 8003618:	bf00      	nop
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	200001f8 	.word	0x200001f8

08003624 <LSM9DS1_Init>:
	HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1,
	HAL_MAX_DELAY);
	return value;
}

void LSM9DS1_Init() {
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
	//sensor reset
	LSM9DS1_WriteRegister(LSM9DS1_ADDR, CTRL_REG8, 0x05);
 8003628:	2205      	movs	r2, #5
 800362a:	2122      	movs	r1, #34	@ 0x22
 800362c:	20d4      	movs	r0, #212	@ 0xd4
 800362e:	f7ff ffdb 	bl	80035e8 <LSM9DS1_WriteRegister>
	HAL_Delay(10);
 8003632:	200a      	movs	r0, #10
 8003634:	f7fd fcc7 	bl	8000fc6 <HAL_Delay>

	//low-power setting
//	gyro setting
	LSM9DS1_WriteRegister(LSM9DS1_ADDR, CTRL_REG1_G, 0x40); //gyro ODR 59.5 Hz(low-power mode), full scale 245dps(basic)
 8003638:	2240      	movs	r2, #64	@ 0x40
 800363a:	2110      	movs	r1, #16
 800363c:	20d4      	movs	r0, #212	@ 0xd4
 800363e:	f7ff ffd3 	bl	80035e8 <LSM9DS1_WriteRegister>
	LSM9DS1_WriteRegister(LSM9DS1_ADDR, CTRL_REG3_G, 0x80); //gyro low-power mode activate
 8003642:	2280      	movs	r2, #128	@ 0x80
 8003644:	2112      	movs	r1, #18
 8003646:	20d4      	movs	r0, #212	@ 0xd4
 8003648:	f7ff ffce 	bl	80035e8 <LSM9DS1_WriteRegister>
	HAL_Delay(10);
 800364c:	200a      	movs	r0, #10
 800364e:	f7fd fcba 	bl	8000fc6 <HAL_Delay>

	//accel setting
	LSM9DS1_WriteRegister(LSM9DS1_ADDR, CTRL_REG6_XL, 0x20); //accel ODR 10Hz, full scale 2g(basic)
 8003652:	2220      	movs	r2, #32
 8003654:	2120      	movs	r1, #32
 8003656:	20d4      	movs	r0, #212	@ 0xd4
 8003658:	f7ff ffc6 	bl	80035e8 <LSM9DS1_WriteRegister>
	LSM9DS1_WriteRegister(LSM9DS1_ADDR, CTRL_REG7_XL, 0x00); //accel low-power mode activate
 800365c:	2200      	movs	r2, #0
 800365e:	2121      	movs	r1, #33	@ 0x21
 8003660:	20d4      	movs	r0, #212	@ 0xd4
 8003662:	f7ff ffc1 	bl	80035e8 <LSM9DS1_WriteRegister>
	HAL_Delay(10);
 8003666:	200a      	movs	r0, #10
 8003668:	f7fd fcad 	bl	8000fc6 <HAL_Delay>

	//mag setting
	LSM9DS1_WriteRegister(MAG_ADDR, CTRL_REG1_M, 0x10); // mag ODR 10Hz, temp-comp activate
 800366c:	2210      	movs	r2, #16
 800366e:	2120      	movs	r1, #32
 8003670:	203c      	movs	r0, #60	@ 0x3c
 8003672:	f7ff ffb9 	bl	80035e8 <LSM9DS1_WriteRegister>
	LSM9DS1_WriteRegister(MAG_ADDR, CTRL_REG3_M, 0x00); // mag Continuous-conversion mode activate
 8003676:	2200      	movs	r2, #0
 8003678:	2122      	movs	r1, #34	@ 0x22
 800367a:	203c      	movs	r0, #60	@ 0x3c
 800367c:	f7ff ffb4 	bl	80035e8 <LSM9DS1_WriteRegister>
	HAL_Delay(10);
 8003680:	200a      	movs	r0, #10
 8003682:	f7fd fca0 	bl	8000fc6 <HAL_Delay>
//
//	//mag setting
//	LSM9DS1_WriteRegister(MAG_ADDR, CTRL_REG1_M, 0x70); // mag ODR 80Hz, temp-comp activate
//	LSM9DS1_WriteRegister(MAG_ADDR, CTRL_REG3_M, 0x00); // mag Continuous-conversion mode activate
//	HAL_Delay(10);
}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <micros>:

uint32_t micros(void) {
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
	return micro_time = __HAL_TIM_GET_COUNTER(&htim2);
 8003690:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <micros+0x1c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	4a05      	ldr	r2, [pc, #20]	@ (80036ac <micros+0x20>)
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <micros+0x20>)
 800369c:	681b      	ldr	r3, [r3, #0]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	2000030c 	.word	0x2000030c
 80036ac:	20000494 	.word	0x20000494

080036b0 <invSqrt>:

float invSqrt(float x) {
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80036ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80036be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036c6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	613b      	str	r3, [r7, #16]
	long i = *(long*) &y;
 80036ce:	f107 0310 	add.w	r3, r7, #16
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i >> 1);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	105a      	asrs	r2, r3, #1
 80036da:	4b12      	ldr	r3, [pc, #72]	@ (8003724 <invSqrt+0x74>)
 80036dc:	1a9b      	subs	r3, r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
	y = *(float*) &i;
 80036e0:	f107 030c 	add.w	r3, r7, #12
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80036e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80036ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80036f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80036f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036fc:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003700:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003704:	edd7 7a04 	vldr	s15, [r7, #16]
 8003708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800370c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	ee07 3a90 	vmov	s15, r3
}
 8003716:	eeb0 0a67 	vmov.f32	s0, s15
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	5f3759df 	.word	0x5f3759df

08003728 <vector_dot>:

float vector_dot(float a[3], float b[3]) {
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
	return a[0] * b[0] + a[1] * b[1] + a[2] * b[2];
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	ed93 7a00 	vldr	s14, [r3]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	edd3 7a00 	vldr	s15, [r3]
 800373e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3304      	adds	r3, #4
 8003746:	edd3 6a00 	vldr	s13, [r3]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	3304      	adds	r3, #4
 800374e:	edd3 7a00 	vldr	s15, [r3]
 8003752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003756:	ee37 7a27 	vadd.f32	s14, s14, s15
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3308      	adds	r3, #8
 800375e:	edd3 6a00 	vldr	s13, [r3]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	3308      	adds	r3, #8
 8003766:	edd3 7a00 	vldr	s15, [r3]
 800376a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800376e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003772:	eeb0 0a67 	vmov.f32	s0, s15
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <vector_normalize>:

void vector_normalize(float a[3]) {
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
	float mag = sqrt(vector_dot(a, a));
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ffcc 	bl	8003728 <vector_dot>
 8003790:	ee10 3a10 	vmov	r3, s0
 8003794:	4618      	mov	r0, r3
 8003796:	f7fc feaf 	bl	80004f8 <__aeabi_f2d>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	ec43 2b10 	vmov	d0, r2, r3
 80037a2:	f00d fbf7 	bl	8010f94 <sqrt>
 80037a6:	ec53 2b10 	vmov	r2, r3, d0
 80037aa:	4610      	mov	r0, r2
 80037ac:	4619      	mov	r1, r3
 80037ae:	f7fd f9ab 	bl	8000b08 <__aeabi_d2f>
 80037b2:	4603      	mov	r3, r0
 80037b4:	60fb      	str	r3, [r7, #12]
	a[0] /= mag;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	edd3 6a00 	vldr	s13, [r3]
 80037bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80037c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	edc3 7a00 	vstr	s15, [r3]
	a[1] /= mag;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3304      	adds	r3, #4
 80037ce:	edd3 6a00 	vldr	s13, [r3]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3304      	adds	r3, #4
 80037d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80037da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037de:	edc3 7a00 	vstr	s15, [r3]
	a[2] /= mag;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3308      	adds	r3, #8
 80037e6:	edd3 6a00 	vldr	s13, [r3]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	3308      	adds	r3, #8
 80037ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80037f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037f6:	edc3 7a00 	vstr	s15, [r3]
}
 80037fa:	bf00      	nop
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <MadgwickAHRSupdate>:

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay,
		float az, float mx, float my, float mz) {
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	@ 0x28
 8003808:	af00      	add	r7, sp, #0
 800380a:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800380e:	edc7 0a08 	vstr	s1, [r7, #32]
 8003812:	ed87 1a07 	vstr	s2, [r7, #28]
 8003816:	edc7 1a06 	vstr	s3, [r7, #24]
 800381a:	ed87 2a05 	vstr	s4, [r7, #20]
 800381e:	edc7 2a04 	vstr	s5, [r7, #16]
 8003822:	ed87 3a03 	vstr	s6, [r7, #12]
 8003826:	edc7 3a02 	vstr	s7, [r7, #8]
 800382a:	ed87 4a01 	vstr	s8, [r7, #4]

	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800382e:	4bda      	ldr	r3, [pc, #872]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003830:	edd3 7a00 	vldr	s15, [r3]
 8003834:	eeb1 7a67 	vneg.f32	s14, s15
 8003838:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800383c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003840:	4bd6      	ldr	r3, [pc, #856]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003842:	edd3 6a00 	vldr	s13, [r3]
 8003846:	edd7 7a08 	vldr	s15, [r7, #32]
 800384a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800384e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003852:	4bd3      	ldr	r3, [pc, #844]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003854:	edd3 6a00 	vldr	s13, [r3]
 8003858:	edd7 7a07 	vldr	s15, [r7, #28]
 800385c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003864:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800386c:	4bcd      	ldr	r3, [pc, #820]	@ (8003ba4 <MadgwickAHRSupdate+0x3a0>)
 800386e:	edc3 7a00 	vstr	s15, [r3]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8003872:	4bcd      	ldr	r3, [pc, #820]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003874:	ed93 7a00 	vldr	s14, [r3]
 8003878:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800387c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003880:	4bc6      	ldr	r3, [pc, #792]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003882:	edd3 6a00 	vldr	s13, [r3]
 8003886:	edd7 7a07 	vldr	s15, [r7, #28]
 800388a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800388e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003892:	4bc3      	ldr	r3, [pc, #780]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003894:	edd3 6a00 	vldr	s13, [r3]
 8003898:	edd7 7a08 	vldr	s15, [r7, #32]
 800389c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80038a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ac:	4bbf      	ldr	r3, [pc, #764]	@ (8003bac <MadgwickAHRSupdate+0x3a8>)
 80038ae:	edc3 7a00 	vstr	s15, [r3]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80038b2:	4bbd      	ldr	r3, [pc, #756]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 80038b4:	ed93 7a00 	vldr	s14, [r3]
 80038b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80038bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038c0:	4bb5      	ldr	r3, [pc, #724]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 80038c2:	edd3 6a00 	vldr	s13, [r3]
 80038c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80038ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038d2:	4bb3      	ldr	r3, [pc, #716]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 80038d4:	edd3 6a00 	vldr	s13, [r3]
 80038d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80038dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80038e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ec:	4bb0      	ldr	r3, [pc, #704]	@ (8003bb0 <MadgwickAHRSupdate+0x3ac>)
 80038ee:	edc3 7a00 	vstr	s15, [r3]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80038f2:	4bad      	ldr	r3, [pc, #692]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 80038f4:	ed93 7a00 	vldr	s14, [r3]
 80038f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80038fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003900:	4ba5      	ldr	r3, [pc, #660]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003902:	edd3 6a00 	vldr	s13, [r3]
 8003906:	edd7 7a08 	vldr	s15, [r7, #32]
 800390a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800390e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003912:	4ba2      	ldr	r3, [pc, #648]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003914:	edd3 6a00 	vldr	s13, [r3]
 8003918:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800391c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003924:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003928:	ee67 7a87 	vmul.f32	s15, s15, s14
 800392c:	4ba1      	ldr	r3, [pc, #644]	@ (8003bb4 <MadgwickAHRSupdate+0x3b0>)
 800392e:	edc3 7a00 	vstr	s15, [r3]

	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8003932:	edd7 7a06 	vldr	s15, [r7, #24]
 8003936:	eef5 7a40 	vcmp.f32	s15, #0.0
 800393a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393e:	d10e      	bne.n	800395e <MadgwickAHRSupdate+0x15a>
 8003940:	edd7 7a05 	vldr	s15, [r7, #20]
 8003944:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394c:	d107      	bne.n	800395e <MadgwickAHRSupdate+0x15a>
 800394e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003952:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395a:	f000 874b 	beq.w	80047f4 <MadgwickAHRSupdate+0xff0>

		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800395e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003962:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003966:	edd7 7a05 	vldr	s15, [r7, #20]
 800396a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800396e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003972:	edd7 7a04 	vldr	s15, [r7, #16]
 8003976:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800397a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800397e:	eeb0 0a67 	vmov.f32	s0, s15
 8003982:	f7ff fe95 	bl	80036b0 <invSqrt>
 8003986:	eef0 7a40 	vmov.f32	s15, s0
 800398a:	4b8b      	ldr	r3, [pc, #556]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 800398c:	edc3 7a00 	vstr	s15, [r3]
		ax *= recipNorm;
 8003990:	4b89      	ldr	r3, [pc, #548]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 8003992:	edd3 7a00 	vldr	s15, [r3]
 8003996:	ed97 7a06 	vldr	s14, [r7, #24]
 800399a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399e:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80039a2:	4b85      	ldr	r3, [pc, #532]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 80039a4:	edd3 7a00 	vldr	s15, [r3]
 80039a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80039ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b0:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;
 80039b4:	4b80      	ldr	r3, [pc, #512]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 80039b6:	edd3 7a00 	vldr	s15, [r3]
 80039ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80039be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039c2:	edc7 7a04 	vstr	s15, [r7, #16]

		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80039c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80039ca:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80039ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80039d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80039d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039da:	edd7 7a01 	vldr	s15, [r7, #4]
 80039de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80039e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e6:	eeb0 0a67 	vmov.f32	s0, s15
 80039ea:	f7ff fe61 	bl	80036b0 <invSqrt>
 80039ee:	eef0 7a40 	vmov.f32	s15, s0
 80039f2:	4b71      	ldr	r3, [pc, #452]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 80039f4:	edc3 7a00 	vstr	s15, [r3]
		mx *= recipNorm;
 80039f8:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 80039fa:	edd3 7a00 	vldr	s15, [r3]
 80039fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a06:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8003a0a:	4b6b      	ldr	r3, [pc, #428]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 8003a0c:	edd3 7a00 	vldr	s15, [r3]
 8003a10:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a18:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8003a1c:	4b66      	ldr	r3, [pc, #408]	@ (8003bb8 <MadgwickAHRSupdate+0x3b4>)
 8003a1e:	edd3 7a00 	vldr	s15, [r3]
 8003a22:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2a:	edc7 7a01 	vstr	s15, [r7, #4]

		_2q0mx = 2.0f * q0 * mx;
 8003a2e:	4b5e      	ldr	r3, [pc, #376]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003a30:	edd3 7a00 	vldr	s15, [r3]
 8003a34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003a38:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a40:	4b5e      	ldr	r3, [pc, #376]	@ (8003bbc <MadgwickAHRSupdate+0x3b8>)
 8003a42:	edc3 7a00 	vstr	s15, [r3]
		_2q0my = 2.0f * q0 * my;
 8003a46:	4b58      	ldr	r3, [pc, #352]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003a48:	edd3 7a00 	vldr	s15, [r3]
 8003a4c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003a50:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a58:	4b59      	ldr	r3, [pc, #356]	@ (8003bc0 <MadgwickAHRSupdate+0x3bc>)
 8003a5a:	edc3 7a00 	vstr	s15, [r3]
		_2q0mz = 2.0f * q0 * mz;
 8003a5e:	4b52      	ldr	r3, [pc, #328]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003a60:	edd3 7a00 	vldr	s15, [r3]
 8003a64:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003a68:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a70:	4b54      	ldr	r3, [pc, #336]	@ (8003bc4 <MadgwickAHRSupdate+0x3c0>)
 8003a72:	edc3 7a00 	vstr	s15, [r3]
		_2q1mx = 2.0f * q1 * mx;
 8003a76:	4b48      	ldr	r3, [pc, #288]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003a78:	edd3 7a00 	vldr	s15, [r3]
 8003a7c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003a80:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a88:	4b4f      	ldr	r3, [pc, #316]	@ (8003bc8 <MadgwickAHRSupdate+0x3c4>)
 8003a8a:	edc3 7a00 	vstr	s15, [r3]
		_2q0 = 2.0f * q0;
 8003a8e:	4b46      	ldr	r3, [pc, #280]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003a90:	edd3 7a00 	vldr	s15, [r3]
 8003a94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a98:	4b4c      	ldr	r3, [pc, #304]	@ (8003bcc <MadgwickAHRSupdate+0x3c8>)
 8003a9a:	edc3 7a00 	vstr	s15, [r3]
		_2q1 = 2.0f * q1;
 8003a9e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003aa0:	edd3 7a00 	vldr	s15, [r3]
 8003aa4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003aa8:	4b49      	ldr	r3, [pc, #292]	@ (8003bd0 <MadgwickAHRSupdate+0x3cc>)
 8003aaa:	edc3 7a00 	vstr	s15, [r3]
		_2q2 = 2.0f * q2;
 8003aae:	4b3b      	ldr	r3, [pc, #236]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003ab0:	edd3 7a00 	vldr	s15, [r3]
 8003ab4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ab8:	4b46      	ldr	r3, [pc, #280]	@ (8003bd4 <MadgwickAHRSupdate+0x3d0>)
 8003aba:	edc3 7a00 	vstr	s15, [r3]
		_2q3 = 2.0f * q3;
 8003abe:	4b38      	ldr	r3, [pc, #224]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003ac0:	edd3 7a00 	vldr	s15, [r3]
 8003ac4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ac8:	4b43      	ldr	r3, [pc, #268]	@ (8003bd8 <MadgwickAHRSupdate+0x3d4>)
 8003aca:	edc3 7a00 	vstr	s15, [r3]
		_2q0q2 = 2.0f * q0 * q2;
 8003ace:	4b36      	ldr	r3, [pc, #216]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003ad0:	edd3 7a00 	vldr	s15, [r3]
 8003ad4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003ad8:	4b30      	ldr	r3, [pc, #192]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003ada:	edd3 7a00 	vldr	s15, [r3]
 8003ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8003bdc <MadgwickAHRSupdate+0x3d8>)
 8003ae4:	edc3 7a00 	vstr	s15, [r3]
		_2q2q3 = 2.0f * q2 * q3;
 8003ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003aea:	edd3 7a00 	vldr	s15, [r3]
 8003aee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003af2:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003af4:	edd3 7a00 	vldr	s15, [r3]
 8003af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003afc:	4b38      	ldr	r3, [pc, #224]	@ (8003be0 <MadgwickAHRSupdate+0x3dc>)
 8003afe:	edc3 7a00 	vstr	s15, [r3]
		q0q0 = q0 * q0;
 8003b02:	4b29      	ldr	r3, [pc, #164]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003b04:	ed93 7a00 	vldr	s14, [r3]
 8003b08:	4b27      	ldr	r3, [pc, #156]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b12:	4b34      	ldr	r3, [pc, #208]	@ (8003be4 <MadgwickAHRSupdate+0x3e0>)
 8003b14:	edc3 7a00 	vstr	s15, [r3]
		q0q1 = q0 * q1;
 8003b18:	4b23      	ldr	r3, [pc, #140]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003b1a:	ed93 7a00 	vldr	s14, [r3]
 8003b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003b20:	edd3 7a00 	vldr	s15, [r3]
 8003b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b28:	4b2f      	ldr	r3, [pc, #188]	@ (8003be8 <MadgwickAHRSupdate+0x3e4>)
 8003b2a:	edc3 7a00 	vstr	s15, [r3]
		q0q2 = q0 * q2;
 8003b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003b30:	ed93 7a00 	vldr	s14, [r3]
 8003b34:	4b19      	ldr	r3, [pc, #100]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003b36:	edd3 7a00 	vldr	s15, [r3]
 8003b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003bec <MadgwickAHRSupdate+0x3e8>)
 8003b40:	edc3 7a00 	vstr	s15, [r3]
		q0q3 = q0 * q3;
 8003b44:	4b18      	ldr	r3, [pc, #96]	@ (8003ba8 <MadgwickAHRSupdate+0x3a4>)
 8003b46:	ed93 7a00 	vldr	s14, [r3]
 8003b4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003b4c:	edd3 7a00 	vldr	s15, [r3]
 8003b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b54:	4b26      	ldr	r3, [pc, #152]	@ (8003bf0 <MadgwickAHRSupdate+0x3ec>)
 8003b56:	edc3 7a00 	vstr	s15, [r3]
		q1q1 = q1 * q1;
 8003b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003b5c:	ed93 7a00 	vldr	s14, [r3]
 8003b60:	4b0d      	ldr	r3, [pc, #52]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003b62:	edd3 7a00 	vldr	s15, [r3]
 8003b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6a:	4b22      	ldr	r3, [pc, #136]	@ (8003bf4 <MadgwickAHRSupdate+0x3f0>)
 8003b6c:	edc3 7a00 	vstr	s15, [r3]
		q1q2 = q1 * q2;
 8003b70:	4b09      	ldr	r3, [pc, #36]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003b72:	ed93 7a00 	vldr	s14, [r3]
 8003b76:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <MadgwickAHRSupdate+0x398>)
 8003b78:	edd3 7a00 	vldr	s15, [r3]
 8003b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b80:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf8 <MadgwickAHRSupdate+0x3f4>)
 8003b82:	edc3 7a00 	vstr	s15, [r3]
		q1q3 = q1 * q3;
 8003b86:	4b04      	ldr	r3, [pc, #16]	@ (8003b98 <MadgwickAHRSupdate+0x394>)
 8003b88:	ed93 7a00 	vldr	s14, [r3]
 8003b8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <MadgwickAHRSupdate+0x39c>)
 8003b8e:	edd3 7a00 	vldr	s15, [r3]
 8003b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b96:	e031      	b.n	8003bfc <MadgwickAHRSupdate+0x3f8>
 8003b98:	20000480 	.word	0x20000480
 8003b9c:	20000484 	.word	0x20000484
 8003ba0:	20000488 	.word	0x20000488
 8003ba4:	200003e4 	.word	0x200003e4
 8003ba8:	20000008 	.word	0x20000008
 8003bac:	200003e8 	.word	0x200003e8
 8003bb0:	200003ec 	.word	0x200003ec
 8003bb4:	200003f0 	.word	0x200003f0
 8003bb8:	200003d0 	.word	0x200003d0
 8003bbc:	200003fc 	.word	0x200003fc
 8003bc0:	20000400 	.word	0x20000400
 8003bc4:	20000404 	.word	0x20000404
 8003bc8:	20000408 	.word	0x20000408
 8003bcc:	2000041c 	.word	0x2000041c
 8003bd0:	20000420 	.word	0x20000420
 8003bd4:	20000424 	.word	0x20000424
 8003bd8:	20000428 	.word	0x20000428
 8003bdc:	2000042c 	.word	0x2000042c
 8003be0:	20000430 	.word	0x20000430
 8003be4:	20000434 	.word	0x20000434
 8003be8:	20000438 	.word	0x20000438
 8003bec:	2000043c 	.word	0x2000043c
 8003bf0:	20000440 	.word	0x20000440
 8003bf4:	20000444 	.word	0x20000444
 8003bf8:	20000448 	.word	0x20000448
 8003bfc:	4bd8      	ldr	r3, [pc, #864]	@ (8003f60 <MadgwickAHRSupdate+0x75c>)
 8003bfe:	edc3 7a00 	vstr	s15, [r3]
		q2q2 = q2 * q2;
 8003c02:	4bd8      	ldr	r3, [pc, #864]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003c04:	ed93 7a00 	vldr	s14, [r3]
 8003c08:	4bd6      	ldr	r3, [pc, #856]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003c0a:	edd3 7a00 	vldr	s15, [r3]
 8003c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c12:	4bd5      	ldr	r3, [pc, #852]	@ (8003f68 <MadgwickAHRSupdate+0x764>)
 8003c14:	edc3 7a00 	vstr	s15, [r3]
		q2q3 = q2 * q3;
 8003c18:	4bd2      	ldr	r3, [pc, #840]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003c1a:	ed93 7a00 	vldr	s14, [r3]
 8003c1e:	4bd3      	ldr	r3, [pc, #844]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003c20:	edd3 7a00 	vldr	s15, [r3]
 8003c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c28:	4bd1      	ldr	r3, [pc, #836]	@ (8003f70 <MadgwickAHRSupdate+0x76c>)
 8003c2a:	edc3 7a00 	vstr	s15, [r3]
		q3q3 = q3 * q3;
 8003c2e:	4bcf      	ldr	r3, [pc, #828]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003c30:	ed93 7a00 	vldr	s14, [r3]
 8003c34:	4bcd      	ldr	r3, [pc, #820]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003c36:	edd3 7a00 	vldr	s15, [r3]
 8003c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c3e:	4bcd      	ldr	r3, [pc, #820]	@ (8003f74 <MadgwickAHRSupdate+0x770>)
 8003c40:	edc3 7a00 	vstr	s15, [r3]

		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2
 8003c44:	4bcc      	ldr	r3, [pc, #816]	@ (8003f78 <MadgwickAHRSupdate+0x774>)
 8003c46:	ed93 7a00 	vldr	s14, [r3]
 8003c4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c52:	4bca      	ldr	r3, [pc, #808]	@ (8003f7c <MadgwickAHRSupdate+0x778>)
 8003c54:	edd3 6a00 	vldr	s13, [r3]
 8003c58:	4bc4      	ldr	r3, [pc, #784]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003c5a:	edd3 7a00 	vldr	s15, [r3]
 8003c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c66:	4bc6      	ldr	r3, [pc, #792]	@ (8003f80 <MadgwickAHRSupdate+0x77c>)
 8003c68:	edd3 6a00 	vldr	s13, [r3]
 8003c6c:	4bbd      	ldr	r3, [pc, #756]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003c6e:	edd3 7a00 	vldr	s15, [r3]
 8003c72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c7a:	4bc2      	ldr	r3, [pc, #776]	@ (8003f84 <MadgwickAHRSupdate+0x780>)
 8003c7c:	edd3 6a00 	vldr	s13, [r3]
 8003c80:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c8c:	4bbe      	ldr	r3, [pc, #760]	@ (8003f88 <MadgwickAHRSupdate+0x784>)
 8003c8e:	edd3 6a00 	vldr	s13, [r3]
 8003c92:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003c9a:	4bb2      	ldr	r3, [pc, #712]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003c9c:	edd3 7a00 	vldr	s15, [r3]
 8003ca0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8003ca8:	4bb7      	ldr	r3, [pc, #732]	@ (8003f88 <MadgwickAHRSupdate+0x784>)
 8003caa:	edd3 6a00 	vldr	s13, [r3]
 8003cae:	edd7 7a01 	vldr	s15, [r7, #4]
 8003cb2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003cb6:	4bad      	ldr	r3, [pc, #692]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003cb8:	edd3 7a00 	vldr	s15, [r3]
 8003cbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cc4:	4ba8      	ldr	r3, [pc, #672]	@ (8003f68 <MadgwickAHRSupdate+0x764>)
 8003cc6:	edd3 6a00 	vldr	s13, [r3]
 8003cca:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003cd6:	4ba7      	ldr	r3, [pc, #668]	@ (8003f74 <MadgwickAHRSupdate+0x770>)
 8003cd8:	edd3 6a00 	vldr	s13, [r3]
 8003cdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ce0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2
 8003ce8:	4ba8      	ldr	r3, [pc, #672]	@ (8003f8c <MadgwickAHRSupdate+0x788>)
 8003cea:	edc3 7a00 	vstr	s15, [r3]
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1
 8003cee:	4ba8      	ldr	r3, [pc, #672]	@ (8003f90 <MadgwickAHRSupdate+0x78c>)
 8003cf0:	ed93 7a00 	vldr	s14, [r3]
 8003cf4:	4b9d      	ldr	r3, [pc, #628]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003cf6:	edd3 7a00 	vldr	s15, [r3]
 8003cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cfe:	4b9e      	ldr	r3, [pc, #632]	@ (8003f78 <MadgwickAHRSupdate+0x774>)
 8003d00:	edd3 6a00 	vldr	s13, [r3]
 8003d04:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d10:	4b9b      	ldr	r3, [pc, #620]	@ (8003f80 <MadgwickAHRSupdate+0x77c>)
 8003d12:	edd3 6a00 	vldr	s13, [r3]
 8003d16:	4b9f      	ldr	r3, [pc, #636]	@ (8003f94 <MadgwickAHRSupdate+0x790>)
 8003d18:	edd3 7a00 	vldr	s15, [r3]
 8003d1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d24:	4b9c      	ldr	r3, [pc, #624]	@ (8003f98 <MadgwickAHRSupdate+0x794>)
 8003d26:	edd3 6a00 	vldr	s13, [r3]
 8003d2a:	4b8e      	ldr	r3, [pc, #568]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003d2c:	edd3 7a00 	vldr	s15, [r3]
 8003d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d38:	4b92      	ldr	r3, [pc, #584]	@ (8003f84 <MadgwickAHRSupdate+0x780>)
 8003d3a:	edd3 6a00 	vldr	s13, [r3]
 8003d3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d46:	ee37 7a67 	vsub.f32	s14, s14, s15
				+ my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8003d4a:	4b87      	ldr	r3, [pc, #540]	@ (8003f68 <MadgwickAHRSupdate+0x764>)
 8003d4c:	edd3 6a00 	vldr	s13, [r3]
 8003d50:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d5c:	4b8f      	ldr	r3, [pc, #572]	@ (8003f9c <MadgwickAHRSupdate+0x798>)
 8003d5e:	edd3 6a00 	vldr	s13, [r3]
 8003d62:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003d6a:	4b80      	ldr	r3, [pc, #512]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003d6c:	edd3 7a00 	vldr	s15, [r3]
 8003d70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d78:	4b7e      	ldr	r3, [pc, #504]	@ (8003f74 <MadgwickAHRSupdate+0x770>)
 8003d7a:	edd3 6a00 	vldr	s13, [r3]
 8003d7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d86:	ee77 7a67 	vsub.f32	s15, s14, s15
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1
 8003d8a:	4b85      	ldr	r3, [pc, #532]	@ (8003fa0 <MadgwickAHRSupdate+0x79c>)
 8003d8c:	edc3 7a00 	vstr	s15, [r3]
		_2bx = sqrt(hx * hx + hy * hy);
 8003d90:	4b7e      	ldr	r3, [pc, #504]	@ (8003f8c <MadgwickAHRSupdate+0x788>)
 8003d92:	ed93 7a00 	vldr	s14, [r3]
 8003d96:	4b7d      	ldr	r3, [pc, #500]	@ (8003f8c <MadgwickAHRSupdate+0x788>)
 8003d98:	edd3 7a00 	vldr	s15, [r3]
 8003d9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003da0:	4b7f      	ldr	r3, [pc, #508]	@ (8003fa0 <MadgwickAHRSupdate+0x79c>)
 8003da2:	edd3 6a00 	vldr	s13, [r3]
 8003da6:	4b7e      	ldr	r3, [pc, #504]	@ (8003fa0 <MadgwickAHRSupdate+0x79c>)
 8003da8:	edd3 7a00 	vldr	s15, [r3]
 8003dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003db4:	ee17 0a90 	vmov	r0, s15
 8003db8:	f7fc fb9e 	bl	80004f8 <__aeabi_f2d>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	ec43 2b10 	vmov	d0, r2, r3
 8003dc4:	f00d f8e6 	bl	8010f94 <sqrt>
 8003dc8:	ec53 2b10 	vmov	r2, r3, d0
 8003dcc:	4610      	mov	r0, r2
 8003dce:	4619      	mov	r1, r3
 8003dd0:	f7fc fe9a 	bl	8000b08 <__aeabi_d2f>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	4a73      	ldr	r2, [pc, #460]	@ (8003fa4 <MadgwickAHRSupdate+0x7a0>)
 8003dd8:	6013      	str	r3, [r2, #0]
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1
 8003dda:	4b6d      	ldr	r3, [pc, #436]	@ (8003f90 <MadgwickAHRSupdate+0x78c>)
 8003ddc:	edd3 7a00 	vldr	s15, [r3]
 8003de0:	eeb1 7a67 	vneg.f32	s14, s15
 8003de4:	4b5f      	ldr	r3, [pc, #380]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003de6:	edd3 7a00 	vldr	s15, [r3]
 8003dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dee:	4b63      	ldr	r3, [pc, #396]	@ (8003f7c <MadgwickAHRSupdate+0x778>)
 8003df0:	edd3 6a00 	vldr	s13, [r3]
 8003df4:	4b67      	ldr	r3, [pc, #412]	@ (8003f94 <MadgwickAHRSupdate+0x790>)
 8003df6:	edd3 7a00 	vldr	s15, [r3]
 8003dfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e02:	4b5d      	ldr	r3, [pc, #372]	@ (8003f78 <MadgwickAHRSupdate+0x774>)
 8003e04:	edd3 6a00 	vldr	s13, [r3]
 8003e08:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e14:	4b60      	ldr	r3, [pc, #384]	@ (8003f98 <MadgwickAHRSupdate+0x794>)
 8003e16:	edd3 6a00 	vldr	s13, [r3]
 8003e1a:	4b54      	ldr	r3, [pc, #336]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003e1c:	edd3 7a00 	vldr	s15, [r3]
 8003e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e28:	4b56      	ldr	r3, [pc, #344]	@ (8003f84 <MadgwickAHRSupdate+0x780>)
 8003e2a:	edd3 6a00 	vldr	s13, [r3]
 8003e2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e36:	ee37 7a67 	vsub.f32	s14, s14, s15
				+ _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8003e3a:	4b58      	ldr	r3, [pc, #352]	@ (8003f9c <MadgwickAHRSupdate+0x798>)
 8003e3c:	edd3 6a00 	vldr	s13, [r3]
 8003e40:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003e48:	4b48      	ldr	r3, [pc, #288]	@ (8003f6c <MadgwickAHRSupdate+0x768>)
 8003e4a:	edd3 7a00 	vldr	s15, [r3]
 8003e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e56:	4b44      	ldr	r3, [pc, #272]	@ (8003f68 <MadgwickAHRSupdate+0x764>)
 8003e58:	edd3 6a00 	vldr	s13, [r3]
 8003e5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e68:	4b42      	ldr	r3, [pc, #264]	@ (8003f74 <MadgwickAHRSupdate+0x770>)
 8003e6a:	edd3 6a00 	vldr	s13, [r3]
 8003e6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e76:	ee77 7a27 	vadd.f32	s15, s14, s15
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1
 8003e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8003fa8 <MadgwickAHRSupdate+0x7a4>)
 8003e7c:	edc3 7a00 	vstr	s15, [r3]
		_4bx = 2.0f * _2bx;
 8003e80:	4b48      	ldr	r3, [pc, #288]	@ (8003fa4 <MadgwickAHRSupdate+0x7a0>)
 8003e82:	edd3 7a00 	vldr	s15, [r3]
 8003e86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003e8a:	4b48      	ldr	r3, [pc, #288]	@ (8003fac <MadgwickAHRSupdate+0x7a8>)
 8003e8c:	edc3 7a00 	vstr	s15, [r3]
		_4bz = 2.0f * _2bz;
 8003e90:	4b45      	ldr	r3, [pc, #276]	@ (8003fa8 <MadgwickAHRSupdate+0x7a4>)
 8003e92:	edd3 7a00 	vldr	s15, [r3]
 8003e96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003e9a:	4b45      	ldr	r3, [pc, #276]	@ (8003fb0 <MadgwickAHRSupdate+0x7ac>)
 8003e9c:	edc3 7a00 	vstr	s15, [r3]

		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax)
 8003ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8003f9c <MadgwickAHRSupdate+0x798>)
 8003ea2:	edd3 7a00 	vldr	s15, [r3]
 8003ea6:	eeb1 7a67 	vneg.f32	s14, s15
 8003eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8003f60 <MadgwickAHRSupdate+0x75c>)
 8003eac:	edd3 7a00 	vldr	s15, [r3]
 8003eb0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003eb4:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb4 <MadgwickAHRSupdate+0x7b0>)
 8003eb6:	edd3 7a00 	vldr	s15, [r3]
 8003eba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003ebe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ec2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003ec6:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ _2q1 * (2.0f * q0q1 + _2q2q3 - ay)
 8003eca:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb8 <MadgwickAHRSupdate+0x7b4>)
 8003ecc:	edd3 7a00 	vldr	s15, [r3]
 8003ed0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003ed4:	4b39      	ldr	r3, [pc, #228]	@ (8003fbc <MadgwickAHRSupdate+0x7b8>)
 8003ed6:	edd3 7a00 	vldr	s15, [r3]
 8003eda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003ede:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ee2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003ee6:	4b28      	ldr	r3, [pc, #160]	@ (8003f88 <MadgwickAHRSupdate+0x784>)
 8003ee8:	edd3 7a00 	vldr	s15, [r3]
 8003eec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ef0:	ee37 7a27 	vadd.f32	s14, s14, s15
				- _2bz * q2
 8003ef4:	4b2c      	ldr	r3, [pc, #176]	@ (8003fa8 <MadgwickAHRSupdate+0x7a4>)
 8003ef6:	edd3 6a00 	vldr	s13, [r3]
 8003efa:	4b1a      	ldr	r3, [pc, #104]	@ (8003f64 <MadgwickAHRSupdate+0x760>)
 8003efc:	edd3 7a00 	vldr	s15, [r3]
 8003f00:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 8003f04:	4b18      	ldr	r3, [pc, #96]	@ (8003f68 <MadgwickAHRSupdate+0x764>)
 8003f06:	edd3 7a00 	vldr	s15, [r3]
 8003f0a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8003f0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003f12:	4b18      	ldr	r3, [pc, #96]	@ (8003f74 <MadgwickAHRSupdate+0x770>)
 8003f14:	edd3 7a00 	vldr	s15, [r3]
 8003f18:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003f1c:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <MadgwickAHRSupdate+0x7a0>)
 8003f1e:	edd3 7a00 	vldr	s15, [r3]
 8003f22:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003f26:	4b0e      	ldr	r3, [pc, #56]	@ (8003f60 <MadgwickAHRSupdate+0x75c>)
 8003f28:	edd3 5a00 	vldr	s11, [r3]
 8003f2c:	4b24      	ldr	r3, [pc, #144]	@ (8003fc0 <MadgwickAHRSupdate+0x7bc>)
 8003f2e:	edd3 7a00 	vldr	s15, [r3]
 8003f32:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003f36:	4b1c      	ldr	r3, [pc, #112]	@ (8003fa8 <MadgwickAHRSupdate+0x7a4>)
 8003f38:	edd3 7a00 	vldr	s15, [r3]
 8003f3c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003f40:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mx)
 8003f44:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f48:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 8003f4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
				- _2bz * q2
 8003f50:	ee37 7a67 	vsub.f32	s14, s14, s15
				+ (-_2bx * q3 + _2bz * q1)
 8003f54:	4b13      	ldr	r3, [pc, #76]	@ (8003fa4 <MadgwickAHRSupdate+0x7a0>)
 8003f56:	edd3 7a00 	vldr	s15, [r3]
 8003f5a:	eef1 6a67 	vneg.f32	s13, s15
 8003f5e:	e031      	b.n	8003fc4 <MadgwickAHRSupdate+0x7c0>
 8003f60:	2000044c 	.word	0x2000044c
 8003f64:	20000484 	.word	0x20000484
 8003f68:	20000450 	.word	0x20000450
 8003f6c:	20000488 	.word	0x20000488
 8003f70:	20000454 	.word	0x20000454
 8003f74:	20000458 	.word	0x20000458
 8003f78:	20000434 	.word	0x20000434
 8003f7c:	20000400 	.word	0x20000400
 8003f80:	20000404 	.word	0x20000404
 8003f84:	20000444 	.word	0x20000444
 8003f88:	20000420 	.word	0x20000420
 8003f8c:	200003f4 	.word	0x200003f4
 8003f90:	200003fc 	.word	0x200003fc
 8003f94:	20000480 	.word	0x20000480
 8003f98:	20000408 	.word	0x20000408
 8003f9c:	20000424 	.word	0x20000424
 8003fa0:	200003f8 	.word	0x200003f8
 8003fa4:	2000040c 	.word	0x2000040c
 8003fa8:	20000410 	.word	0x20000410
 8003fac:	20000414 	.word	0x20000414
 8003fb0:	20000418 	.word	0x20000418
 8003fb4:	2000042c 	.word	0x2000042c
 8003fb8:	20000438 	.word	0x20000438
 8003fbc:	20000430 	.word	0x20000430
 8003fc0:	2000043c 	.word	0x2000043c
 8003fc4:	4bda      	ldr	r3, [pc, #872]	@ (8004330 <MadgwickAHRSupdate+0xb2c>)
 8003fc6:	edd3 7a00 	vldr	s15, [r3]
 8003fca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003fce:	4bd9      	ldr	r3, [pc, #868]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 8003fd0:	ed93 6a00 	vldr	s12, [r3]
 8003fd4:	4bd8      	ldr	r3, [pc, #864]	@ (8004338 <MadgwickAHRSupdate+0xb34>)
 8003fd6:	edd3 7a00 	vldr	s15, [r3]
 8003fda:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003fde:	ee76 6aa7 	vadd.f32	s13, s13, s15
						* (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 8003fe2:	4bd6      	ldr	r3, [pc, #856]	@ (800433c <MadgwickAHRSupdate+0xb38>)
 8003fe4:	ed93 6a00 	vldr	s12, [r3]
 8003fe8:	4bd5      	ldr	r3, [pc, #852]	@ (8004340 <MadgwickAHRSupdate+0xb3c>)
 8003fea:	edd3 7a00 	vldr	s15, [r3]
 8003fee:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003ff2:	4bd4      	ldr	r3, [pc, #848]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 8003ff4:	edd3 7a00 	vldr	s15, [r3]
 8003ff8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003ffc:	4bd2      	ldr	r3, [pc, #840]	@ (8004348 <MadgwickAHRSupdate+0xb44>)
 8003ffe:	edd3 5a00 	vldr	s11, [r3]
 8004002:	4bd2      	ldr	r3, [pc, #840]	@ (800434c <MadgwickAHRSupdate+0xb48>)
 8004004:	edd3 7a00 	vldr	s15, [r3]
 8004008:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800400c:	4bc9      	ldr	r3, [pc, #804]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 800400e:	edd3 7a00 	vldr	s15, [r3]
 8004012:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8004016:	ee36 6a27 	vadd.f32	s12, s12, s15
 800401a:	edd7 7a02 	vldr	s15, [r7, #8]
 800401e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004022:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (-_2bx * q3 + _2bz * q1)
 8004026:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ _2bx * q2
 800402a:	4bc6      	ldr	r3, [pc, #792]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 800402c:	edd3 6a00 	vldr	s13, [r3]
 8004030:	4bc7      	ldr	r3, [pc, #796]	@ (8004350 <MadgwickAHRSupdate+0xb4c>)
 8004032:	edd3 7a00 	vldr	s15, [r3]
 8004036:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 800403a:	4bc6      	ldr	r3, [pc, #792]	@ (8004354 <MadgwickAHRSupdate+0xb50>)
 800403c:	ed93 6a00 	vldr	s12, [r3]
 8004040:	4bc5      	ldr	r3, [pc, #788]	@ (8004358 <MadgwickAHRSupdate+0xb54>)
 8004042:	edd3 7a00 	vldr	s15, [r3]
 8004046:	ee36 6a27 	vadd.f32	s12, s12, s15
 800404a:	4bbe      	ldr	r3, [pc, #760]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 800404c:	edd3 7a00 	vldr	s15, [r3]
 8004050:	ee26 6a27 	vmul.f32	s12, s12, s15
 8004054:	4bc1      	ldr	r3, [pc, #772]	@ (800435c <MadgwickAHRSupdate+0xb58>)
 8004056:	edd3 7a00 	vldr	s15, [r3]
 800405a:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800405e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004062:	4bbf      	ldr	r3, [pc, #764]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 8004064:	edd3 7a00 	vldr	s15, [r3]
 8004068:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800406c:	4bb1      	ldr	r3, [pc, #708]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 800406e:	edd3 7a00 	vldr	s15, [r3]
 8004072:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8004076:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mz);
 800407a:	edd7 7a01 	vldr	s15, [r7, #4]
 800407e:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 8004082:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ _2bx * q2
 8004086:	ee77 7a27 	vadd.f32	s15, s14, s15
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax)
 800408a:	4bb6      	ldr	r3, [pc, #728]	@ (8004364 <MadgwickAHRSupdate+0xb60>)
 800408c:	edc3 7a00 	vstr	s15, [r3]
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax)
 8004090:	4bb1      	ldr	r3, [pc, #708]	@ (8004358 <MadgwickAHRSupdate+0xb54>)
 8004092:	edd3 7a00 	vldr	s15, [r3]
 8004096:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800409a:	4bb3      	ldr	r3, [pc, #716]	@ (8004368 <MadgwickAHRSupdate+0xb64>)
 800409c:	edd3 7a00 	vldr	s15, [r3]
 80040a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80040a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040ac:	4baf      	ldr	r3, [pc, #700]	@ (800436c <MadgwickAHRSupdate+0xb68>)
 80040ae:	edd3 7a00 	vldr	s15, [r3]
 80040b2:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ _2q0 * (2.0f * q0q1 + _2q2q3 - ay)
 80040b6:	4ba4      	ldr	r3, [pc, #656]	@ (8004348 <MadgwickAHRSupdate+0xb44>)
 80040b8:	edd3 7a00 	vldr	s15, [r3]
 80040bc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80040c0:	4bab      	ldr	r3, [pc, #684]	@ (8004370 <MadgwickAHRSupdate+0xb6c>)
 80040c2:	edd3 7a00 	vldr	s15, [r3]
 80040c6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80040ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80040ce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80040d2:	4ba8      	ldr	r3, [pc, #672]	@ (8004374 <MadgwickAHRSupdate+0xb70>)
 80040d4:	edd3 7a00 	vldr	s15, [r3]
 80040d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040dc:	ee37 7a27 	vadd.f32	s14, s14, s15
				- 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az)
 80040e0:	4b95      	ldr	r3, [pc, #596]	@ (8004338 <MadgwickAHRSupdate+0xb34>)
 80040e2:	edd3 7a00 	vldr	s15, [r3]
 80040e6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80040ea:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80040ee:	4b9b      	ldr	r3, [pc, #620]	@ (800435c <MadgwickAHRSupdate+0xb58>)
 80040f0:	edd3 7a00 	vldr	s15, [r3]
 80040f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80040f8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80040fc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004100:	4b97      	ldr	r3, [pc, #604]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 8004102:	edd3 7a00 	vldr	s15, [r3]
 8004106:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800410a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800410e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004112:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004116:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800411a:	ee37 7a67 	vsub.f32	s14, s14, s15
				+ _2bz * q3
 800411e:	4b85      	ldr	r3, [pc, #532]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 8004120:	edd3 6a00 	vldr	s13, [r3]
 8004124:	4b82      	ldr	r3, [pc, #520]	@ (8004330 <MadgwickAHRSupdate+0xb2c>)
 8004126:	edd3 7a00 	vldr	s15, [r3]
 800412a:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 800412e:	4b8c      	ldr	r3, [pc, #560]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 8004130:	edd3 7a00 	vldr	s15, [r3]
 8004134:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004138:	ee36 6a67 	vsub.f32	s12, s12, s15
 800413c:	4b8e      	ldr	r3, [pc, #568]	@ (8004378 <MadgwickAHRSupdate+0xb74>)
 800413e:	edd3 7a00 	vldr	s15, [r3]
 8004142:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004146:	4b7f      	ldr	r3, [pc, #508]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 8004148:	edd3 7a00 	vldr	s15, [r3]
 800414c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8004150:	4b81      	ldr	r3, [pc, #516]	@ (8004358 <MadgwickAHRSupdate+0xb54>)
 8004152:	edd3 5a00 	vldr	s11, [r3]
 8004156:	4b7f      	ldr	r3, [pc, #508]	@ (8004354 <MadgwickAHRSupdate+0xb50>)
 8004158:	edd3 7a00 	vldr	s15, [r3]
 800415c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004160:	4b74      	ldr	r3, [pc, #464]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 8004162:	edd3 7a00 	vldr	s15, [r3]
 8004166:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800416a:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mx)
 800416e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004172:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 8004176:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ _2bz * q3
 800417a:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (_2bx * q2 + _2bz * q0)
 800417e:	4b71      	ldr	r3, [pc, #452]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 8004180:	edd3 6a00 	vldr	s13, [r3]
 8004184:	4b72      	ldr	r3, [pc, #456]	@ (8004350 <MadgwickAHRSupdate+0xb4c>)
 8004186:	edd3 7a00 	vldr	s15, [r3]
 800418a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800418e:	4b69      	ldr	r3, [pc, #420]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 8004190:	ed93 6a00 	vldr	s12, [r3]
 8004194:	4b79      	ldr	r3, [pc, #484]	@ (800437c <MadgwickAHRSupdate+0xb78>)
 8004196:	edd3 7a00 	vldr	s15, [r3]
 800419a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800419e:	ee76 6aa7 	vadd.f32	s13, s13, s15
						* (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 80041a2:	4b66      	ldr	r3, [pc, #408]	@ (800433c <MadgwickAHRSupdate+0xb38>)
 80041a4:	ed93 6a00 	vldr	s12, [r3]
 80041a8:	4b65      	ldr	r3, [pc, #404]	@ (8004340 <MadgwickAHRSupdate+0xb3c>)
 80041aa:	edd3 7a00 	vldr	s15, [r3]
 80041ae:	ee36 6a67 	vsub.f32	s12, s12, s15
 80041b2:	4b64      	ldr	r3, [pc, #400]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 80041b4:	edd3 7a00 	vldr	s15, [r3]
 80041b8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80041bc:	4b62      	ldr	r3, [pc, #392]	@ (8004348 <MadgwickAHRSupdate+0xb44>)
 80041be:	edd3 5a00 	vldr	s11, [r3]
 80041c2:	4b62      	ldr	r3, [pc, #392]	@ (800434c <MadgwickAHRSupdate+0xb48>)
 80041c4:	edd3 7a00 	vldr	s15, [r3]
 80041c8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80041cc:	4b59      	ldr	r3, [pc, #356]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 80041ce:	edd3 7a00 	vldr	s15, [r3]
 80041d2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80041d6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80041da:	edd7 7a02 	vldr	s15, [r7, #8]
 80041de:	ee76 7a67 	vsub.f32	s15, s12, s15
 80041e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (_2bx * q2 + _2bz * q0)
 80041e6:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (_2bx * q3 - _4bz * q1)
 80041ea:	4b56      	ldr	r3, [pc, #344]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 80041ec:	edd3 6a00 	vldr	s13, [r3]
 80041f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004330 <MadgwickAHRSupdate+0xb2c>)
 80041f2:	edd3 7a00 	vldr	s15, [r3]
 80041f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80041fa:	4b61      	ldr	r3, [pc, #388]	@ (8004380 <MadgwickAHRSupdate+0xb7c>)
 80041fc:	ed93 6a00 	vldr	s12, [r3]
 8004200:	4b4d      	ldr	r3, [pc, #308]	@ (8004338 <MadgwickAHRSupdate+0xb34>)
 8004202:	edd3 7a00 	vldr	s15, [r3]
 8004206:	ee66 7a27 	vmul.f32	s15, s12, s15
 800420a:	ee76 6ae7 	vsub.f32	s13, s13, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 800420e:	4b51      	ldr	r3, [pc, #324]	@ (8004354 <MadgwickAHRSupdate+0xb50>)
 8004210:	ed93 6a00 	vldr	s12, [r3]
 8004214:	4b50      	ldr	r3, [pc, #320]	@ (8004358 <MadgwickAHRSupdate+0xb54>)
 8004216:	edd3 7a00 	vldr	s15, [r3]
 800421a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800421e:	4b49      	ldr	r3, [pc, #292]	@ (8004344 <MadgwickAHRSupdate+0xb40>)
 8004220:	edd3 7a00 	vldr	s15, [r3]
 8004224:	ee26 6a27 	vmul.f32	s12, s12, s15
 8004228:	4b4c      	ldr	r3, [pc, #304]	@ (800435c <MadgwickAHRSupdate+0xb58>)
 800422a:	edd3 7a00 	vldr	s15, [r3]
 800422e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8004232:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004236:	4b4a      	ldr	r3, [pc, #296]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 8004238:	edd3 7a00 	vldr	s15, [r3]
 800423c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004240:	4b3c      	ldr	r3, [pc, #240]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 8004242:	edd3 7a00 	vldr	s15, [r3]
 8004246:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800424a:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mz);
 800424e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004252:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 8004256:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (_2bx * q3 - _4bz * q1)
 800425a:	ee77 7a27 	vadd.f32	s15, s14, s15
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax)
 800425e:	4b49      	ldr	r3, [pc, #292]	@ (8004384 <MadgwickAHRSupdate+0xb80>)
 8004260:	edc3 7a00 	vstr	s15, [r3]
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax)
 8004264:	4b43      	ldr	r3, [pc, #268]	@ (8004374 <MadgwickAHRSupdate+0xb70>)
 8004266:	edd3 7a00 	vldr	s15, [r3]
 800426a:	eeb1 7a67 	vneg.f32	s14, s15
 800426e:	4b3a      	ldr	r3, [pc, #232]	@ (8004358 <MadgwickAHRSupdate+0xb54>)
 8004270:	edd3 7a00 	vldr	s15, [r3]
 8004274:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004278:	4b3b      	ldr	r3, [pc, #236]	@ (8004368 <MadgwickAHRSupdate+0xb64>)
 800427a:	edd3 7a00 	vldr	s15, [r3]
 800427e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004282:	edd7 7a06 	vldr	s15, [r7, #24]
 8004286:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800428a:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ _2q3 * (2.0f * q0q1 + _2q2q3 - ay)
 800428e:	4b2e      	ldr	r3, [pc, #184]	@ (8004348 <MadgwickAHRSupdate+0xb44>)
 8004290:	edd3 7a00 	vldr	s15, [r3]
 8004294:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004298:	4b35      	ldr	r3, [pc, #212]	@ (8004370 <MadgwickAHRSupdate+0xb6c>)
 800429a:	edd3 7a00 	vldr	s15, [r3]
 800429e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80042a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80042a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80042aa:	4b30      	ldr	r3, [pc, #192]	@ (800436c <MadgwickAHRSupdate+0xb68>)
 80042ac:	edd3 7a00 	vldr	s15, [r3]
 80042b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042b4:	ee37 7a27 	vadd.f32	s14, s14, s15
				- 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az)
 80042b8:	4b25      	ldr	r3, [pc, #148]	@ (8004350 <MadgwickAHRSupdate+0xb4c>)
 80042ba:	edd3 7a00 	vldr	s15, [r3]
 80042be:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80042c2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80042c6:	4b25      	ldr	r3, [pc, #148]	@ (800435c <MadgwickAHRSupdate+0xb58>)
 80042c8:	edd3 7a00 	vldr	s15, [r3]
 80042cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80042d0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80042d4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80042d8:	4b21      	ldr	r3, [pc, #132]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 80042da:	edd3 7a00 	vldr	s15, [r3]
 80042de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80042e2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80042e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80042ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80042ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042f2:	ee37 7a67 	vsub.f32	s14, s14, s15
				+ (-_4bx * q2 - _2bz * q0)
 80042f6:	4b24      	ldr	r3, [pc, #144]	@ (8004388 <MadgwickAHRSupdate+0xb84>)
 80042f8:	edd3 7a00 	vldr	s15, [r3]
 80042fc:	eef1 6a67 	vneg.f32	s13, s15
 8004300:	4b13      	ldr	r3, [pc, #76]	@ (8004350 <MadgwickAHRSupdate+0xb4c>)
 8004302:	edd3 7a00 	vldr	s15, [r3]
 8004306:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800430a:	4b0a      	ldr	r3, [pc, #40]	@ (8004334 <MadgwickAHRSupdate+0xb30>)
 800430c:	ed93 6a00 	vldr	s12, [r3]
 8004310:	4b1a      	ldr	r3, [pc, #104]	@ (800437c <MadgwickAHRSupdate+0xb78>)
 8004312:	edd3 7a00 	vldr	s15, [r3]
 8004316:	ee66 7a27 	vmul.f32	s15, s12, s15
 800431a:	ee76 6ae7 	vsub.f32	s13, s13, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 800431e:	4b10      	ldr	r3, [pc, #64]	@ (8004360 <MadgwickAHRSupdate+0xb5c>)
 8004320:	edd3 7a00 	vldr	s15, [r3]
 8004324:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004328:	ee36 6a67 	vsub.f32	s12, s12, s15
 800432c:	e02e      	b.n	800438c <MadgwickAHRSupdate+0xb88>
 800432e:	bf00      	nop
 8004330:	20000488 	.word	0x20000488
 8004334:	20000410 	.word	0x20000410
 8004338:	20000480 	.word	0x20000480
 800433c:	20000448 	.word	0x20000448
 8004340:	20000440 	.word	0x20000440
 8004344:	2000040c 	.word	0x2000040c
 8004348:	20000438 	.word	0x20000438
 800434c:	20000454 	.word	0x20000454
 8004350:	20000484 	.word	0x20000484
 8004354:	2000043c 	.word	0x2000043c
 8004358:	2000044c 	.word	0x2000044c
 800435c:	20000444 	.word	0x20000444
 8004360:	20000450 	.word	0x20000450
 8004364:	200003d4 	.word	0x200003d4
 8004368:	2000042c 	.word	0x2000042c
 800436c:	20000428 	.word	0x20000428
 8004370:	20000430 	.word	0x20000430
 8004374:	2000041c 	.word	0x2000041c
 8004378:	20000458 	.word	0x20000458
 800437c:	20000008 	.word	0x20000008
 8004380:	20000418 	.word	0x20000418
 8004384:	200003d8 	.word	0x200003d8
 8004388:	20000414 	.word	0x20000414
 800438c:	4bd7      	ldr	r3, [pc, #860]	@ (80046ec <MadgwickAHRSupdate+0xee8>)
 800438e:	edd3 7a00 	vldr	s15, [r3]
 8004392:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004396:	4bd6      	ldr	r3, [pc, #856]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 8004398:	edd3 7a00 	vldr	s15, [r3]
 800439c:	ee26 6a27 	vmul.f32	s12, s12, s15
 80043a0:	4bd4      	ldr	r3, [pc, #848]	@ (80046f4 <MadgwickAHRSupdate+0xef0>)
 80043a2:	edd3 5a00 	vldr	s11, [r3]
 80043a6:	4bd4      	ldr	r3, [pc, #848]	@ (80046f8 <MadgwickAHRSupdate+0xef4>)
 80043a8:	edd3 7a00 	vldr	s15, [r3]
 80043ac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80043b0:	4bd2      	ldr	r3, [pc, #840]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 80043b2:	edd3 7a00 	vldr	s15, [r3]
 80043b6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80043ba:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mx)
 80043be:	edd7 7a03 	vldr	s15, [r7, #12]
 80043c2:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 80043c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (-_4bx * q2 - _2bz * q0)
 80043ca:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (_2bx * q1 + _2bz * q3)
 80043ce:	4bc8      	ldr	r3, [pc, #800]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 80043d0:	edd3 6a00 	vldr	s13, [r3]
 80043d4:	4bca      	ldr	r3, [pc, #808]	@ (8004700 <MadgwickAHRSupdate+0xefc>)
 80043d6:	edd3 7a00 	vldr	s15, [r3]
 80043da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80043de:	4bc7      	ldr	r3, [pc, #796]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 80043e0:	ed93 6a00 	vldr	s12, [r3]
 80043e4:	4bc7      	ldr	r3, [pc, #796]	@ (8004704 <MadgwickAHRSupdate+0xf00>)
 80043e6:	edd3 7a00 	vldr	s15, [r3]
 80043ea:	ee66 7a27 	vmul.f32	s15, s12, s15
 80043ee:	ee76 6aa7 	vadd.f32	s13, s13, s15
						* (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 80043f2:	4bc5      	ldr	r3, [pc, #788]	@ (8004708 <MadgwickAHRSupdate+0xf04>)
 80043f4:	ed93 6a00 	vldr	s12, [r3]
 80043f8:	4bc4      	ldr	r3, [pc, #784]	@ (800470c <MadgwickAHRSupdate+0xf08>)
 80043fa:	edd3 7a00 	vldr	s15, [r3]
 80043fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004402:	4bbb      	ldr	r3, [pc, #748]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 8004404:	edd3 7a00 	vldr	s15, [r3]
 8004408:	ee26 6a27 	vmul.f32	s12, s12, s15
 800440c:	4bc0      	ldr	r3, [pc, #768]	@ (8004710 <MadgwickAHRSupdate+0xf0c>)
 800440e:	edd3 5a00 	vldr	s11, [r3]
 8004412:	4bc0      	ldr	r3, [pc, #768]	@ (8004714 <MadgwickAHRSupdate+0xf10>)
 8004414:	edd3 7a00 	vldr	s15, [r3]
 8004418:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800441c:	4bb7      	ldr	r3, [pc, #732]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 800441e:	edd3 7a00 	vldr	s15, [r3]
 8004422:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8004426:	ee36 6a27 	vadd.f32	s12, s12, s15
 800442a:	edd7 7a02 	vldr	s15, [r7, #8]
 800442e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004432:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (_2bx * q1 + _2bz * q3)
 8004436:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (_2bx * q0 - _4bz * q2)
 800443a:	4bad      	ldr	r3, [pc, #692]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 800443c:	edd3 6a00 	vldr	s13, [r3]
 8004440:	4bb5      	ldr	r3, [pc, #724]	@ (8004718 <MadgwickAHRSupdate+0xf14>)
 8004442:	edd3 7a00 	vldr	s15, [r3]
 8004446:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800444a:	4bb4      	ldr	r3, [pc, #720]	@ (800471c <MadgwickAHRSupdate+0xf18>)
 800444c:	ed93 6a00 	vldr	s12, [r3]
 8004450:	4bb3      	ldr	r3, [pc, #716]	@ (8004720 <MadgwickAHRSupdate+0xf1c>)
 8004452:	edd3 7a00 	vldr	s15, [r3]
 8004456:	ee66 7a27 	vmul.f32	s15, s12, s15
 800445a:	ee76 6ae7 	vsub.f32	s13, s13, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 800445e:	4ba6      	ldr	r3, [pc, #664]	@ (80046f8 <MadgwickAHRSupdate+0xef4>)
 8004460:	ed93 6a00 	vldr	s12, [r3]
 8004464:	4ba3      	ldr	r3, [pc, #652]	@ (80046f4 <MadgwickAHRSupdate+0xef0>)
 8004466:	edd3 7a00 	vldr	s15, [r3]
 800446a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800446e:	4ba0      	ldr	r3, [pc, #640]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 8004470:	edd3 7a00 	vldr	s15, [r3]
 8004474:	ee26 6a27 	vmul.f32	s12, s12, s15
 8004478:	4baa      	ldr	r3, [pc, #680]	@ (8004724 <MadgwickAHRSupdate+0xf20>)
 800447a:	edd3 7a00 	vldr	s15, [r3]
 800447e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8004482:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004486:	4ba8      	ldr	r3, [pc, #672]	@ (8004728 <MadgwickAHRSupdate+0xf24>)
 8004488:	edd3 7a00 	vldr	s15, [r3]
 800448c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004490:	4b9a      	ldr	r3, [pc, #616]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 8004492:	edd3 7a00 	vldr	s15, [r3]
 8004496:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800449a:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mz);
 800449e:	edd7 7a01 	vldr	s15, [r7, #4]
 80044a2:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 80044a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (_2bx * q0 - _4bz * q2)
 80044aa:	ee77 7a27 	vadd.f32	s15, s14, s15
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax)
 80044ae:	4b9f      	ldr	r3, [pc, #636]	@ (800472c <MadgwickAHRSupdate+0xf28>)
 80044b0:	edc3 7a00 	vstr	s15, [r3]
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax)
 80044b4:	4b8f      	ldr	r3, [pc, #572]	@ (80046f4 <MadgwickAHRSupdate+0xef0>)
 80044b6:	edd3 7a00 	vldr	s15, [r3]
 80044ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80044be:	4b9c      	ldr	r3, [pc, #624]	@ (8004730 <MadgwickAHRSupdate+0xf2c>)
 80044c0:	edd3 7a00 	vldr	s15, [r3]
 80044c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80044cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044d0:	4b98      	ldr	r3, [pc, #608]	@ (8004734 <MadgwickAHRSupdate+0xf30>)
 80044d2:	edd3 7a00 	vldr	s15, [r3]
 80044d6:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ _2q2 * (2.0f * q0q1 + _2q2q3 - ay)
 80044da:	4b8d      	ldr	r3, [pc, #564]	@ (8004710 <MadgwickAHRSupdate+0xf0c>)
 80044dc:	edd3 7a00 	vldr	s15, [r3]
 80044e0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80044e4:	4b94      	ldr	r3, [pc, #592]	@ (8004738 <MadgwickAHRSupdate+0xf34>)
 80044e6:	edd3 7a00 	vldr	s15, [r3]
 80044ea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80044ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80044f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80044f6:	4b91      	ldr	r3, [pc, #580]	@ (800473c <MadgwickAHRSupdate+0xf38>)
 80044f8:	edd3 7a00 	vldr	s15, [r3]
 80044fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004500:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (-_4bx * q3 + _2bz * q1)
 8004504:	4b8e      	ldr	r3, [pc, #568]	@ (8004740 <MadgwickAHRSupdate+0xf3c>)
 8004506:	edd3 7a00 	vldr	s15, [r3]
 800450a:	eef1 6a67 	vneg.f32	s13, s15
 800450e:	4b7d      	ldr	r3, [pc, #500]	@ (8004704 <MadgwickAHRSupdate+0xf00>)
 8004510:	edd3 7a00 	vldr	s15, [r3]
 8004514:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004518:	4b78      	ldr	r3, [pc, #480]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 800451a:	ed93 6a00 	vldr	s12, [r3]
 800451e:	4b78      	ldr	r3, [pc, #480]	@ (8004700 <MadgwickAHRSupdate+0xefc>)
 8004520:	edd3 7a00 	vldr	s15, [r3]
 8004524:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004528:	ee76 6aa7 	vadd.f32	s13, s13, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 800452c:	4b7e      	ldr	r3, [pc, #504]	@ (8004728 <MadgwickAHRSupdate+0xf24>)
 800452e:	edd3 7a00 	vldr	s15, [r3]
 8004532:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004536:	ee36 6a67 	vsub.f32	s12, s12, s15
 800453a:	4b6c      	ldr	r3, [pc, #432]	@ (80046ec <MadgwickAHRSupdate+0xee8>)
 800453c:	edd3 7a00 	vldr	s15, [r3]
 8004540:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004544:	4b6a      	ldr	r3, [pc, #424]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 8004546:	edd3 7a00 	vldr	s15, [r3]
 800454a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800454e:	4b69      	ldr	r3, [pc, #420]	@ (80046f4 <MadgwickAHRSupdate+0xef0>)
 8004550:	edd3 5a00 	vldr	s11, [r3]
 8004554:	4b68      	ldr	r3, [pc, #416]	@ (80046f8 <MadgwickAHRSupdate+0xef4>)
 8004556:	edd3 7a00 	vldr	s15, [r3]
 800455a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800455e:	4b67      	ldr	r3, [pc, #412]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 8004560:	edd3 7a00 	vldr	s15, [r3]
 8004564:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8004568:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mx)
 800456c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004570:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2)
 8004574:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (-_4bx * q3 + _2bz * q1)
 8004578:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ (-_2bx * q0 + _2bz * q2)
 800457c:	4b5c      	ldr	r3, [pc, #368]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 800457e:	edd3 7a00 	vldr	s15, [r3]
 8004582:	eef1 6a67 	vneg.f32	s13, s15
 8004586:	4b64      	ldr	r3, [pc, #400]	@ (8004718 <MadgwickAHRSupdate+0xf14>)
 8004588:	edd3 7a00 	vldr	s15, [r3]
 800458c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004590:	4b5a      	ldr	r3, [pc, #360]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 8004592:	ed93 6a00 	vldr	s12, [r3]
 8004596:	4b62      	ldr	r3, [pc, #392]	@ (8004720 <MadgwickAHRSupdate+0xf1c>)
 8004598:	edd3 7a00 	vldr	s15, [r3]
 800459c:	ee66 7a27 	vmul.f32	s15, s12, s15
 80045a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
						* (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 80045a4:	4b58      	ldr	r3, [pc, #352]	@ (8004708 <MadgwickAHRSupdate+0xf04>)
 80045a6:	ed93 6a00 	vldr	s12, [r3]
 80045aa:	4b58      	ldr	r3, [pc, #352]	@ (800470c <MadgwickAHRSupdate+0xf08>)
 80045ac:	edd3 7a00 	vldr	s15, [r3]
 80045b0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80045b4:	4b4e      	ldr	r3, [pc, #312]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 80045b6:	edd3 7a00 	vldr	s15, [r3]
 80045ba:	ee26 6a27 	vmul.f32	s12, s12, s15
 80045be:	4b54      	ldr	r3, [pc, #336]	@ (8004710 <MadgwickAHRSupdate+0xf0c>)
 80045c0:	edd3 5a00 	vldr	s11, [r3]
 80045c4:	4b53      	ldr	r3, [pc, #332]	@ (8004714 <MadgwickAHRSupdate+0xf10>)
 80045c6:	edd3 7a00 	vldr	s15, [r3]
 80045ca:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80045ce:	4b4b      	ldr	r3, [pc, #300]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 80045d0:	edd3 7a00 	vldr	s15, [r3]
 80045d4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80045d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80045dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80045e0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80045e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ (-_2bx * q0 + _2bz * q2)
 80045e8:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ _2bx * q1
 80045ec:	4b40      	ldr	r3, [pc, #256]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 80045ee:	edd3 6a00 	vldr	s13, [r3]
 80045f2:	4b43      	ldr	r3, [pc, #268]	@ (8004700 <MadgwickAHRSupdate+0xefc>)
 80045f4:	edd3 7a00 	vldr	s15, [r3]
 80045f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 80045fc:	4b3e      	ldr	r3, [pc, #248]	@ (80046f8 <MadgwickAHRSupdate+0xef4>)
 80045fe:	ed93 6a00 	vldr	s12, [r3]
 8004602:	4b3c      	ldr	r3, [pc, #240]	@ (80046f4 <MadgwickAHRSupdate+0xef0>)
 8004604:	edd3 7a00 	vldr	s15, [r3]
 8004608:	ee36 6a27 	vadd.f32	s12, s12, s15
 800460c:	4b38      	ldr	r3, [pc, #224]	@ (80046f0 <MadgwickAHRSupdate+0xeec>)
 800460e:	edd3 7a00 	vldr	s15, [r3]
 8004612:	ee26 6a27 	vmul.f32	s12, s12, s15
 8004616:	4b43      	ldr	r3, [pc, #268]	@ (8004724 <MadgwickAHRSupdate+0xf20>)
 8004618:	edd3 7a00 	vldr	s15, [r3]
 800461c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8004620:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004624:	4b40      	ldr	r3, [pc, #256]	@ (8004728 <MadgwickAHRSupdate+0xf24>)
 8004626:	edd3 7a00 	vldr	s15, [r3]
 800462a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800462e:	4b33      	ldr	r3, [pc, #204]	@ (80046fc <MadgwickAHRSupdate+0xef8>)
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8004638:	ee36 6a27 	vadd.f32	s12, s12, s15
								- mz);
 800463c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004640:	ee76 7a67 	vsub.f32	s15, s12, s15
						* (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2)
 8004644:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ _2bx * q1
 8004648:	ee77 7a27 	vadd.f32	s15, s14, s15
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax)
 800464c:	4b3d      	ldr	r3, [pc, #244]	@ (8004744 <MadgwickAHRSupdate+0xf40>)
 800464e:	edc3 7a00 	vstr	s15, [r3]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8004652:	4b3d      	ldr	r3, [pc, #244]	@ (8004748 <MadgwickAHRSupdate+0xf44>)
 8004654:	ed93 7a00 	vldr	s14, [r3]
 8004658:	4b3b      	ldr	r3, [pc, #236]	@ (8004748 <MadgwickAHRSupdate+0xf44>)
 800465a:	edd3 7a00 	vldr	s15, [r3]
 800465e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004662:	4b3a      	ldr	r3, [pc, #232]	@ (800474c <MadgwickAHRSupdate+0xf48>)
 8004664:	edd3 6a00 	vldr	s13, [r3]
 8004668:	4b38      	ldr	r3, [pc, #224]	@ (800474c <MadgwickAHRSupdate+0xf48>)
 800466a:	edd3 7a00 	vldr	s15, [r3]
 800466e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004672:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004676:	4b2d      	ldr	r3, [pc, #180]	@ (800472c <MadgwickAHRSupdate+0xf28>)
 8004678:	edd3 6a00 	vldr	s13, [r3]
 800467c:	4b2b      	ldr	r3, [pc, #172]	@ (800472c <MadgwickAHRSupdate+0xf28>)
 800467e:	edd3 7a00 	vldr	s15, [r3]
 8004682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004686:	ee37 7a27 	vadd.f32	s14, s14, s15
 800468a:	4b2e      	ldr	r3, [pc, #184]	@ (8004744 <MadgwickAHRSupdate+0xf40>)
 800468c:	edd3 6a00 	vldr	s13, [r3]
 8004690:	4b2c      	ldr	r3, [pc, #176]	@ (8004744 <MadgwickAHRSupdate+0xf40>)
 8004692:	edd3 7a00 	vldr	s15, [r3]
 8004696:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800469a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800469e:	eeb0 0a67 	vmov.f32	s0, s15
 80046a2:	f7ff f805 	bl	80036b0 <invSqrt>
 80046a6:	eef0 7a40 	vmov.f32	s15, s0
 80046aa:	4b29      	ldr	r3, [pc, #164]	@ (8004750 <MadgwickAHRSupdate+0xf4c>)
 80046ac:	edc3 7a00 	vstr	s15, [r3]
		s0 *= recipNorm;
 80046b0:	4b25      	ldr	r3, [pc, #148]	@ (8004748 <MadgwickAHRSupdate+0xf44>)
 80046b2:	ed93 7a00 	vldr	s14, [r3]
 80046b6:	4b26      	ldr	r3, [pc, #152]	@ (8004750 <MadgwickAHRSupdate+0xf4c>)
 80046b8:	edd3 7a00 	vldr	s15, [r3]
 80046bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c0:	4b21      	ldr	r3, [pc, #132]	@ (8004748 <MadgwickAHRSupdate+0xf44>)
 80046c2:	edc3 7a00 	vstr	s15, [r3]
		s1 *= recipNorm;
 80046c6:	4b21      	ldr	r3, [pc, #132]	@ (800474c <MadgwickAHRSupdate+0xf48>)
 80046c8:	ed93 7a00 	vldr	s14, [r3]
 80046cc:	4b20      	ldr	r3, [pc, #128]	@ (8004750 <MadgwickAHRSupdate+0xf4c>)
 80046ce:	edd3 7a00 	vldr	s15, [r3]
 80046d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d6:	4b1d      	ldr	r3, [pc, #116]	@ (800474c <MadgwickAHRSupdate+0xf48>)
 80046d8:	edc3 7a00 	vstr	s15, [r3]
		s2 *= recipNorm;
 80046dc:	4b13      	ldr	r3, [pc, #76]	@ (800472c <MadgwickAHRSupdate+0xf28>)
 80046de:	ed93 7a00 	vldr	s14, [r3]
 80046e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004750 <MadgwickAHRSupdate+0xf4c>)
 80046e4:	edd3 7a00 	vldr	s15, [r3]
 80046e8:	e034      	b.n	8004754 <MadgwickAHRSupdate+0xf50>
 80046ea:	bf00      	nop
 80046ec:	20000458 	.word	0x20000458
 80046f0:	2000040c 	.word	0x2000040c
 80046f4:	2000044c 	.word	0x2000044c
 80046f8:	2000043c 	.word	0x2000043c
 80046fc:	20000410 	.word	0x20000410
 8004700:	20000480 	.word	0x20000480
 8004704:	20000488 	.word	0x20000488
 8004708:	20000448 	.word	0x20000448
 800470c:	20000440 	.word	0x20000440
 8004710:	20000438 	.word	0x20000438
 8004714:	20000454 	.word	0x20000454
 8004718:	20000008 	.word	0x20000008
 800471c:	20000418 	.word	0x20000418
 8004720:	20000484 	.word	0x20000484
 8004724:	20000444 	.word	0x20000444
 8004728:	20000450 	.word	0x20000450
 800472c:	200003dc 	.word	0x200003dc
 8004730:	2000042c 	.word	0x2000042c
 8004734:	20000420 	.word	0x20000420
 8004738:	20000430 	.word	0x20000430
 800473c:	20000424 	.word	0x20000424
 8004740:	20000414 	.word	0x20000414
 8004744:	200003e0 	.word	0x200003e0
 8004748:	200003d4 	.word	0x200003d4
 800474c:	200003d8 	.word	0x200003d8
 8004750:	200003d0 	.word	0x200003d0
 8004754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004758:	4b76      	ldr	r3, [pc, #472]	@ (8004934 <MadgwickAHRSupdate+0x1130>)
 800475a:	edc3 7a00 	vstr	s15, [r3]
		s3 *= recipNorm;
 800475e:	4b76      	ldr	r3, [pc, #472]	@ (8004938 <MadgwickAHRSupdate+0x1134>)
 8004760:	ed93 7a00 	vldr	s14, [r3]
 8004764:	4b75      	ldr	r3, [pc, #468]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 8004766:	edd3 7a00 	vldr	s15, [r3]
 800476a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476e:	4b72      	ldr	r3, [pc, #456]	@ (8004938 <MadgwickAHRSupdate+0x1134>)
 8004770:	edc3 7a00 	vstr	s15, [r3]

		qDot1 -= beta * s0;
 8004774:	4b72      	ldr	r3, [pc, #456]	@ (8004940 <MadgwickAHRSupdate+0x113c>)
 8004776:	ed93 7a00 	vldr	s14, [r3]
 800477a:	4b72      	ldr	r3, [pc, #456]	@ (8004944 <MadgwickAHRSupdate+0x1140>)
 800477c:	edd3 7a00 	vldr	s15, [r3]
 8004780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004784:	4b70      	ldr	r3, [pc, #448]	@ (8004948 <MadgwickAHRSupdate+0x1144>)
 8004786:	ed93 7a00 	vldr	s14, [r3]
 800478a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800478e:	4b6e      	ldr	r3, [pc, #440]	@ (8004948 <MadgwickAHRSupdate+0x1144>)
 8004790:	edc3 7a00 	vstr	s15, [r3]
		qDot2 -= beta * s1;
 8004794:	4b6a      	ldr	r3, [pc, #424]	@ (8004940 <MadgwickAHRSupdate+0x113c>)
 8004796:	ed93 7a00 	vldr	s14, [r3]
 800479a:	4b6c      	ldr	r3, [pc, #432]	@ (800494c <MadgwickAHRSupdate+0x1148>)
 800479c:	edd3 7a00 	vldr	s15, [r3]
 80047a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004950 <MadgwickAHRSupdate+0x114c>)
 80047a6:	ed93 7a00 	vldr	s14, [r3]
 80047aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ae:	4b68      	ldr	r3, [pc, #416]	@ (8004950 <MadgwickAHRSupdate+0x114c>)
 80047b0:	edc3 7a00 	vstr	s15, [r3]
		qDot3 -= beta * s2;
 80047b4:	4b62      	ldr	r3, [pc, #392]	@ (8004940 <MadgwickAHRSupdate+0x113c>)
 80047b6:	ed93 7a00 	vldr	s14, [r3]
 80047ba:	4b5e      	ldr	r3, [pc, #376]	@ (8004934 <MadgwickAHRSupdate+0x1130>)
 80047bc:	edd3 7a00 	vldr	s15, [r3]
 80047c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047c4:	4b63      	ldr	r3, [pc, #396]	@ (8004954 <MadgwickAHRSupdate+0x1150>)
 80047c6:	ed93 7a00 	vldr	s14, [r3]
 80047ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ce:	4b61      	ldr	r3, [pc, #388]	@ (8004954 <MadgwickAHRSupdate+0x1150>)
 80047d0:	edc3 7a00 	vstr	s15, [r3]
		qDot4 -= beta * s3;
 80047d4:	4b5a      	ldr	r3, [pc, #360]	@ (8004940 <MadgwickAHRSupdate+0x113c>)
 80047d6:	ed93 7a00 	vldr	s14, [r3]
 80047da:	4b57      	ldr	r3, [pc, #348]	@ (8004938 <MadgwickAHRSupdate+0x1134>)
 80047dc:	edd3 7a00 	vldr	s15, [r3]
 80047e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e4:	4b5c      	ldr	r3, [pc, #368]	@ (8004958 <MadgwickAHRSupdate+0x1154>)
 80047e6:	ed93 7a00 	vldr	s14, [r3]
 80047ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ee:	4b5a      	ldr	r3, [pc, #360]	@ (8004958 <MadgwickAHRSupdate+0x1154>)
 80047f0:	edc3 7a00 	vstr	s15, [r3]
	}

	q0 += qDot1 * (deltat);
 80047f4:	4b54      	ldr	r3, [pc, #336]	@ (8004948 <MadgwickAHRSupdate+0x1144>)
 80047f6:	ed93 7a00 	vldr	s14, [r3]
 80047fa:	4b58      	ldr	r3, [pc, #352]	@ (800495c <MadgwickAHRSupdate+0x1158>)
 80047fc:	edd3 7a00 	vldr	s15, [r3]
 8004800:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004804:	4b56      	ldr	r3, [pc, #344]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 8004806:	edd3 7a00 	vldr	s15, [r3]
 800480a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800480e:	4b54      	ldr	r3, [pc, #336]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 8004810:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (deltat);
 8004814:	4b4e      	ldr	r3, [pc, #312]	@ (8004950 <MadgwickAHRSupdate+0x114c>)
 8004816:	ed93 7a00 	vldr	s14, [r3]
 800481a:	4b50      	ldr	r3, [pc, #320]	@ (800495c <MadgwickAHRSupdate+0x1158>)
 800481c:	edd3 7a00 	vldr	s15, [r3]
 8004820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004824:	4b4f      	ldr	r3, [pc, #316]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 8004826:	edd3 7a00 	vldr	s15, [r3]
 800482a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800482e:	4b4d      	ldr	r3, [pc, #308]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 8004830:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (deltat);
 8004834:	4b47      	ldr	r3, [pc, #284]	@ (8004954 <MadgwickAHRSupdate+0x1150>)
 8004836:	ed93 7a00 	vldr	s14, [r3]
 800483a:	4b48      	ldr	r3, [pc, #288]	@ (800495c <MadgwickAHRSupdate+0x1158>)
 800483c:	edd3 7a00 	vldr	s15, [r3]
 8004840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004844:	4b48      	ldr	r3, [pc, #288]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 8004846:	edd3 7a00 	vldr	s15, [r3]
 800484a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800484e:	4b46      	ldr	r3, [pc, #280]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 8004850:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (deltat);
 8004854:	4b40      	ldr	r3, [pc, #256]	@ (8004958 <MadgwickAHRSupdate+0x1154>)
 8004856:	ed93 7a00 	vldr	s14, [r3]
 800485a:	4b40      	ldr	r3, [pc, #256]	@ (800495c <MadgwickAHRSupdate+0x1158>)
 800485c:	edd3 7a00 	vldr	s15, [r3]
 8004860:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004864:	4b41      	ldr	r3, [pc, #260]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 8004866:	edd3 7a00 	vldr	s15, [r3]
 800486a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800486e:	4b3f      	ldr	r3, [pc, #252]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 8004870:	edc3 7a00 	vstr	s15, [r3]

	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004874:	4b3a      	ldr	r3, [pc, #232]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 8004876:	ed93 7a00 	vldr	s14, [r3]
 800487a:	4b39      	ldr	r3, [pc, #228]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 800487c:	edd3 7a00 	vldr	s15, [r3]
 8004880:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004884:	4b37      	ldr	r3, [pc, #220]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 8004886:	edd3 6a00 	vldr	s13, [r3]
 800488a:	4b36      	ldr	r3, [pc, #216]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 800488c:	edd3 7a00 	vldr	s15, [r3]
 8004890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004894:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004898:	4b33      	ldr	r3, [pc, #204]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 800489a:	edd3 6a00 	vldr	s13, [r3]
 800489e:	4b32      	ldr	r3, [pc, #200]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 80048a0:	edd3 7a00 	vldr	s15, [r3]
 80048a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048ac:	4b2f      	ldr	r3, [pc, #188]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 80048ae:	edd3 6a00 	vldr	s13, [r3]
 80048b2:	4b2e      	ldr	r3, [pc, #184]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 80048b4:	edd3 7a00 	vldr	s15, [r3]
 80048b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c0:	eeb0 0a67 	vmov.f32	s0, s15
 80048c4:	f7fe fef4 	bl	80036b0 <invSqrt>
 80048c8:	eef0 7a40 	vmov.f32	s15, s0
 80048cc:	4b1b      	ldr	r3, [pc, #108]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 80048ce:	edc3 7a00 	vstr	s15, [r3]
	q0 *= recipNorm;
 80048d2:	4b23      	ldr	r3, [pc, #140]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 80048d4:	ed93 7a00 	vldr	s14, [r3]
 80048d8:	4b18      	ldr	r3, [pc, #96]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 80048da:	edd3 7a00 	vldr	s15, [r3]
 80048de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004960 <MadgwickAHRSupdate+0x115c>)
 80048e4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80048e8:	4b1e      	ldr	r3, [pc, #120]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 80048ea:	ed93 7a00 	vldr	s14, [r3]
 80048ee:	4b13      	ldr	r3, [pc, #76]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 80048f0:	edd3 7a00 	vldr	s15, [r3]
 80048f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004964 <MadgwickAHRSupdate+0x1160>)
 80048fa:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80048fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 8004900:	ed93 7a00 	vldr	s14, [r3]
 8004904:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 8004906:	edd3 7a00 	vldr	s15, [r3]
 800490a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800490e:	4b16      	ldr	r3, [pc, #88]	@ (8004968 <MadgwickAHRSupdate+0x1164>)
 8004910:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8004914:	4b15      	ldr	r3, [pc, #84]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 8004916:	ed93 7a00 	vldr	s14, [r3]
 800491a:	4b08      	ldr	r3, [pc, #32]	@ (800493c <MadgwickAHRSupdate+0x1138>)
 800491c:	edd3 7a00 	vldr	s15, [r3]
 8004920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004924:	4b11      	ldr	r3, [pc, #68]	@ (800496c <MadgwickAHRSupdate+0x1168>)
 8004926:	edc3 7a00 	vstr	s15, [r3]
}
 800492a:	bf00      	nop
 800492c:	3728      	adds	r7, #40	@ 0x28
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	200003dc 	.word	0x200003dc
 8004938:	200003e0 	.word	0x200003e0
 800493c:	200003d0 	.word	0x200003d0
 8004940:	2000000c 	.word	0x2000000c
 8004944:	200003d4 	.word	0x200003d4
 8004948:	200003e4 	.word	0x200003e4
 800494c:	200003d8 	.word	0x200003d8
 8004950:	200003e8 	.word	0x200003e8
 8004954:	200003ec 	.word	0x200003ec
 8004958:	200003f0 	.word	0x200003f0
 800495c:	2000048c 	.word	0x2000048c
 8004960:	20000008 	.word	0x20000008
 8004964:	20000480 	.word	0x20000480
 8004968:	20000484 	.word	0x20000484
 800496c:	20000488 	.word	0x20000488

08004970 <LSM9DS1_ReadGyro_DMA>:

//low_power_code
void LSM9DS1_ReadGyro_DMA(void) {
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(&hi2c1, LSM9DS1_ADDR, OUT_X_G | 0x80,
 8004976:	2306      	movs	r3, #6
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	4b05      	ldr	r3, [pc, #20]	@ (8004990 <LSM9DS1_ReadGyro_DMA+0x20>)
 800497c:	9300      	str	r3, [sp, #0]
 800497e:	2301      	movs	r3, #1
 8004980:	2298      	movs	r2, #152	@ 0x98
 8004982:	21d4      	movs	r1, #212	@ 0xd4
 8004984:	4803      	ldr	r0, [pc, #12]	@ (8004994 <LSM9DS1_ReadGyro_DMA+0x24>)
 8004986:	f003 fd91 	bl	80084ac <HAL_I2C_Mem_Read_DMA>
	I2C_MEMADD_SIZE_8BIT, gyro_buffer, 6);
}
 800498a:	bf00      	nop
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	20000358 	.word	0x20000358
 8004994:	200001f8 	.word	0x200001f8

08004998 <LSM9DS1_ReadAccel_DMA>:

void LSM9DS1_ReadAccel_DMA(void) {
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(&hi2c1, LSM9DS1_ADDR, OUT_X_XL | 0x80,
 800499e:	2306      	movs	r3, #6
 80049a0:	9301      	str	r3, [sp, #4]
 80049a2:	4b05      	ldr	r3, [pc, #20]	@ (80049b8 <LSM9DS1_ReadAccel_DMA+0x20>)
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	2301      	movs	r3, #1
 80049a8:	22a8      	movs	r2, #168	@ 0xa8
 80049aa:	21d4      	movs	r1, #212	@ 0xd4
 80049ac:	4803      	ldr	r0, [pc, #12]	@ (80049bc <LSM9DS1_ReadAccel_DMA+0x24>)
 80049ae:	f003 fd7d 	bl	80084ac <HAL_I2C_Mem_Read_DMA>
	I2C_MEMADD_SIZE_8BIT, accel_buffer, 6);
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	20000360 	.word	0x20000360
 80049bc:	200001f8 	.word	0x200001f8

080049c0 <LSM9DS1_ReadMag_DMA>:

void LSM9DS1_ReadMag_DMA(void) {
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(&hi2c1, MAG_ADDR, OUT_X_M | 0x80, I2C_MEMADD_SIZE_8BIT,
 80049c6:	2306      	movs	r3, #6
 80049c8:	9301      	str	r3, [sp, #4]
 80049ca:	4b05      	ldr	r3, [pc, #20]	@ (80049e0 <LSM9DS1_ReadMag_DMA+0x20>)
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	2301      	movs	r3, #1
 80049d0:	22a8      	movs	r2, #168	@ 0xa8
 80049d2:	213c      	movs	r1, #60	@ 0x3c
 80049d4:	4803      	ldr	r0, [pc, #12]	@ (80049e4 <LSM9DS1_ReadMag_DMA+0x24>)
 80049d6:	f003 fd69 	bl	80084ac <HAL_I2C_Mem_Read_DMA>
			mag_buffer, 6);
}
 80049da:	bf00      	nop
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20000368 	.word	0x20000368
 80049e4:	200001f8 	.word	0x200001f8

080049e8 <magcal_Init>:

void magcal_Init(void) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
	memset(&magcal, 0, sizeof(magcal));
 80049ec:	f241 52e4 	movw	r2, #5604	@ 0x15e4
 80049f0:	2100      	movs	r1, #0
 80049f2:	480e      	ldr	r0, [pc, #56]	@ (8004a2c <magcal_Init+0x44>)
 80049f4:	f00b fc23 	bl	801023e <memset>
	magcal.V[2] = 80.0f;
 80049f8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <magcal_Init+0x44>)
 80049fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004a30 <magcal_Init+0x48>)
 80049fc:	609a      	str	r2, [r3, #8]
	magcal.invW[0][0] = 1.0f;
 80049fe:	4b0b      	ldr	r3, [pc, #44]	@ (8004a2c <magcal_Init+0x44>)
 8004a00:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004a04:	60da      	str	r2, [r3, #12]
	magcal.invW[1][1] = 1.0f;
 8004a06:	4b09      	ldr	r3, [pc, #36]	@ (8004a2c <magcal_Init+0x44>)
 8004a08:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004a0c:	61da      	str	r2, [r3, #28]
	magcal.invW[2][2] = 1.0f;
 8004a0e:	4b07      	ldr	r3, [pc, #28]	@ (8004a2c <magcal_Init+0x44>)
 8004a10:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004a14:	62da      	str	r2, [r3, #44]	@ 0x2c
	magcal.FitError = 100.0f;
 8004a16:	4b05      	ldr	r3, [pc, #20]	@ (8004a2c <magcal_Init+0x44>)
 8004a18:	4a06      	ldr	r2, [pc, #24]	@ (8004a34 <magcal_Init+0x4c>)
 8004a1a:	639a      	str	r2, [r3, #56]	@ 0x38
	magcal.FitErrorAge = 100.0f;
 8004a1c:	4b03      	ldr	r3, [pc, #12]	@ (8004a2c <magcal_Init+0x44>)
 8004a1e:	4a05      	ldr	r2, [pc, #20]	@ (8004a34 <magcal_Init+0x4c>)
 8004a20:	63da      	str	r2, [r3, #60]	@ 0x3c
	magcal.B = 50.0f;
 8004a22:	4b02      	ldr	r3, [pc, #8]	@ (8004a2c <magcal_Init+0x44>)
 8004a24:	4a04      	ldr	r2, [pc, #16]	@ (8004a38 <magcal_Init+0x50>)
 8004a26:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a28:	bf00      	nop
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	200004f0 	.word	0x200004f0
 8004a30:	42a00000 	.word	0x42a00000
 8004a34:	42c80000 	.word	0x42c80000
 8004a38:	42480000 	.word	0x42480000

08004a3c <choose_discard_magcal>:

static int choose_discard_magcal(void) {
 8004a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a40:	b091      	sub	sp, #68	@ 0x44
 8004a42:	af00      	add	r7, sp, #0
	choose_flag = 1;
 8004a44:	4a6e      	ldr	r2, [pc, #440]	@ (8004c00 <choose_discard_magcal+0x1c4>)
 8004a46:	2301      	movs	r3, #1
 8004a48:	6013      	str	r3, [r2, #0]
	// When enough data is collected (gaps error is low), assume we
	// have a pretty good coverage and the field stregth is known.
	gaps = quality_surface_gap_error();
 8004a4a:	f002 f931 	bl	8006cb0 <quality_surface_gap_error>
 8004a4e:	eef0 7a40 	vmov.f32	s15, s0
 8004a52:	4b6c      	ldr	r3, [pc, #432]	@ (8004c04 <choose_discard_magcal+0x1c8>)
 8004a54:	edc3 7a00 	vstr	s15, [r3]
	if (gaps < 25.0f)
 8004a58:	4b6a      	ldr	r3, [pc, #424]	@ (8004c04 <choose_discard_magcal+0x1c8>)
 8004a5a:	edd3 7a00 	vldr	s15, [r3]
 8004a5e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8004a62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a6a:	f140 80bc 	bpl.w	8004be6 <choose_discard_magcal+0x1aa>
	{
		// occasionally look for points farthest from average field strength
		// always rate limit assumption-based data purging, but allow the
		// rate to increase as the angular coverage improves.
		if (gaps < 1.0f)
 8004a6e:	4b65      	ldr	r3, [pc, #404]	@ (8004c04 <choose_discard_magcal+0x1c8>)
 8004a70:	edd3 7a00 	vldr	s15, [r3]
 8004a74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a80:	d503      	bpl.n	8004a8a <choose_discard_magcal+0x4e>
			gaps = 1.0f;
 8004a82:	4a60      	ldr	r2, [pc, #384]	@ (8004c04 <choose_discard_magcal+0x1c8>)
 8004a84:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004a88:	6013      	str	r3, [r2, #0]
		if (++runcount > (int) (gaps * 10.0f))
 8004a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8004c08 <choose_discard_magcal+0x1cc>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	4b5d      	ldr	r3, [pc, #372]	@ (8004c08 <choose_discard_magcal+0x1cc>)
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	4b5c      	ldr	r3, [pc, #368]	@ (8004c08 <choose_discard_magcal+0x1cc>)
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	4b5a      	ldr	r3, [pc, #360]	@ (8004c04 <choose_discard_magcal+0x1c8>)
 8004a9a:	edd3 7a00 	vldr	s15, [r3]
 8004a9e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004aaa:	ee17 3a90 	vmov	r3, s15
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	f340 809c 	ble.w	8004bec <choose_discard_magcal+0x1b0>
		{
			j = MAGBUFFSIZE;
 8004ab4:	4a55      	ldr	r2, [pc, #340]	@ (8004c0c <choose_discard_magcal+0x1d0>)
 8004ab6:	f240 238a 	movw	r3, #650	@ 0x28a
 8004aba:	6013      	str	r3, [r2, #0]
			errormax = 0.0f;
 8004abc:	4a54      	ldr	r2, [pc, #336]	@ (8004c10 <choose_discard_magcal+0x1d4>)
 8004abe:	f04f 0300 	mov.w	r3, #0
 8004ac2:	6013      	str	r3, [r2, #0]
			for (i = 0; i < MAGBUFFSIZE; i++)
 8004ac4:	4a53      	ldr	r2, [pc, #332]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	e079      	b.n	8004bc0 <choose_discard_magcal+0x184>
			{
				rawx = magcal.BpFast[0][i];
 8004acc:	4b51      	ldr	r3, [pc, #324]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a51      	ldr	r2, [pc, #324]	@ (8004c18 <choose_discard_magcal+0x1dc>)
 8004ad2:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	4413      	add	r3, r2
 8004ada:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	4b4e      	ldr	r3, [pc, #312]	@ (8004c1c <choose_discard_magcal+0x1e0>)
 8004ae2:	601a      	str	r2, [r3, #0]
				rawy = magcal.BpFast[1][i];
 8004ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a4b      	ldr	r2, [pc, #300]	@ (8004c18 <choose_discard_magcal+0x1dc>)
 8004aea:	f203 4396 	addw	r3, r3, #1174	@ 0x496
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	4413      	add	r3, r2
 8004af2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004af6:	461a      	mov	r2, r3
 8004af8:	4b49      	ldr	r3, [pc, #292]	@ (8004c20 <choose_discard_magcal+0x1e4>)
 8004afa:	601a      	str	r2, [r3, #0]
				rawz = magcal.BpFast[2][i];
 8004afc:	4b45      	ldr	r3, [pc, #276]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a45      	ldr	r2, [pc, #276]	@ (8004c18 <choose_discard_magcal+0x1dc>)
 8004b02:	f503 63e4 	add.w	r3, r3, #1824	@ 0x720
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	4413      	add	r3, r2
 8004b0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4b44      	ldr	r3, [pc, #272]	@ (8004c24 <choose_discard_magcal+0x1e8>)
 8004b12:	601a      	str	r2, [r3, #0]
//				apply_calibration(rawx, rawy, rawz, &point);
				x = point.x;
 8004b14:	4b44      	ldr	r3, [pc, #272]	@ (8004c28 <choose_discard_magcal+0x1ec>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	4b44      	ldr	r3, [pc, #272]	@ (8004c2c <choose_discard_magcal+0x1f0>)
 8004b1a:	601a      	str	r2, [r3, #0]
				y = point.y;
 8004b1c:	4b42      	ldr	r3, [pc, #264]	@ (8004c28 <choose_discard_magcal+0x1ec>)
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	4b43      	ldr	r3, [pc, #268]	@ (8004c30 <choose_discard_magcal+0x1f4>)
 8004b22:	601a      	str	r2, [r3, #0]
				z = point.z;
 8004b24:	4b40      	ldr	r3, [pc, #256]	@ (8004c28 <choose_discard_magcal+0x1ec>)
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	4b42      	ldr	r3, [pc, #264]	@ (8004c34 <choose_discard_magcal+0x1f8>)
 8004b2a:	601a      	str	r2, [r3, #0]
				field = sqrtf(x * x + y * y + z * z);
 8004b2c:	4b3f      	ldr	r3, [pc, #252]	@ (8004c2c <choose_discard_magcal+0x1f0>)
 8004b2e:	ed93 7a00 	vldr	s14, [r3]
 8004b32:	4b3e      	ldr	r3, [pc, #248]	@ (8004c2c <choose_discard_magcal+0x1f0>)
 8004b34:	edd3 7a00 	vldr	s15, [r3]
 8004b38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b3c:	4b3c      	ldr	r3, [pc, #240]	@ (8004c30 <choose_discard_magcal+0x1f4>)
 8004b3e:	edd3 6a00 	vldr	s13, [r3]
 8004b42:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <choose_discard_magcal+0x1f4>)
 8004b44:	edd3 7a00 	vldr	s15, [r3]
 8004b48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b50:	4b38      	ldr	r3, [pc, #224]	@ (8004c34 <choose_discard_magcal+0x1f8>)
 8004b52:	edd3 6a00 	vldr	s13, [r3]
 8004b56:	4b37      	ldr	r3, [pc, #220]	@ (8004c34 <choose_discard_magcal+0x1f8>)
 8004b58:	edd3 7a00 	vldr	s15, [r3]
 8004b5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b64:	eeb0 0a67 	vmov.f32	s0, s15
 8004b68:	f00c fa98 	bl	801109c <sqrtf>
 8004b6c:	eef0 7a40 	vmov.f32	s15, s0
 8004b70:	4b31      	ldr	r3, [pc, #196]	@ (8004c38 <choose_discard_magcal+0x1fc>)
 8004b72:	edc3 7a00 	vstr	s15, [r3]
				// if magcal.B is bad, things could go horribly wrong
				error = fabsf(field - magcal.B);
 8004b76:	4b30      	ldr	r3, [pc, #192]	@ (8004c38 <choose_discard_magcal+0x1fc>)
 8004b78:	ed93 7a00 	vldr	s14, [r3]
 8004b7c:	4b26      	ldr	r3, [pc, #152]	@ (8004c18 <choose_discard_magcal+0x1dc>)
 8004b7e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004b82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b86:	eef0 7ae7 	vabs.f32	s15, s15
 8004b8a:	4b2c      	ldr	r3, [pc, #176]	@ (8004c3c <choose_discard_magcal+0x200>)
 8004b8c:	edc3 7a00 	vstr	s15, [r3]
				if (error > errormax) {
 8004b90:	4b2a      	ldr	r3, [pc, #168]	@ (8004c3c <choose_discard_magcal+0x200>)
 8004b92:	ed93 7a00 	vldr	s14, [r3]
 8004b96:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <choose_discard_magcal+0x1d4>)
 8004b98:	edd3 7a00 	vldr	s15, [r3]
 8004b9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	dd07      	ble.n	8004bb6 <choose_discard_magcal+0x17a>
					errormax = error;
 8004ba6:	4b25      	ldr	r3, [pc, #148]	@ (8004c3c <choose_discard_magcal+0x200>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	4b19      	ldr	r3, [pc, #100]	@ (8004c10 <choose_discard_magcal+0x1d4>)
 8004bac:	601a      	str	r2, [r3, #0]
					j = i;
 8004bae:	4b19      	ldr	r3, [pc, #100]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4b16      	ldr	r3, [pc, #88]	@ (8004c0c <choose_discard_magcal+0x1d0>)
 8004bb4:	601a      	str	r2, [r3, #0]
			for (i = 0; i < MAGBUFFSIZE; i++)
 8004bb6:	4b17      	ldr	r3, [pc, #92]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	4b15      	ldr	r3, [pc, #84]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	4b14      	ldr	r3, [pc, #80]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	f240 2389 	movw	r3, #649	@ 0x289
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	f77f af7f 	ble.w	8004acc <choose_discard_magcal+0x90>
				}
			}
			runcount = 0;
 8004bce:	4a0e      	ldr	r2, [pc, #56]	@ (8004c08 <choose_discard_magcal+0x1cc>)
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	6013      	str	r3, [r2, #0]
			if (j < MAGBUFFSIZE)
 8004bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8004c0c <choose_discard_magcal+0x1d0>)
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	f240 2389 	movw	r3, #649	@ 0x289
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	dc05      	bgt.n	8004bec <choose_discard_magcal+0x1b0>
			{
				//printf("worst error at %d\n", j);
				return j;
 8004be0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c0c <choose_discard_magcal+0x1d0>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	e11e      	b.n	8004e24 <choose_discard_magcal+0x3e8>
			}
		}
	}
	else
	{
		runcount = 0;
 8004be6:	4a08      	ldr	r2, [pc, #32]	@ (8004c08 <choose_discard_magcal+0x1cc>)
 8004be8:	2300      	movs	r3, #0
 8004bea:	6013      	str	r3, [r2, #0]
	}

	for (i = 0; i < MAGBUFFSIZE; i++)
 8004bec:	4a09      	ldr	r2, [pc, #36]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bee:	2300      	movs	r3, #0
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	e10e      	b.n	8004e12 <choose_discard_magcal+0x3d6>
	{
		for (j = i + 1; j < MAGBUFFSIZE; j++) {
 8004bf4:	4b07      	ldr	r3, [pc, #28]	@ (8004c14 <choose_discard_magcal+0x1d8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	4b04      	ldr	r3, [pc, #16]	@ (8004c0c <choose_discard_magcal+0x1d0>)
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e0fc      	b.n	8004dfa <choose_discard_magcal+0x3be>
 8004c00:	20001b34 	.word	0x20001b34
 8004c04:	20001b24 	.word	0x20001b24
 8004c08:	20001b08 	.word	0x20001b08
 8004c0c:	20001b10 	.word	0x20001b10
 8004c10:	20001b30 	.word	0x20001b30
 8004c14:	20001b0c 	.word	0x20001b0c
 8004c18:	200004f0 	.word	0x200004f0
 8004c1c:	20001adc 	.word	0x20001adc
 8004c20:	20001ae0 	.word	0x20001ae0
 8004c24:	20001ae4 	.word	0x20001ae4
 8004c28:	20001b18 	.word	0x20001b18
 8004c2c:	20001af4 	.word	0x20001af4
 8004c30:	20001af8 	.word	0x20001af8
 8004c34:	20001afc 	.word	0x20001afc
 8004c38:	20001b28 	.word	0x20001b28
 8004c3c:	20001b2c 	.word	0x20001b2c
			dx = magcal.BpFast[0][i] - magcal.BpFast[0][j];
 8004c40:	4b7b      	ldr	r3, [pc, #492]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a7b      	ldr	r2, [pc, #492]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004c46:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	4413      	add	r3, r2
 8004c4e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c52:	4619      	mov	r1, r3
 8004c54:	4b78      	ldr	r3, [pc, #480]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a76      	ldr	r2, [pc, #472]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004c5a:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	4413      	add	r3, r2
 8004c62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c66:	1aca      	subs	r2, r1, r3
 8004c68:	4b74      	ldr	r3, [pc, #464]	@ (8004e3c <choose_discard_magcal+0x400>)
 8004c6a:	601a      	str	r2, [r3, #0]
			dy = magcal.BpFast[1][i] - magcal.BpFast[1][j];
 8004c6c:	4b70      	ldr	r3, [pc, #448]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a70      	ldr	r2, [pc, #448]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004c72:	f203 4396 	addw	r3, r3, #1174	@ 0x496
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	4413      	add	r3, r2
 8004c7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4b6d      	ldr	r3, [pc, #436]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a6b      	ldr	r2, [pc, #428]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004c86:	f203 4396 	addw	r3, r3, #1174	@ 0x496
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c92:	1aca      	subs	r2, r1, r3
 8004c94:	4b6a      	ldr	r3, [pc, #424]	@ (8004e40 <choose_discard_magcal+0x404>)
 8004c96:	601a      	str	r2, [r3, #0]
			dz = magcal.BpFast[2][i] - magcal.BpFast[2][j];
 8004c98:	4b65      	ldr	r3, [pc, #404]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a65      	ldr	r2, [pc, #404]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004c9e:	f503 63e4 	add.w	r3, r3, #1824	@ 0x720
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	4413      	add	r3, r2
 8004ca6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004caa:	4619      	mov	r1, r3
 8004cac:	4b62      	ldr	r3, [pc, #392]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a60      	ldr	r2, [pc, #384]	@ (8004e34 <choose_discard_magcal+0x3f8>)
 8004cb2:	f503 63e4 	add.w	r3, r3, #1824	@ 0x720
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	4413      	add	r3, r2
 8004cba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004cbe:	1aca      	subs	r2, r1, r3
 8004cc0:	4b60      	ldr	r3, [pc, #384]	@ (8004e44 <choose_discard_magcal+0x408>)
 8004cc2:	601a      	str	r2, [r3, #0]
			distsq = (int64_t) dx * (int64_t) dx;
 8004cc4:	4b5d      	ldr	r3, [pc, #372]	@ (8004e3c <choose_discard_magcal+0x400>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	17da      	asrs	r2, r3, #31
 8004cca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ccc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004cce:	4b5b      	ldr	r3, [pc, #364]	@ (8004e3c <choose_discard_magcal+0x400>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	17da      	asrs	r2, r3, #31
 8004cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cd6:	637a      	str	r2, [r7, #52]	@ 0x34
 8004cd8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8004cdc:	460b      	mov	r3, r1
 8004cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ce0:	fb02 f203 	mul.w	r2, r2, r3
 8004ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce6:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8004cea:	4601      	mov	r1, r0
 8004cec:	fb01 f303 	mul.w	r3, r1, r3
 8004cf0:	4413      	add	r3, r2
 8004cf2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004cf4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004cf6:	fba2 1201 	umull	r1, r2, r2, r1
 8004cfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cfc:	460a      	mov	r2, r1
 8004cfe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004d00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d02:	4413      	add	r3, r2
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004d0c:	e9c3 0100 	strd	r0, r1, [r3]
			distsq += (int64_t) dy * (int64_t) dy;
 8004d10:	4b4b      	ldr	r3, [pc, #300]	@ (8004e40 <choose_discard_magcal+0x404>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	17da      	asrs	r2, r3, #31
 8004d16:	623b      	str	r3, [r7, #32]
 8004d18:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d1a:	4b49      	ldr	r3, [pc, #292]	@ (8004e40 <choose_discard_magcal+0x404>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	17da      	asrs	r2, r3, #31
 8004d20:	61bb      	str	r3, [r7, #24]
 8004d22:	61fa      	str	r2, [r7, #28]
 8004d24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d28:	460b      	mov	r3, r1
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	fb02 f203 	mul.w	r2, r2, r3
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8004d36:	4601      	mov	r1, r0
 8004d38:	fb01 f303 	mul.w	r3, r1, r3
 8004d3c:	4413      	add	r3, r2
 8004d3e:	6a3a      	ldr	r2, [r7, #32]
 8004d40:	69b9      	ldr	r1, [r7, #24]
 8004d42:	fba2 1201 	umull	r1, r2, r2, r1
 8004d46:	617a      	str	r2, [r7, #20]
 8004d48:	460a      	mov	r2, r1
 8004d4a:	613a      	str	r2, [r7, #16]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4413      	add	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d56:	4b3c      	ldr	r3, [pc, #240]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	1886      	adds	r6, r0, r2
 8004d5e:	60be      	str	r6, [r7, #8]
 8004d60:	eb41 0303 	adc.w	r3, r1, r3
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	4b38      	ldr	r3, [pc, #224]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004d68:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004d6c:	e9c3 1200 	strd	r1, r2, [r3]
			distsq += (int64_t) dz * (int64_t) dz;
 8004d70:	4b34      	ldr	r3, [pc, #208]	@ (8004e44 <choose_discard_magcal+0x408>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	17da      	asrs	r2, r3, #31
 8004d76:	469a      	mov	sl, r3
 8004d78:	4693      	mov	fp, r2
 8004d7a:	4b32      	ldr	r3, [pc, #200]	@ (8004e44 <choose_discard_magcal+0x408>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	17da      	asrs	r2, r3, #31
 8004d80:	461c      	mov	r4, r3
 8004d82:	4615      	mov	r5, r2
 8004d84:	fb04 f20b 	mul.w	r2, r4, fp
 8004d88:	fb0a f305 	mul.w	r3, sl, r5
 8004d8c:	4413      	add	r3, r2
 8004d8e:	fbaa 8904 	umull	r8, r9, sl, r4
 8004d92:	444b      	add	r3, r9
 8004d94:	4699      	mov	r9, r3
 8004d96:	4640      	mov	r0, r8
 8004d98:	4649      	mov	r1, r9
 8004d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da0:	1886      	adds	r6, r0, r2
 8004da2:	603e      	str	r6, [r7, #0]
 8004da4:	eb41 0303 	adc.w	r3, r1, r3
 8004da8:	607b      	str	r3, [r7, #4]
 8004daa:	4b27      	ldr	r3, [pc, #156]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004dac:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004db0:	e9c3 1200 	strd	r1, r2, [r3]
			if (distsq < minsum) {
 8004db4:	4b24      	ldr	r3, [pc, #144]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004db6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dba:	4b24      	ldr	r3, [pc, #144]	@ (8004e4c <choose_discard_magcal+0x410>)
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	4290      	cmp	r0, r2
 8004dc2:	eb71 0303 	sbcs.w	r3, r1, r3
 8004dc6:	d213      	bcs.n	8004df0 <choose_discard_magcal+0x3b4>
				minsum = distsq;
 8004dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004e48 <choose_discard_magcal+0x40c>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	491f      	ldr	r1, [pc, #124]	@ (8004e4c <choose_discard_magcal+0x410>)
 8004dd0:	e9c1 2300 	strd	r2, r3, [r1]
				minindex = (random() & 1) ? i : j;
 8004dd4:	f00b f8f0 	bl	800ffb8 <random>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d002      	beq.n	8004de8 <choose_discard_magcal+0x3ac>
 8004de2:	4b13      	ldr	r3, [pc, #76]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	e001      	b.n	8004dec <choose_discard_magcal+0x3b0>
 8004de8:	4b13      	ldr	r3, [pc, #76]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	4b18      	ldr	r3, [pc, #96]	@ (8004e50 <choose_discard_magcal+0x414>)
 8004dee:	601a      	str	r2, [r3, #0]
		for (j = i + 1; j < MAGBUFFSIZE; j++) {
 8004df0:	4b11      	ldr	r3, [pc, #68]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	4b10      	ldr	r3, [pc, #64]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8004e38 <choose_discard_magcal+0x3fc>)
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	f240 2389 	movw	r3, #649	@ 0x289
 8004e02:	429a      	cmp	r2, r3
 8004e04:	f77f af1c 	ble.w	8004c40 <choose_discard_magcal+0x204>
	for (i = 0; i < MAGBUFFSIZE; i++)
 8004e08:	4b09      	ldr	r3, [pc, #36]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	4b08      	ldr	r3, [pc, #32]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	4b07      	ldr	r3, [pc, #28]	@ (8004e30 <choose_discard_magcal+0x3f4>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	f240 2389 	movw	r3, #649	@ 0x289
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	f77f aeea 	ble.w	8004bf4 <choose_discard_magcal+0x1b8>
			}
		}
	}
	return minindex;
 8004e20:	4b0b      	ldr	r3, [pc, #44]	@ (8004e50 <choose_discard_magcal+0x414>)
 8004e22:	681b      	ldr	r3, [r3, #0]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3744      	adds	r7, #68	@ 0x44
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e2e:	bf00      	nop
 8004e30:	20001b0c 	.word	0x20001b0c
 8004e34:	200004f0 	.word	0x200004f0
 8004e38:	20001b10 	.word	0x20001b10
 8004e3c:	20001ae8 	.word	0x20001ae8
 8004e40:	20001aec 	.word	0x20001aec
 8004e44:	20001af0 	.word	0x20001af0
 8004e48:	20001b00 	.word	0x20001b00
 8004e4c:	20000048 	.word	0x20000048
 8004e50:	20001b14 	.word	0x20001b14

08004e54 <add_magcal_data>:

static void add_magcal_data(const int16_t *data) {
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]

	int i;

	// first look for an unused caldata slot
	for (i = 0; i < MAGBUFFSIZE; i++) {
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60fb      	str	r3, [r7, #12]
 8004e60:	e00c      	b.n	8004e7c <add_magcal_data+0x28>
		if (!magcal.valid[i])
 8004e62:	4a31      	ldr	r2, [pc, #196]	@ (8004f28 <add_magcal_data+0xd4>)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8004e6c:	3316      	adds	r3, #22
 8004e6e:	f993 3000 	ldrsb.w	r3, [r3]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d008      	beq.n	8004e88 <add_magcal_data+0x34>
	for (i = 0; i < MAGBUFFSIZE; i++) {
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f240 2289 	movw	r2, #649	@ 0x289
 8004e82:	4293      	cmp	r3, r2
 8004e84:	dded      	ble.n	8004e62 <add_magcal_data+0xe>
 8004e86:	e000      	b.n	8004e8a <add_magcal_data+0x36>
			break;
 8004e88:	bf00      	nop
	}

	if (i >= MAGBUFFSIZE) {
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f240 2289 	movw	r2, #649	@ 0x289
 8004e90:	4293      	cmp	r3, r2
 8004e92:	dd19      	ble.n	8004ec8 <add_magcal_data+0x74>
		i = choose_discard_magcal();
 8004e94:	f7ff fdd2 	bl	8004a3c <choose_discard_magcal>
 8004e98:	60f8      	str	r0, [r7, #12]
		if (i < 0 || i >= MAGBUFFSIZE) {
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	db04      	blt.n	8004eaa <add_magcal_data+0x56>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f240 2289 	movw	r2, #649	@ 0x289
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	dd0e      	ble.n	8004ec8 <add_magcal_data+0x74>
			i = random() % MAGBUFFSIZE;
 8004eaa:	f00b f885 	bl	800ffb8 <random>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8004f2c <add_magcal_data+0xd8>)
 8004eb2:	fb82 1203 	smull	r1, r2, r2, r3
 8004eb6:	1211      	asrs	r1, r2, #8
 8004eb8:	17da      	asrs	r2, r3, #31
 8004eba:	1a8a      	subs	r2, r1, r2
 8004ebc:	f240 218a 	movw	r1, #650	@ 0x28a
 8004ec0:	fb01 f202 	mul.w	r2, r1, r2
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
		}
	}

	// add it to the cal buffer
	magcal.BpFast[0][i] = data[0];
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004ece:	4a16      	ldr	r2, [pc, #88]	@ (8004f28 <add_magcal_data+0xd4>)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	4413      	add	r3, r2
 8004eda:	460a      	mov	r2, r1
 8004edc:	805a      	strh	r2, [r3, #2]
	magcal.BpFast[1][i] = data[1];
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004ee6:	4a10      	ldr	r2, [pc, #64]	@ (8004f28 <add_magcal_data+0xd4>)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f203 4396 	addw	r3, r3, #1174	@ 0x496
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	4413      	add	r3, r2
 8004ef2:	460a      	mov	r2, r1
 8004ef4:	805a      	strh	r2, [r3, #2]
	magcal.BpFast[2][i] = data[2];
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004efe:	4a0a      	ldr	r2, [pc, #40]	@ (8004f28 <add_magcal_data+0xd4>)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f503 63e4 	add.w	r3, r3, #1824	@ 0x720
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	4413      	add	r3, r2
 8004f0a:	460a      	mov	r2, r1
 8004f0c:	805a      	strh	r2, [r3, #2]
	magcal.valid[i] = 1;
 8004f0e:	4a06      	ldr	r2, [pc, #24]	@ (8004f28 <add_magcal_data+0xd4>)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4413      	add	r3, r2
 8004f14:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8004f18:	3316      	adds	r3, #22
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	701a      	strb	r2, [r3, #0]
}
 8004f1e:	bf00      	nop
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	200004f0 	.word	0x200004f0
 8004f2c:	64d319ff 	.word	0x64d319ff

08004f30 <process_imu_data>:

void process_imu_data(int16_t raw_magX, int16_t raw_magY, int16_t raw_magZ) {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	4603      	mov	r3, r0
 8004f38:	80fb      	strh	r3, [r7, #6]
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	80bb      	strh	r3, [r7, #4]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	807b      	strh	r3, [r7, #2]
	mag_raw[0] = raw_magX;
 8004f42:	88fa      	ldrh	r2, [r7, #6]
 8004f44:	4b07      	ldr	r3, [pc, #28]	@ (8004f64 <process_imu_data+0x34>)
 8004f46:	801a      	strh	r2, [r3, #0]
	mag_raw[1] = raw_magY;
 8004f48:	88ba      	ldrh	r2, [r7, #4]
 8004f4a:	4b06      	ldr	r3, [pc, #24]	@ (8004f64 <process_imu_data+0x34>)
 8004f4c:	805a      	strh	r2, [r3, #2]
	mag_raw[2] = raw_magZ;
 8004f4e:	887a      	ldrh	r2, [r7, #2]
 8004f50:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <process_imu_data+0x34>)
 8004f52:	809a      	strh	r2, [r3, #4]
	add_magcal_data(mag_raw);
 8004f54:	4803      	ldr	r0, [pc, #12]	@ (8004f64 <process_imu_data+0x34>)
 8004f56:	f7ff ff7d 	bl	8004e54 <add_magcal_data>
}
 8004f5a:	bf00      	nop
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	20001ad4 	.word	0x20001ad4

08004f68 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]

	DAM_Callback_cnt++;
 8004f70:	4b79      	ldr	r3, [pc, #484]	@ (8005158 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3301      	adds	r3, #1
 8004f76:	4a78      	ldr	r2, [pc, #480]	@ (8005158 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8004f78:	6013      	str	r3, [r2, #0]

	if (hi2c->Instance == I2C1) {
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a77      	ldr	r2, [pc, #476]	@ (800515c <HAL_I2C_MemRxCpltCallback+0x1f4>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	f040 8363 	bne.w	800564c <HAL_I2C_MemRxCpltCallback+0x6e4>
		if (CurrentSensor == GYRO_SENSOR) {
 8004f86:	4b76      	ldr	r3, [pc, #472]	@ (8005160 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f040 8116 	bne.w	80051bc <HAL_I2C_MemRxCpltCallback+0x254>
			gyroX = (int16_t) ((gyro_buffer[1] << 8) | gyro_buffer[0]);
 8004f90:	4b74      	ldr	r3, [pc, #464]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004f92:	785b      	ldrb	r3, [r3, #1]
 8004f94:	021b      	lsls	r3, r3, #8
 8004f96:	b21a      	sxth	r2, r3
 8004f98:	4b72      	ldr	r3, [pc, #456]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	b21b      	sxth	r3, r3
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	b21a      	sxth	r2, r3
 8004fa2:	4b71      	ldr	r3, [pc, #452]	@ (8005168 <HAL_I2C_MemRxCpltCallback+0x200>)
 8004fa4:	801a      	strh	r2, [r3, #0]
			gyroY = (int16_t) ((gyro_buffer[3] << 8) | gyro_buffer[2]);
 8004fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004fa8:	78db      	ldrb	r3, [r3, #3]
 8004faa:	021b      	lsls	r3, r3, #8
 8004fac:	b21a      	sxth	r2, r3
 8004fae:	4b6d      	ldr	r3, [pc, #436]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004fb0:	789b      	ldrb	r3, [r3, #2]
 8004fb2:	b21b      	sxth	r3, r3
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	b21a      	sxth	r2, r3
 8004fb8:	4b6c      	ldr	r3, [pc, #432]	@ (800516c <HAL_I2C_MemRxCpltCallback+0x204>)
 8004fba:	801a      	strh	r2, [r3, #0]
			gyroZ = (int16_t) ((gyro_buffer[5] << 8) | gyro_buffer[4]);
 8004fbc:	4b69      	ldr	r3, [pc, #420]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004fbe:	795b      	ldrb	r3, [r3, #5]
 8004fc0:	021b      	lsls	r3, r3, #8
 8004fc2:	b21a      	sxth	r2, r3
 8004fc4:	4b67      	ldr	r3, [pc, #412]	@ (8005164 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 8004fc6:	791b      	ldrb	r3, [r3, #4]
 8004fc8:	b21b      	sxth	r3, r3
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	b21a      	sxth	r2, r3
 8004fce:	4b68      	ldr	r3, [pc, #416]	@ (8005170 <HAL_I2C_MemRxCpltCallback+0x208>)
 8004fd0:	801a      	strh	r2, [r3, #0]

			gyroX_current = gyroX * GYRO_SENSITIVITY_245DPS / 1000.0f;
 8004fd2:	4b65      	ldr	r3, [pc, #404]	@ (8005168 <HAL_I2C_MemRxCpltCallback+0x200>)
 8004fd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fd8:	ee07 3a90 	vmov	s15, r3
 8004fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fe0:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8005174 <HAL_I2C_MemRxCpltCallback+0x20c>
 8004fe4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004fe8:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 8004fec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ff0:	4b62      	ldr	r3, [pc, #392]	@ (800517c <HAL_I2C_MemRxCpltCallback+0x214>)
 8004ff2:	edc3 7a00 	vstr	s15, [r3]
			gyroY_current = gyroY * GYRO_SENSITIVITY_245DPS / 1000.0f;
 8004ff6:	4b5d      	ldr	r3, [pc, #372]	@ (800516c <HAL_I2C_MemRxCpltCallback+0x204>)
 8004ff8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ffc:	ee07 3a90 	vmov	s15, r3
 8005000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005004:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8005174 <HAL_I2C_MemRxCpltCallback+0x20c>
 8005008:	ee27 7a87 	vmul.f32	s14, s15, s14
 800500c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 8005010:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005014:	4b5a      	ldr	r3, [pc, #360]	@ (8005180 <HAL_I2C_MemRxCpltCallback+0x218>)
 8005016:	edc3 7a00 	vstr	s15, [r3]
			gyroZ_current = gyroZ * GYRO_SENSITIVITY_245DPS / 1000.0f - 4.6;
 800501a:	4b55      	ldr	r3, [pc, #340]	@ (8005170 <HAL_I2C_MemRxCpltCallback+0x208>)
 800501c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005020:	ee07 3a90 	vmov	s15, r3
 8005024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005028:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8005174 <HAL_I2C_MemRxCpltCallback+0x20c>
 800502c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005030:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 8005034:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005038:	ee16 0a90 	vmov	r0, s13
 800503c:	f7fb fa5c 	bl	80004f8 <__aeabi_f2d>
 8005040:	a343      	add	r3, pc, #268	@ (adr r3, 8005150 <HAL_I2C_MemRxCpltCallback+0x1e8>)
 8005042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005046:	f7fb f8f7 	bl	8000238 <__aeabi_dsub>
 800504a:	4602      	mov	r2, r0
 800504c:	460b      	mov	r3, r1
 800504e:	4610      	mov	r0, r2
 8005050:	4619      	mov	r1, r3
 8005052:	f7fb fd59 	bl	8000b08 <__aeabi_d2f>
 8005056:	4603      	mov	r3, r0
 8005058:	4a4a      	ldr	r2, [pc, #296]	@ (8005184 <HAL_I2C_MemRxCpltCallback+0x21c>)
 800505a:	6013      	str	r3, [r2, #0]

			if (DAM_Callback_cnt < 1000) {
 800505c:	4b3e      	ldr	r3, [pc, #248]	@ (8005158 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005064:	da21      	bge.n	80050aa <HAL_I2C_MemRxCpltCallback+0x142>
				gyroX_sum += gyroX_current;
 8005066:	4b48      	ldr	r3, [pc, #288]	@ (8005188 <HAL_I2C_MemRxCpltCallback+0x220>)
 8005068:	ed93 7a00 	vldr	s14, [r3]
 800506c:	4b43      	ldr	r3, [pc, #268]	@ (800517c <HAL_I2C_MemRxCpltCallback+0x214>)
 800506e:	edd3 7a00 	vldr	s15, [r3]
 8005072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005076:	4b44      	ldr	r3, [pc, #272]	@ (8005188 <HAL_I2C_MemRxCpltCallback+0x220>)
 8005078:	edc3 7a00 	vstr	s15, [r3]
				gyroY_sum += gyroY_current;
 800507c:	4b43      	ldr	r3, [pc, #268]	@ (800518c <HAL_I2C_MemRxCpltCallback+0x224>)
 800507e:	ed93 7a00 	vldr	s14, [r3]
 8005082:	4b3f      	ldr	r3, [pc, #252]	@ (8005180 <HAL_I2C_MemRxCpltCallback+0x218>)
 8005084:	edd3 7a00 	vldr	s15, [r3]
 8005088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800508c:	4b3f      	ldr	r3, [pc, #252]	@ (800518c <HAL_I2C_MemRxCpltCallback+0x224>)
 800508e:	edc3 7a00 	vstr	s15, [r3]
				gyroZ_sum += gyroZ_current;
 8005092:	4b3f      	ldr	r3, [pc, #252]	@ (8005190 <HAL_I2C_MemRxCpltCallback+0x228>)
 8005094:	ed93 7a00 	vldr	s14, [r3]
 8005098:	4b3a      	ldr	r3, [pc, #232]	@ (8005184 <HAL_I2C_MemRxCpltCallback+0x21c>)
 800509a:	edd3 7a00 	vldr	s15, [r3]
 800509e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050a2:	4b3b      	ldr	r3, [pc, #236]	@ (8005190 <HAL_I2C_MemRxCpltCallback+0x228>)
 80050a4:	edc3 7a00 	vstr	s15, [r3]
			}

			CurrentSensor = GYRO_SENSOR;
		}
	}
}
 80050a8:	e2d0      	b.n	800564c <HAL_I2C_MemRxCpltCallback+0x6e4>
				gyroX_avg = gyroX_sum / 1000.0f;
 80050aa:	4b37      	ldr	r3, [pc, #220]	@ (8005188 <HAL_I2C_MemRxCpltCallback+0x220>)
 80050ac:	ed93 7a00 	vldr	s14, [r3]
 80050b0:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 80050b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050b8:	4b36      	ldr	r3, [pc, #216]	@ (8005194 <HAL_I2C_MemRxCpltCallback+0x22c>)
 80050ba:	edc3 7a00 	vstr	s15, [r3]
				gyroY_avg = gyroY_sum / 1000.0f;
 80050be:	4b33      	ldr	r3, [pc, #204]	@ (800518c <HAL_I2C_MemRxCpltCallback+0x224>)
 80050c0:	ed93 7a00 	vldr	s14, [r3]
 80050c4:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 80050c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050cc:	4b32      	ldr	r3, [pc, #200]	@ (8005198 <HAL_I2C_MemRxCpltCallback+0x230>)
 80050ce:	edc3 7a00 	vstr	s15, [r3]
				gyroZ_avg = gyroZ_sum / 1000.0f;
 80050d2:	4b2f      	ldr	r3, [pc, #188]	@ (8005190 <HAL_I2C_MemRxCpltCallback+0x228>)
 80050d4:	ed93 7a00 	vldr	s14, [r3]
 80050d8:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8005178 <HAL_I2C_MemRxCpltCallback+0x210>
 80050dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050e0:	4b2e      	ldr	r3, [pc, #184]	@ (800519c <HAL_I2C_MemRxCpltCallback+0x234>)
 80050e2:	edc3 7a00 	vstr	s15, [r3]
				gyro_x = gyroX_current - gyroX_avg;
 80050e6:	4b25      	ldr	r3, [pc, #148]	@ (800517c <HAL_I2C_MemRxCpltCallback+0x214>)
 80050e8:	ed93 7a00 	vldr	s14, [r3]
 80050ec:	4b29      	ldr	r3, [pc, #164]	@ (8005194 <HAL_I2C_MemRxCpltCallback+0x22c>)
 80050ee:	edd3 7a00 	vldr	s15, [r3]
 80050f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050f6:	4b2a      	ldr	r3, [pc, #168]	@ (80051a0 <HAL_I2C_MemRxCpltCallback+0x238>)
 80050f8:	edc3 7a00 	vstr	s15, [r3]
				gyro_y = gyroY_current - gyroY_avg;
 80050fc:	4b20      	ldr	r3, [pc, #128]	@ (8005180 <HAL_I2C_MemRxCpltCallback+0x218>)
 80050fe:	ed93 7a00 	vldr	s14, [r3]
 8005102:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <HAL_I2C_MemRxCpltCallback+0x230>)
 8005104:	edd3 7a00 	vldr	s15, [r3]
 8005108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800510c:	4b25      	ldr	r3, [pc, #148]	@ (80051a4 <HAL_I2C_MemRxCpltCallback+0x23c>)
 800510e:	edc3 7a00 	vstr	s15, [r3]
				gyro_z = gyroZ_current - gyroZ_avg;
 8005112:	4b1c      	ldr	r3, [pc, #112]	@ (8005184 <HAL_I2C_MemRxCpltCallback+0x21c>)
 8005114:	ed93 7a00 	vldr	s14, [r3]
 8005118:	4b20      	ldr	r3, [pc, #128]	@ (800519c <HAL_I2C_MemRxCpltCallback+0x234>)
 800511a:	edd3 7a00 	vldr	s15, [r3]
 800511e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005122:	4b21      	ldr	r3, [pc, #132]	@ (80051a8 <HAL_I2C_MemRxCpltCallback+0x240>)
 8005124:	edc3 7a00 	vstr	s15, [r3]
				gxyz[0] = gx1;
 8005128:	4b20      	ldr	r3, [pc, #128]	@ (80051ac <HAL_I2C_MemRxCpltCallback+0x244>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a20      	ldr	r2, [pc, #128]	@ (80051b0 <HAL_I2C_MemRxCpltCallback+0x248>)
 800512e:	6013      	str	r3, [r2, #0]
				gxyz[1] = gy1;
 8005130:	4b20      	ldr	r3, [pc, #128]	@ (80051b4 <HAL_I2C_MemRxCpltCallback+0x24c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a1e      	ldr	r2, [pc, #120]	@ (80051b0 <HAL_I2C_MemRxCpltCallback+0x248>)
 8005136:	6053      	str	r3, [r2, #4]
				gxyz[2] = gz1;
 8005138:	4b1f      	ldr	r3, [pc, #124]	@ (80051b8 <HAL_I2C_MemRxCpltCallback+0x250>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a1c      	ldr	r2, [pc, #112]	@ (80051b0 <HAL_I2C_MemRxCpltCallback+0x248>)
 800513e:	6093      	str	r3, [r2, #8]
				CurrentSensor = ACCEL_SENSOR;
 8005140:	4b07      	ldr	r3, [pc, #28]	@ (8005160 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 8005142:	2201      	movs	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]
				LSM9DS1_ReadAccel_DMA();
 8005146:	f7ff fc27 	bl	8004998 <LSM9DS1_ReadAccel_DMA>
}
 800514a:	e27f      	b.n	800564c <HAL_I2C_MemRxCpltCallback+0x6e4>
 800514c:	f3af 8000 	nop.w
 8005150:	66666666 	.word	0x66666666
 8005154:	40126666 	.word	0x40126666
 8005158:	200003cc 	.word	0x200003cc
 800515c:	40005400 	.word	0x40005400
 8005160:	200003c8 	.word	0x200003c8
 8005164:	20000358 	.word	0x20000358
 8005168:	2000036e 	.word	0x2000036e
 800516c:	20000370 	.word	0x20000370
 8005170:	20000372 	.word	0x20000372
 8005174:	410c0000 	.word	0x410c0000
 8005178:	447a0000 	.word	0x447a0000
 800517c:	200003b0 	.word	0x200003b0
 8005180:	200003b4 	.word	0x200003b4
 8005184:	200003b8 	.word	0x200003b8
 8005188:	20000398 	.word	0x20000398
 800518c:	2000039c 	.word	0x2000039c
 8005190:	200003a0 	.word	0x200003a0
 8005194:	200003a4 	.word	0x200003a4
 8005198:	200003a8 	.word	0x200003a8
 800519c:	200003ac 	.word	0x200003ac
 80051a0:	2000038c 	.word	0x2000038c
 80051a4:	20000390 	.word	0x20000390
 80051a8:	20000394 	.word	0x20000394
 80051ac:	2000045c 	.word	0x2000045c
 80051b0:	2000049c 	.word	0x2000049c
 80051b4:	20000460 	.word	0x20000460
 80051b8:	20000464 	.word	0x20000464
		} else if (CurrentSensor == ACCEL_SENSOR) {
 80051bc:	4b7a      	ldr	r3, [pc, #488]	@ (80053a8 <HAL_I2C_MemRxCpltCallback+0x440>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	f040 80b1 	bne.w	8005328 <HAL_I2C_MemRxCpltCallback+0x3c0>
			accelX = (int16_t) ((accel_buffer[1] << 8) | accel_buffer[0]);
 80051c6:	4b79      	ldr	r3, [pc, #484]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051c8:	785b      	ldrb	r3, [r3, #1]
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	b21a      	sxth	r2, r3
 80051ce:	4b77      	ldr	r3, [pc, #476]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	b21b      	sxth	r3, r3
 80051d4:	4313      	orrs	r3, r2
 80051d6:	b21a      	sxth	r2, r3
 80051d8:	4b75      	ldr	r3, [pc, #468]	@ (80053b0 <HAL_I2C_MemRxCpltCallback+0x448>)
 80051da:	801a      	strh	r2, [r3, #0]
			accelY = (int16_t) ((accel_buffer[3] << 8) | accel_buffer[2]);
 80051dc:	4b73      	ldr	r3, [pc, #460]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051de:	78db      	ldrb	r3, [r3, #3]
 80051e0:	021b      	lsls	r3, r3, #8
 80051e2:	b21a      	sxth	r2, r3
 80051e4:	4b71      	ldr	r3, [pc, #452]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051e6:	789b      	ldrb	r3, [r3, #2]
 80051e8:	b21b      	sxth	r3, r3
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b21a      	sxth	r2, r3
 80051ee:	4b71      	ldr	r3, [pc, #452]	@ (80053b4 <HAL_I2C_MemRxCpltCallback+0x44c>)
 80051f0:	801a      	strh	r2, [r3, #0]
			accelZ = (int16_t) ((accel_buffer[5] << 8) | accel_buffer[4]);
 80051f2:	4b6e      	ldr	r3, [pc, #440]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051f4:	795b      	ldrb	r3, [r3, #5]
 80051f6:	021b      	lsls	r3, r3, #8
 80051f8:	b21a      	sxth	r2, r3
 80051fa:	4b6c      	ldr	r3, [pc, #432]	@ (80053ac <HAL_I2C_MemRxCpltCallback+0x444>)
 80051fc:	791b      	ldrb	r3, [r3, #4]
 80051fe:	b21b      	sxth	r3, r3
 8005200:	4313      	orrs	r3, r2
 8005202:	b21a      	sxth	r2, r3
 8005204:	4b6c      	ldr	r3, [pc, #432]	@ (80053b8 <HAL_I2C_MemRxCpltCallback+0x450>)
 8005206:	801a      	strh	r2, [r3, #0]
			accel_x = accelX * ACCEL_SENSITIVITY_2G / 100000;
 8005208:	4b69      	ldr	r3, [pc, #420]	@ (80053b0 <HAL_I2C_MemRxCpltCallback+0x448>)
 800520a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800520e:	ee07 3a90 	vmov	s15, r3
 8005212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005216:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80053bc <HAL_I2C_MemRxCpltCallback+0x454>
 800521a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800521e:	eddf 6a68 	vldr	s13, [pc, #416]	@ 80053c0 <HAL_I2C_MemRxCpltCallback+0x458>
 8005222:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005226:	4b67      	ldr	r3, [pc, #412]	@ (80053c4 <HAL_I2C_MemRxCpltCallback+0x45c>)
 8005228:	edc3 7a00 	vstr	s15, [r3]
			accel_y = accelY * ACCEL_SENSITIVITY_2G / 100000;
 800522c:	4b61      	ldr	r3, [pc, #388]	@ (80053b4 <HAL_I2C_MemRxCpltCallback+0x44c>)
 800522e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005232:	ee07 3a90 	vmov	s15, r3
 8005236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800523a:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80053bc <HAL_I2C_MemRxCpltCallback+0x454>
 800523e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005242:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80053c0 <HAL_I2C_MemRxCpltCallback+0x458>
 8005246:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800524a:	4b5f      	ldr	r3, [pc, #380]	@ (80053c8 <HAL_I2C_MemRxCpltCallback+0x460>)
 800524c:	edc3 7a00 	vstr	s15, [r3]
			accel_z = accelZ * ACCEL_SENSITIVITY_2G / 100000;
 8005250:	4b59      	ldr	r3, [pc, #356]	@ (80053b8 <HAL_I2C_MemRxCpltCallback+0x450>)
 8005252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005256:	ee07 3a90 	vmov	s15, r3
 800525a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800525e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80053bc <HAL_I2C_MemRxCpltCallback+0x454>
 8005262:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005266:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80053c0 <HAL_I2C_MemRxCpltCallback+0x458>
 800526a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800526e:	4b57      	ldr	r3, [pc, #348]	@ (80053cc <HAL_I2C_MemRxCpltCallback+0x464>)
 8005270:	edc3 7a00 	vstr	s15, [r3]
			axyz[0] = accel_x;
 8005274:	4b53      	ldr	r3, [pc, #332]	@ (80053c4 <HAL_I2C_MemRxCpltCallback+0x45c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a55      	ldr	r2, [pc, #340]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 800527a:	6013      	str	r3, [r2, #0]
			axyz[1] = accel_y;
 800527c:	4b52      	ldr	r3, [pc, #328]	@ (80053c8 <HAL_I2C_MemRxCpltCallback+0x460>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a53      	ldr	r2, [pc, #332]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 8005282:	6053      	str	r3, [r2, #4]
			axyz[2] = accel_z;
 8005284:	4b51      	ldr	r3, [pc, #324]	@ (80053cc <HAL_I2C_MemRxCpltCallback+0x464>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a51      	ldr	r2, [pc, #324]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 800528a:	6093      	str	r3, [r2, #8]
			axyz2[0] = axyz[0];
 800528c:	4b50      	ldr	r3, [pc, #320]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a50      	ldr	r2, [pc, #320]	@ (80053d4 <HAL_I2C_MemRxCpltCallback+0x46c>)
 8005292:	6013      	str	r3, [r2, #0]
			axyz2[1] = axyz[1];
 8005294:	4b4e      	ldr	r3, [pc, #312]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	4a4e      	ldr	r2, [pc, #312]	@ (80053d4 <HAL_I2C_MemRxCpltCallback+0x46c>)
 800529a:	6053      	str	r3, [r2, #4]
			axyz2[2] = axyz[2];
 800529c:	4b4c      	ldr	r3, [pc, #304]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	4a4c      	ldr	r2, [pc, #304]	@ (80053d4 <HAL_I2C_MemRxCpltCallback+0x46c>)
 80052a2:	6093      	str	r3, [r2, #8]
			axyz[0] = axyz[0] * 1 / 9.8;
 80052a4:	4b4a      	ldr	r3, [pc, #296]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fb f925 	bl	80004f8 <__aeabi_f2d>
 80052ae:	a33c      	add	r3, pc, #240	@ (adr r3, 80053a0 <HAL_I2C_MemRxCpltCallback+0x438>)
 80052b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b4:	f7fb faa2 	bl	80007fc <__aeabi_ddiv>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	4610      	mov	r0, r2
 80052be:	4619      	mov	r1, r3
 80052c0:	f7fb fc22 	bl	8000b08 <__aeabi_d2f>
 80052c4:	4603      	mov	r3, r0
 80052c6:	4a42      	ldr	r2, [pc, #264]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 80052c8:	6013      	str	r3, [r2, #0]
			axyz[1] = axyz[1] * 1 / 9.8;
 80052ca:	4b41      	ldr	r3, [pc, #260]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fb f912 	bl	80004f8 <__aeabi_f2d>
 80052d4:	a332      	add	r3, pc, #200	@ (adr r3, 80053a0 <HAL_I2C_MemRxCpltCallback+0x438>)
 80052d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052da:	f7fb fa8f 	bl	80007fc <__aeabi_ddiv>
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	f7fb fc0f 	bl	8000b08 <__aeabi_d2f>
 80052ea:	4603      	mov	r3, r0
 80052ec:	4a38      	ldr	r2, [pc, #224]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 80052ee:	6053      	str	r3, [r2, #4]
			axyz[2] = axyz[2] * 1 / 9.8;
 80052f0:	4b37      	ldr	r3, [pc, #220]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fb f8ff 	bl	80004f8 <__aeabi_f2d>
 80052fa:	a329      	add	r3, pc, #164	@ (adr r3, 80053a0 <HAL_I2C_MemRxCpltCallback+0x438>)
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	f7fb fa7c 	bl	80007fc <__aeabi_ddiv>
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	4610      	mov	r0, r2
 800530a:	4619      	mov	r1, r3
 800530c:	f7fb fbfc 	bl	8000b08 <__aeabi_d2f>
 8005310:	4603      	mov	r3, r0
 8005312:	4a2f      	ldr	r2, [pc, #188]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 8005314:	6093      	str	r3, [r2, #8]
			vector_normalize(axyz);
 8005316:	482e      	ldr	r0, [pc, #184]	@ (80053d0 <HAL_I2C_MemRxCpltCallback+0x468>)
 8005318:	f7fe fa32 	bl	8003780 <vector_normalize>
			CurrentSensor = MAG_SENSOR;
 800531c:	4b22      	ldr	r3, [pc, #136]	@ (80053a8 <HAL_I2C_MemRxCpltCallback+0x440>)
 800531e:	2202      	movs	r2, #2
 8005320:	701a      	strb	r2, [r3, #0]
			LSM9DS1_ReadMag_DMA();
 8005322:	f7ff fb4d 	bl	80049c0 <LSM9DS1_ReadMag_DMA>
}
 8005326:	e191      	b.n	800564c <HAL_I2C_MemRxCpltCallback+0x6e4>
		} else if (CurrentSensor == MAG_SENSOR) {
 8005328:	4b1f      	ldr	r3, [pc, #124]	@ (80053a8 <HAL_I2C_MemRxCpltCallback+0x440>)
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	2b02      	cmp	r3, #2
 800532e:	f040 818d 	bne.w	800564c <HAL_I2C_MemRxCpltCallback+0x6e4>
			magX = (int16_t) ((mag_buffer[1] << 8) | mag_buffer[0]);
 8005332:	4b29      	ldr	r3, [pc, #164]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 8005334:	785b      	ldrb	r3, [r3, #1]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	b21a      	sxth	r2, r3
 800533a:	4b27      	ldr	r3, [pc, #156]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	b21b      	sxth	r3, r3
 8005340:	4313      	orrs	r3, r2
 8005342:	b21a      	sxth	r2, r3
 8005344:	4b25      	ldr	r3, [pc, #148]	@ (80053dc <HAL_I2C_MemRxCpltCallback+0x474>)
 8005346:	801a      	strh	r2, [r3, #0]
			magY = (int16_t) ((mag_buffer[3] << 8) | mag_buffer[2]);
 8005348:	4b23      	ldr	r3, [pc, #140]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 800534a:	78db      	ldrb	r3, [r3, #3]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	b21a      	sxth	r2, r3
 8005350:	4b21      	ldr	r3, [pc, #132]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 8005352:	789b      	ldrb	r3, [r3, #2]
 8005354:	b21b      	sxth	r3, r3
 8005356:	4313      	orrs	r3, r2
 8005358:	b21a      	sxth	r2, r3
 800535a:	4b21      	ldr	r3, [pc, #132]	@ (80053e0 <HAL_I2C_MemRxCpltCallback+0x478>)
 800535c:	801a      	strh	r2, [r3, #0]
			magZ = (int16_t) ((mag_buffer[5] << 8) | mag_buffer[4]);
 800535e:	4b1e      	ldr	r3, [pc, #120]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 8005360:	795b      	ldrb	r3, [r3, #5]
 8005362:	021b      	lsls	r3, r3, #8
 8005364:	b21a      	sxth	r2, r3
 8005366:	4b1c      	ldr	r3, [pc, #112]	@ (80053d8 <HAL_I2C_MemRxCpltCallback+0x470>)
 8005368:	791b      	ldrb	r3, [r3, #4]
 800536a:	b21b      	sxth	r3, r3
 800536c:	4313      	orrs	r3, r2
 800536e:	b21a      	sxth	r2, r3
 8005370:	4b1c      	ldr	r3, [pc, #112]	@ (80053e4 <HAL_I2C_MemRxCpltCallback+0x47c>)
 8005372:	801a      	strh	r2, [r3, #0]
			if (magcal_flag == 1) {
 8005374:	4b1c      	ldr	r3, [pc, #112]	@ (80053e8 <HAL_I2C_MemRxCpltCallback+0x480>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d137      	bne.n	80053ec <HAL_I2C_MemRxCpltCallback+0x484>
				process_imu_data(magX, magY, magZ);
 800537c:	4b17      	ldr	r3, [pc, #92]	@ (80053dc <HAL_I2C_MemRxCpltCallback+0x474>)
 800537e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005382:	4a17      	ldr	r2, [pc, #92]	@ (80053e0 <HAL_I2C_MemRxCpltCallback+0x478>)
 8005384:	f9b2 1000 	ldrsh.w	r1, [r2]
 8005388:	4a16      	ldr	r2, [pc, #88]	@ (80053e4 <HAL_I2C_MemRxCpltCallback+0x47c>)
 800538a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800538e:	4618      	mov	r0, r3
 8005390:	f7ff fdce 	bl	8004f30 <process_imu_data>
				MagCal_Run();
 8005394:	f7fc fc80 	bl	8001c98 <MagCal_Run>
 8005398:	e155      	b.n	8005646 <HAL_I2C_MemRxCpltCallback+0x6de>
 800539a:	bf00      	nop
 800539c:	f3af 8000 	nop.w
 80053a0:	9999999a 	.word	0x9999999a
 80053a4:	40239999 	.word	0x40239999
 80053a8:	200003c8 	.word	0x200003c8
 80053ac:	20000360 	.word	0x20000360
 80053b0:	20000374 	.word	0x20000374
 80053b4:	20000376 	.word	0x20000376
 80053b8:	20000378 	.word	0x20000378
 80053bc:	42740000 	.word	0x42740000
 80053c0:	47c35000 	.word	0x47c35000
 80053c4:	20000380 	.word	0x20000380
 80053c8:	20000384 	.word	0x20000384
 80053cc:	20000388 	.word	0x20000388
 80053d0:	200004b4 	.word	0x200004b4
 80053d4:	200004d8 	.word	0x200004d8
 80053d8:	20000368 	.word	0x20000368
 80053dc:	2000037a 	.word	0x2000037a
 80053e0:	2000037c 	.word	0x2000037c
 80053e4:	2000037e 	.word	0x2000037e
 80053e8:	20000040 	.word	0x20000040
				mag_x = magX * MAG_SENSITIVITY_4GAUSS / 1000;
 80053ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005660 <HAL_I2C_MemRxCpltCallback+0x6f8>)
 80053ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053fa:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8005664 <HAL_I2C_MemRxCpltCallback+0x6fc>
 80053fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005402:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8005668 <HAL_I2C_MemRxCpltCallback+0x700>
 8005406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800540a:	4b98      	ldr	r3, [pc, #608]	@ (800566c <HAL_I2C_MemRxCpltCallback+0x704>)
 800540c:	edc3 7a00 	vstr	s15, [r3]
				mag_y = magY * MAG_SENSITIVITY_4GAUSS / 1000;
 8005410:	4b97      	ldr	r3, [pc, #604]	@ (8005670 <HAL_I2C_MemRxCpltCallback+0x708>)
 8005412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005416:	ee07 3a90 	vmov	s15, r3
 800541a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800541e:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8005664 <HAL_I2C_MemRxCpltCallback+0x6fc>
 8005422:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005426:	eddf 6a90 	vldr	s13, [pc, #576]	@ 8005668 <HAL_I2C_MemRxCpltCallback+0x700>
 800542a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800542e:	4b91      	ldr	r3, [pc, #580]	@ (8005674 <HAL_I2C_MemRxCpltCallback+0x70c>)
 8005430:	edc3 7a00 	vstr	s15, [r3]
				mag_z = magZ * MAG_SENSITIVITY_4GAUSS / 1000;
 8005434:	4b90      	ldr	r3, [pc, #576]	@ (8005678 <HAL_I2C_MemRxCpltCallback+0x710>)
 8005436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800543a:	ee07 3a90 	vmov	s15, r3
 800543e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005442:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8005664 <HAL_I2C_MemRxCpltCallback+0x6fc>
 8005446:	ee27 7a87 	vmul.f32	s14, s15, s14
 800544a:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8005668 <HAL_I2C_MemRxCpltCallback+0x700>
 800544e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005452:	4b8a      	ldr	r3, [pc, #552]	@ (800567c <HAL_I2C_MemRxCpltCallback+0x714>)
 8005454:	edc3 7a00 	vstr	s15, [r3]
				mx1 = mag_x - hardIron_x;
 8005458:	4b84      	ldr	r3, [pc, #528]	@ (800566c <HAL_I2C_MemRxCpltCallback+0x704>)
 800545a:	ed93 7a00 	vldr	s14, [r3]
 800545e:	4b88      	ldr	r3, [pc, #544]	@ (8005680 <HAL_I2C_MemRxCpltCallback+0x718>)
 8005460:	edd3 7a00 	vldr	s15, [r3]
 8005464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005468:	4b86      	ldr	r3, [pc, #536]	@ (8005684 <HAL_I2C_MemRxCpltCallback+0x71c>)
 800546a:	edc3 7a00 	vstr	s15, [r3]
				my1 = mag_y - hardIron_y;
 800546e:	4b81      	ldr	r3, [pc, #516]	@ (8005674 <HAL_I2C_MemRxCpltCallback+0x70c>)
 8005470:	ed93 7a00 	vldr	s14, [r3]
 8005474:	4b84      	ldr	r3, [pc, #528]	@ (8005688 <HAL_I2C_MemRxCpltCallback+0x720>)
 8005476:	edd3 7a00 	vldr	s15, [r3]
 800547a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800547e:	4b83      	ldr	r3, [pc, #524]	@ (800568c <HAL_I2C_MemRxCpltCallback+0x724>)
 8005480:	edc3 7a00 	vstr	s15, [r3]
				mz1 = mag_z - hardIron_z;
 8005484:	4b7d      	ldr	r3, [pc, #500]	@ (800567c <HAL_I2C_MemRxCpltCallback+0x714>)
 8005486:	ed93 7a00 	vldr	s14, [r3]
 800548a:	4b81      	ldr	r3, [pc, #516]	@ (8005690 <HAL_I2C_MemRxCpltCallback+0x728>)
 800548c:	edd3 7a00 	vldr	s15, [r3]
 8005490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005494:	4b7f      	ldr	r3, [pc, #508]	@ (8005694 <HAL_I2C_MemRxCpltCallback+0x72c>)
 8005496:	edc3 7a00 	vstr	s15, [r3]
				float corrected_V[] = { mx1, my1, mz1 };
 800549a:	4b7a      	ldr	r3, [pc, #488]	@ (8005684 <HAL_I2C_MemRxCpltCallback+0x71c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	4b7a      	ldr	r3, [pc, #488]	@ (800568c <HAL_I2C_MemRxCpltCallback+0x724>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	613b      	str	r3, [r7, #16]
 80054a6:	4b7b      	ldr	r3, [pc, #492]	@ (8005694 <HAL_I2C_MemRxCpltCallback+0x72c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	617b      	str	r3, [r7, #20]
				result_V[0] = corrected_V[0] * softIron_cali[0][0]
 80054ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80054b0:	4b79      	ldr	r3, [pc, #484]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 80054b2:	edd3 7a00 	vldr	s15, [r3]
 80054b6:	ee27 7a27 	vmul.f32	s14, s14, s15
						+ corrected_V[1] * softIron_cali[0][1]
 80054ba:	edd7 6a04 	vldr	s13, [r7, #16]
 80054be:	4b76      	ldr	r3, [pc, #472]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 80054c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80054c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054c8:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ corrected_V[2] * softIron_cali[0][2];
 80054cc:	edd7 6a05 	vldr	s13, [r7, #20]
 80054d0:	4b71      	ldr	r3, [pc, #452]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 80054d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80054d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054da:	ee77 7a27 	vadd.f32	s15, s14, s15
				result_V[0] = corrected_V[0] * softIron_cali[0][0]
 80054de:	4b6f      	ldr	r3, [pc, #444]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 80054e0:	edc3 7a00 	vstr	s15, [r3]
				result_V[1] = corrected_V[0] * softIron_cali[1][0]
 80054e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80054e8:	4b6b      	ldr	r3, [pc, #428]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 80054ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80054ee:	ee27 7a27 	vmul.f32	s14, s14, s15
						+ corrected_V[1] * softIron_cali[1][1]
 80054f2:	edd7 6a04 	vldr	s13, [r7, #16]
 80054f6:	4b68      	ldr	r3, [pc, #416]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 80054f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80054fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005500:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ corrected_V[2] * softIron_cali[1][2];
 8005504:	edd7 6a05 	vldr	s13, [r7, #20]
 8005508:	4b63      	ldr	r3, [pc, #396]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 800550a:	edd3 7a05 	vldr	s15, [r3, #20]
 800550e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005512:	ee77 7a27 	vadd.f32	s15, s14, s15
				result_V[1] = corrected_V[0] * softIron_cali[1][0]
 8005516:	4b61      	ldr	r3, [pc, #388]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 8005518:	edc3 7a01 	vstr	s15, [r3, #4]
				result_V[2] = corrected_V[0] * softIron_cali[2][0]
 800551c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005520:	4b5d      	ldr	r3, [pc, #372]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 8005522:	edd3 7a06 	vldr	s15, [r3, #24]
 8005526:	ee27 7a27 	vmul.f32	s14, s14, s15
						+ corrected_V[1] * softIron_cali[2][1]
 800552a:	edd7 6a04 	vldr	s13, [r7, #16]
 800552e:	4b5a      	ldr	r3, [pc, #360]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 8005530:	edd3 7a07 	vldr	s15, [r3, #28]
 8005534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005538:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ corrected_V[2] * softIron_cali[2][2];
 800553c:	edd7 6a05 	vldr	s13, [r7, #20]
 8005540:	4b55      	ldr	r3, [pc, #340]	@ (8005698 <HAL_I2C_MemRxCpltCallback+0x730>)
 8005542:	edd3 7a08 	vldr	s15, [r3, #32]
 8005546:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800554a:	ee77 7a27 	vadd.f32	s15, s14, s15
				result_V[2] = corrected_V[0] * softIron_cali[2][0]
 800554e:	4b53      	ldr	r3, [pc, #332]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 8005550:	edc3 7a02 	vstr	s15, [r3, #8]
				mx2 = result_V[0];
 8005554:	4b51      	ldr	r3, [pc, #324]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a51      	ldr	r2, [pc, #324]	@ (80056a0 <HAL_I2C_MemRxCpltCallback+0x738>)
 800555a:	6013      	str	r3, [r2, #0]
				my2 = result_V[1];
 800555c:	4b4f      	ldr	r3, [pc, #316]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	4a50      	ldr	r2, [pc, #320]	@ (80056a4 <HAL_I2C_MemRxCpltCallback+0x73c>)
 8005562:	6013      	str	r3, [r2, #0]
				mz2 = result_V[2];
 8005564:	4b4d      	ldr	r3, [pc, #308]	@ (800569c <HAL_I2C_MemRxCpltCallback+0x734>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	4a4f      	ldr	r2, [pc, #316]	@ (80056a8 <HAL_I2C_MemRxCpltCallback+0x740>)
 800556a:	6013      	str	r3, [r2, #0]
				mxyz[0] = mx2;
 800556c:	4b4c      	ldr	r3, [pc, #304]	@ (80056a0 <HAL_I2C_MemRxCpltCallback+0x738>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a4e      	ldr	r2, [pc, #312]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 8005572:	6013      	str	r3, [r2, #0]
				mxyz[1] = my2;
 8005574:	4b4b      	ldr	r3, [pc, #300]	@ (80056a4 <HAL_I2C_MemRxCpltCallback+0x73c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a4c      	ldr	r2, [pc, #304]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 800557a:	6053      	str	r3, [r2, #4]
				mxyz[2] = mz2;
 800557c:	4b4a      	ldr	r3, [pc, #296]	@ (80056a8 <HAL_I2C_MemRxCpltCallback+0x740>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a4a      	ldr	r2, [pc, #296]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 8005582:	6093      	str	r3, [r2, #8]
				vector_normalize(mxyz);
 8005584:	4849      	ldr	r0, [pc, #292]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 8005586:	f7fe f8fb 	bl	8003780 <vector_normalize>
				axyz1[0] = -axyz[0];
 800558a:	4b49      	ldr	r3, [pc, #292]	@ (80056b0 <HAL_I2C_MemRxCpltCallback+0x748>)
 800558c:	edd3 7a00 	vldr	s15, [r3]
 8005590:	eef1 7a67 	vneg.f32	s15, s15
 8005594:	4b47      	ldr	r3, [pc, #284]	@ (80056b4 <HAL_I2C_MemRxCpltCallback+0x74c>)
 8005596:	edc3 7a00 	vstr	s15, [r3]
				gxyz1[0] = -gxyz[0];
 800559a:	4b47      	ldr	r3, [pc, #284]	@ (80056b8 <HAL_I2C_MemRxCpltCallback+0x750>)
 800559c:	edd3 7a00 	vldr	s15, [r3]
 80055a0:	eef1 7a67 	vneg.f32	s15, s15
 80055a4:	4b45      	ldr	r3, [pc, #276]	@ (80056bc <HAL_I2C_MemRxCpltCallback+0x754>)
 80055a6:	edc3 7a00 	vstr	s15, [r3]
				Now = micros();
 80055aa:	f7fe f86f 	bl	800368c <micros>
 80055ae:	4603      	mov	r3, r0
 80055b0:	4a43      	ldr	r2, [pc, #268]	@ (80056c0 <HAL_I2C_MemRxCpltCallback+0x758>)
 80055b2:	6013      	str	r3, [r2, #0]
				deltat = (Now - lastUpdate) * 1.5e-4;
 80055b4:	4b42      	ldr	r3, [pc, #264]	@ (80056c0 <HAL_I2C_MemRxCpltCallback+0x758>)
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	4b42      	ldr	r3, [pc, #264]	@ (80056c4 <HAL_I2C_MemRxCpltCallback+0x75c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fa ff78 	bl	80004b4 <__aeabi_ui2d>
 80055c4:	a324      	add	r3, pc, #144	@ (adr r3, 8005658 <HAL_I2C_MemRxCpltCallback+0x6f0>)
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	f7fa ffed 	bl	80005a8 <__aeabi_dmul>
 80055ce:	4602      	mov	r2, r0
 80055d0:	460b      	mov	r3, r1
 80055d2:	4610      	mov	r0, r2
 80055d4:	4619      	mov	r1, r3
 80055d6:	f7fb fa97 	bl	8000b08 <__aeabi_d2f>
 80055da:	4603      	mov	r3, r0
 80055dc:	4a3a      	ldr	r2, [pc, #232]	@ (80056c8 <HAL_I2C_MemRxCpltCallback+0x760>)
 80055de:	6013      	str	r3, [r2, #0]
				lastUpdate = Now;
 80055e0:	4b37      	ldr	r3, [pc, #220]	@ (80056c0 <HAL_I2C_MemRxCpltCallback+0x758>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a37      	ldr	r2, [pc, #220]	@ (80056c4 <HAL_I2C_MemRxCpltCallback+0x75c>)
 80055e6:	6013      	str	r3, [r2, #0]
				MadgwickAHRSupdate(gxyz1[0], gxyz[1], gxyz[2], axyz1[0],
 80055e8:	4b34      	ldr	r3, [pc, #208]	@ (80056bc <HAL_I2C_MemRxCpltCallback+0x754>)
 80055ea:	edd3 7a00 	vldr	s15, [r3]
 80055ee:	4b32      	ldr	r3, [pc, #200]	@ (80056b8 <HAL_I2C_MemRxCpltCallback+0x750>)
 80055f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80055f4:	4b30      	ldr	r3, [pc, #192]	@ (80056b8 <HAL_I2C_MemRxCpltCallback+0x750>)
 80055f6:	edd3 6a02 	vldr	s13, [r3, #8]
 80055fa:	4b2e      	ldr	r3, [pc, #184]	@ (80056b4 <HAL_I2C_MemRxCpltCallback+0x74c>)
 80055fc:	ed93 6a00 	vldr	s12, [r3]
 8005600:	4b2b      	ldr	r3, [pc, #172]	@ (80056b0 <HAL_I2C_MemRxCpltCallback+0x748>)
 8005602:	edd3 5a01 	vldr	s11, [r3, #4]
 8005606:	4b2a      	ldr	r3, [pc, #168]	@ (80056b0 <HAL_I2C_MemRxCpltCallback+0x748>)
 8005608:	ed93 5a02 	vldr	s10, [r3, #8]
 800560c:	4b27      	ldr	r3, [pc, #156]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 800560e:	edd3 4a00 	vldr	s9, [r3]
 8005612:	4b26      	ldr	r3, [pc, #152]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 8005614:	edd3 3a01 	vldr	s7, [r3, #4]
 8005618:	4b24      	ldr	r3, [pc, #144]	@ (80056ac <HAL_I2C_MemRxCpltCallback+0x744>)
 800561a:	ed93 4a02 	vldr	s8, [r3, #8]
 800561e:	eeb0 3a64 	vmov.f32	s6, s9
 8005622:	eef0 2a45 	vmov.f32	s5, s10
 8005626:	eeb0 2a65 	vmov.f32	s4, s11
 800562a:	eef0 1a46 	vmov.f32	s3, s12
 800562e:	eeb0 1a66 	vmov.f32	s2, s13
 8005632:	eef0 0a47 	vmov.f32	s1, s14
 8005636:	eeb0 0a67 	vmov.f32	s0, s15
 800563a:	f7fe f8e3 	bl	8003804 <MadgwickAHRSupdate>
				UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK_BLE, CFG_SCH_PRIO_0);
 800563e:	2100      	movs	r1, #0
 8005640:	2004      	movs	r0, #4
 8005642:	f00a fb9d 	bl	800fd80 <UTIL_SEQ_SetTask>
			CurrentSensor = GYRO_SENSOR;
 8005646:	4b21      	ldr	r3, [pc, #132]	@ (80056cc <HAL_I2C_MemRxCpltCallback+0x764>)
 8005648:	2200      	movs	r2, #0
 800564a:	701a      	strb	r2, [r3, #0]
}
 800564c:	bf00      	nop
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	f3af 8000 	nop.w
 8005658:	30553261 	.word	0x30553261
 800565c:	3f23a92a 	.word	0x3f23a92a
 8005660:	2000037a 	.word	0x2000037a
 8005664:	3e0f5c29 	.word	0x3e0f5c29
 8005668:	447a0000 	.word	0x447a0000
 800566c:	200003bc 	.word	0x200003bc
 8005670:	2000037c 	.word	0x2000037c
 8005674:	200003c0 	.word	0x200003c0
 8005678:	2000037e 	.word	0x2000037e
 800567c:	200003c4 	.word	0x200003c4
 8005680:	20000010 	.word	0x20000010
 8005684:	20000468 	.word	0x20000468
 8005688:	20000014 	.word	0x20000014
 800568c:	2000046c 	.word	0x2000046c
 8005690:	20000018 	.word	0x20000018
 8005694:	20000470 	.word	0x20000470
 8005698:	2000001c 	.word	0x2000001c
 800569c:	200004e4 	.word	0x200004e4
 80056a0:	20000474 	.word	0x20000474
 80056a4:	20000478 	.word	0x20000478
 80056a8:	2000047c 	.word	0x2000047c
 80056ac:	200004cc 	.word	0x200004cc
 80056b0:	200004b4 	.word	0x200004b4
 80056b4:	200004c0 	.word	0x200004c0
 80056b8:	2000049c 	.word	0x2000049c
 80056bc:	200004a8 	.word	0x200004a8
 80056c0:	20000498 	.word	0x20000498
 80056c4:	20000490 	.word	0x20000490
 80056c8:	2000048c 	.word	0x2000048c
 80056cc:	200003c8 	.word	0x200003c8

080056d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */

int main(void) {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80056d4:	f001 fe66 	bl	80073a4 <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 80056d8:	f7fb fb3a 	bl	8000d50 <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80056dc:	f000 f824 	bl	8005728 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80056e0:	f000 f884 	bl	80057ec <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 80056e4:	f000 f8e2 	bl	80058ac <MX_IPCC_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80056e8:	f000 f998 	bl	8005a1c <MX_GPIO_Init>
	MX_DMA_Init();
 80056ec:	f000 f97c 	bl	80059e8 <MX_DMA_Init>
	MX_I2C1_Init();
 80056f0:	f000 f89c 	bl	800582c <MX_I2C1_Init>
	MX_RTC_Init();
 80056f4:	f000 f8f6 	bl	80058e4 <MX_RTC_Init>
	MX_TIM2_Init();
 80056f8:	f000 f928 	bl	800594c <MX_TIM2_Init>
	MX_RF_Init();
 80056fc:	f000 f8ea 	bl	80058d4 <MX_RF_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 8005700:	f7fb fb34 	bl	8000d6c <MX_APPE_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	LSM9DS1_Init();
 8005704:	f7fd ff8e 	bl	8003624 <LSM9DS1_Init>
	HAL_Delay(10);
 8005708:	200a      	movs	r0, #10
 800570a:	f7fb fc5c 	bl	8000fc6 <HAL_Delay>

	HAL_TIM_Base_Start(&htim2);
 800570e:	4805      	ldr	r0, [pc, #20]	@ (8005724 <main+0x54>)
 8005710:	f006 fda6 	bl	800c260 <HAL_TIM_Base_Start>

	magcal_Init();
 8005714:	f7ff f968 	bl	80049e8 <magcal_Init>

	while (1) {

		/* USER CODE END WHILE */
		MX_APPE_Process();
 8005718:	f7fb fc7a 	bl	8001010 <MX_APPE_Process>

		/* USER CODE BEGIN 3 */

		//low_power_code
		LSM9DS1_ReadGyro_DMA();
 800571c:	f7ff f928 	bl	8004970 <LSM9DS1_ReadGyro_DMA>
		MX_APPE_Process();
 8005720:	bf00      	nop
 8005722:	e7f9      	b.n	8005718 <main+0x48>
 8005724:	2000030c 	.word	0x2000030c

08005728 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8005728:	b580      	push	{r7, lr}
 800572a:	b09a      	sub	sp, #104	@ 0x68
 800572c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800572e:	f107 0320 	add.w	r3, r7, #32
 8005732:	2248      	movs	r2, #72	@ 0x48
 8005734:	2100      	movs	r1, #0
 8005736:	4618      	mov	r0, r3
 8005738:	f00a fd81 	bl	801023e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800573c:	1d3b      	adds	r3, r7, #4
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	605a      	str	r2, [r3, #4]
 8005744:	609a      	str	r2, [r3, #8]
 8005746:	60da      	str	r2, [r3, #12]
 8005748:	611a      	str	r2, [r3, #16]
 800574a:	615a      	str	r2, [r3, #20]
 800574c:	619a      	str	r2, [r3, #24]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800574e:	f004 fdeb 	bl	800a328 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8005752:	2010      	movs	r0, #16
 8005754:	f7fd ff00 	bl	8003558 <LL_RCC_LSE_SetDriveCapability>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005758:	4b23      	ldr	r3, [pc, #140]	@ (80057e8 <SystemClock_Config+0xc0>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005760:	4a21      	ldr	r2, [pc, #132]	@ (80057e8 <SystemClock_Config+0xc0>)
 8005762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005766:	6013      	str	r3, [r2, #0]
 8005768:	4b1f      	ldr	r3, [pc, #124]	@ (80057e8 <SystemClock_Config+0xc0>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005770:	603b      	str	r3, [r7, #0]
 8005772:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8005774:	2327      	movs	r3, #39	@ 0x27
 8005776:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005778:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800577e:	2301      	movs	r3, #1
 8005780:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005782:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005788:	2301      	movs	r3, #1
 800578a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800578c:	2340      	movs	r3, #64	@ 0x40
 800578e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005790:	2300      	movs	r3, #0
 8005792:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8005794:	23a0      	movs	r3, #160	@ 0xa0
 8005796:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005798:	2300      	movs	r3, #0
 800579a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800579c:	f107 0320 	add.w	r3, r7, #32
 80057a0:	4618      	mov	r0, r3
 80057a2:	f005 f93d 	bl	800aa20 <HAL_RCC_OscConfig>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <SystemClock_Config+0x88>
		Error_Handler();
 80057ac:	f000 f9b2 	bl	8005b14 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4 | RCC_CLOCKTYPE_HCLK2
 80057b0:	236f      	movs	r3, #111	@ 0x6f
 80057b2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80057bc:	2300      	movs	r3, #0
 80057be:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80057c0:	2300      	movs	r3, #0
 80057c2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80057c4:	2300      	movs	r3, #0
 80057c6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80057c8:	2300      	movs	r3, #0
 80057ca:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80057cc:	1d3b      	adds	r3, r7, #4
 80057ce:	2101      	movs	r1, #1
 80057d0:	4618      	mov	r0, r3
 80057d2:	f005 fc99 	bl	800b108 <HAL_RCC_ClockConfig>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <SystemClock_Config+0xb8>
		Error_Handler();
 80057dc:	f000 f99a 	bl	8005b14 <Error_Handler>
	}
}
 80057e0:	bf00      	nop
 80057e2:	3768      	adds	r7, #104	@ 0x68
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	58000400 	.word	0x58000400

080057ec <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b094      	sub	sp, #80	@ 0x50
 80057f0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80057f2:	463b      	mov	r3, r7
 80057f4:	2250      	movs	r2, #80	@ 0x50
 80057f6:	2100      	movs	r1, #0
 80057f8:	4618      	mov	r0, r3
 80057fa:	f00a fd20 	bl	801023e <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS
 80057fe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8005802:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_RFWAKEUP;
	PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8005804:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005808:	647b      	str	r3, [r7, #68]	@ 0x44
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800580a:	2300      	movs	r3, #0
 800580c:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800580e:	2300      	movs	r3, #0
 8005810:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8005812:	463b      	mov	r3, r7
 8005814:	4618      	mov	r0, r3
 8005816:	f006 f888 	bl	800b92a <HAL_RCCEx_PeriphCLKConfig>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <PeriphCommonClock_Config+0x38>
		Error_Handler();
 8005820:	f000 f978 	bl	8005b14 <Error_Handler>
	}
	/* USER CODE BEGIN Smps */

	/* USER CODE END Smps */
}
 8005824:	bf00      	nop
 8005826:	3750      	adds	r7, #80	@ 0x50
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8005830:	4b1b      	ldr	r3, [pc, #108]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005832:	4a1c      	ldr	r2, [pc, #112]	@ (80058a4 <MX_I2C1_Init+0x78>)
 8005834:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B07CB4;
 8005836:	4b1a      	ldr	r3, [pc, #104]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005838:	4a1b      	ldr	r2, [pc, #108]	@ (80058a8 <MX_I2C1_Init+0x7c>)
 800583a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800583c:	4b18      	ldr	r3, [pc, #96]	@ (80058a0 <MX_I2C1_Init+0x74>)
 800583e:	2200      	movs	r2, #0
 8005840:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005842:	4b17      	ldr	r3, [pc, #92]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005844:	2201      	movs	r2, #1
 8005846:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005848:	4b15      	ldr	r3, [pc, #84]	@ (80058a0 <MX_I2C1_Init+0x74>)
 800584a:	2200      	movs	r2, #0
 800584c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800584e:	4b14      	ldr	r3, [pc, #80]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005850:	2200      	movs	r2, #0
 8005852:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005854:	4b12      	ldr	r3, [pc, #72]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005856:	2200      	movs	r2, #0
 8005858:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800585a:	4b11      	ldr	r3, [pc, #68]	@ (80058a0 <MX_I2C1_Init+0x74>)
 800585c:	2200      	movs	r2, #0
 800585e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005860:	4b0f      	ldr	r3, [pc, #60]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005862:	2200      	movs	r2, #0
 8005864:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8005866:	480e      	ldr	r0, [pc, #56]	@ (80058a0 <MX_I2C1_Init+0x74>)
 8005868:	f002 fc70 	bl	800814c <HAL_I2C_Init>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8005872:	f000 f94f 	bl	8005b14 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8005876:	2100      	movs	r1, #0
 8005878:	4809      	ldr	r0, [pc, #36]	@ (80058a0 <MX_I2C1_Init+0x74>)
 800587a:	f004 fc37 	bl	800a0ec <HAL_I2CEx_ConfigAnalogFilter>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8005884:	f000 f946 	bl	8005b14 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8005888:	2100      	movs	r1, #0
 800588a:	4805      	ldr	r0, [pc, #20]	@ (80058a0 <MX_I2C1_Init+0x74>)
 800588c:	f004 fc79 	bl	800a182 <HAL_I2CEx_ConfigDigitalFilter>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8005896:	f000 f93d 	bl	8005b14 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */
//	__HAL_LINKDMA(&hi2c1, hdmarx, hdma_i2c1_rx);
	/* USER CODE END I2C1_Init 2 */

}
 800589a:	bf00      	nop
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	200001f8 	.word	0x200001f8
 80058a4:	40005400 	.word	0x40005400
 80058a8:	00b07cb4 	.word	0x00b07cb4

080058ac <MX_IPCC_Init>:
/**
 * @brief IPCC Initialization Function
 * @param None
 * @retval None
 */
static void MX_IPCC_Init(void) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 80058b0:	4b06      	ldr	r3, [pc, #24]	@ (80058cc <MX_IPCC_Init+0x20>)
 80058b2:	4a07      	ldr	r2, [pc, #28]	@ (80058d0 <MX_IPCC_Init+0x24>)
 80058b4:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK) {
 80058b6:	4805      	ldr	r0, [pc, #20]	@ (80058cc <MX_IPCC_Init+0x20>)
 80058b8:	f004 fcb0 	bl	800a21c <HAL_IPCC_Init>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <MX_IPCC_Init+0x1a>
		Error_Handler();
 80058c2:	f000 f927 	bl	8005b14 <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 80058c6:	bf00      	nop
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	200002ac 	.word	0x200002ac
 80058d0:	58000c00 	.word	0x58000c00

080058d4 <MX_RF_Init>:
/**
 * @brief RF Initialization Function
 * @param None
 * @retval None
 */
static void MX_RF_Init(void) {
 80058d4:	b480      	push	{r7}
 80058d6:	af00      	add	r7, sp, #0
	/* USER CODE END RF_Init 1 */
	/* USER CODE BEGIN RF_Init 2 */

	/* USER CODE END RF_Init 2 */

}
 80058d8:	bf00      	nop
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
	...

080058e4 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 80058e8:	4b16      	ldr	r3, [pc, #88]	@ (8005944 <MX_RTC_Init+0x60>)
 80058ea:	4a17      	ldr	r2, [pc, #92]	@ (8005948 <MX_RTC_Init+0x64>)
 80058ec:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80058ee:	4b15      	ldr	r3, [pc, #84]	@ (8005944 <MX_RTC_Init+0x60>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80058f4:	4b13      	ldr	r3, [pc, #76]	@ (8005944 <MX_RTC_Init+0x60>)
 80058f6:	220f      	movs	r2, #15
 80058f8:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80058fa:	4b12      	ldr	r3, [pc, #72]	@ (8005944 <MX_RTC_Init+0x60>)
 80058fc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8005900:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005902:	4b10      	ldr	r3, [pc, #64]	@ (8005944 <MX_RTC_Init+0x60>)
 8005904:	2200      	movs	r2, #0
 8005906:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005908:	4b0e      	ldr	r3, [pc, #56]	@ (8005944 <MX_RTC_Init+0x60>)
 800590a:	2200      	movs	r2, #0
 800590c:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <MX_RTC_Init+0x60>)
 8005910:	2200      	movs	r2, #0
 8005912:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005914:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <MX_RTC_Init+0x60>)
 8005916:	2200      	movs	r2, #0
 8005918:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 800591a:	480a      	ldr	r0, [pc, #40]	@ (8005944 <MX_RTC_Init+0x60>)
 800591c:	f006 fa8c 	bl	800be38 <HAL_RTC_Init>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <MX_RTC_Init+0x46>
		Error_Handler();
 8005926:	f000 f8f5 	bl	8005b14 <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 800592a:	2200      	movs	r2, #0
 800592c:	2100      	movs	r1, #0
 800592e:	4805      	ldr	r0, [pc, #20]	@ (8005944 <MX_RTC_Init+0x60>)
 8005930:	f006 fb82 	bl	800c038 <HAL_RTCEx_SetWakeUpTimer_IT>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <MX_RTC_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 800593a:	f000 f8eb 	bl	8005b14 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 800593e:	bf00      	nop
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	200002e8 	.word	0x200002e8
 8005948:	40002800 	.word	0x40002800

0800594c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005952:	f107 0310 	add.w	r3, r7, #16
 8005956:	2200      	movs	r2, #0
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	605a      	str	r2, [r3, #4]
 800595c:	609a      	str	r2, [r3, #8]
 800595e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005960:	1d3b      	adds	r3, r7, #4
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	605a      	str	r2, [r3, #4]
 8005968:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800596a:	4b1e      	ldr	r3, [pc, #120]	@ (80059e4 <MX_TIM2_Init+0x98>)
 800596c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005970:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 99;
 8005972:	4b1c      	ldr	r3, [pc, #112]	@ (80059e4 <MX_TIM2_Init+0x98>)
 8005974:	2263      	movs	r2, #99	@ 0x63
 8005976:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005978:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <MX_TIM2_Init+0x98>)
 800597a:	2200      	movs	r2, #0
 800597c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffffffff;
 800597e:	4b19      	ldr	r3, [pc, #100]	@ (80059e4 <MX_TIM2_Init+0x98>)
 8005980:	f04f 32ff 	mov.w	r2, #4294967295
 8005984:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005986:	4b17      	ldr	r3, [pc, #92]	@ (80059e4 <MX_TIM2_Init+0x98>)
 8005988:	2200      	movs	r2, #0
 800598a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800598c:	4b15      	ldr	r3, [pc, #84]	@ (80059e4 <MX_TIM2_Init+0x98>)
 800598e:	2200      	movs	r2, #0
 8005990:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8005992:	4814      	ldr	r0, [pc, #80]	@ (80059e4 <MX_TIM2_Init+0x98>)
 8005994:	f006 fc0c 	bl	800c1b0 <HAL_TIM_Base_Init>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d001      	beq.n	80059a2 <MX_TIM2_Init+0x56>
		Error_Handler();
 800599e:	f000 f8b9 	bl	8005b14 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059a6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80059a8:	f107 0310 	add.w	r3, r7, #16
 80059ac:	4619      	mov	r1, r3
 80059ae:	480d      	ldr	r0, [pc, #52]	@ (80059e4 <MX_TIM2_Init+0x98>)
 80059b0:	f006 fc9c 	bl	800c2ec <HAL_TIM_ConfigClockSource>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <MX_TIM2_Init+0x72>
		Error_Handler();
 80059ba:	f000 f8ab 	bl	8005b14 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059be:	2300      	movs	r3, #0
 80059c0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80059c6:	1d3b      	adds	r3, r7, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4806      	ldr	r0, [pc, #24]	@ (80059e4 <MX_TIM2_Init+0x98>)
 80059cc:	f006 fe64 	bl	800c698 <HAL_TIMEx_MasterConfigSynchronization>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 80059d6:	f000 f89d 	bl	8005b14 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80059da:	bf00      	nop
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	2000030c 	.word	0x2000030c

080059e8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 80059ec:	2004      	movs	r0, #4
 80059ee:	f7fd fdc9 	bl	8003584 <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_DMA1_CLK_ENABLE();
 80059f2:	2001      	movs	r0, #1
 80059f4:	f7fd fdc6 	bl	8003584 <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA1_Channel7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80059f8:	2200      	movs	r2, #0
 80059fa:	2100      	movs	r1, #0
 80059fc:	2011      	movs	r0, #17
 80059fe:	f001 fe9e 	bl	800773e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8005a02:	2011      	movs	r0, #17
 8005a04:	f001 feb5 	bl	8007772 <HAL_NVIC_EnableIRQ>
	/* DMAMUX1_OVR_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	203e      	movs	r0, #62	@ 0x3e
 8005a0e:	f001 fe96 	bl	800773e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8005a12:	203e      	movs	r0, #62	@ 0x3e
 8005a14:	f001 fead 	bl	8007772 <HAL_NVIC_EnableIRQ>

}
 8005a18:	bf00      	nop
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8005a22:	1d3b      	adds	r3, r7, #4
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]
 8005a28:	605a      	str	r2, [r3, #4]
 8005a2a:	609a      	str	r2, [r3, #8]
 8005a2c:	60da      	str	r2, [r3, #12]
 8005a2e:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005a30:	2004      	movs	r0, #4
 8005a32:	f7fd fdc0 	bl	80035b6 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005a36:	2002      	movs	r0, #2
 8005a38:	f7fd fdbd 	bl	80035b6 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	f7fd fdba 	bl	80035b6 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8005a42:	2008      	movs	r0, #8
 8005a44:	f7fd fdb7 	bl	80035b6 <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6 | GPIO_PIN_7, GPIO_PIN_RESET);
 8005a48:	2200      	movs	r2, #0
 8005a4a:	21c0      	movs	r1, #192	@ 0xc0
 8005a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a50:	f002 fb26 	bl	80080a0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD2_Pin | LD3_Pin | LD1_Pin, GPIO_PIN_RESET);
 8005a54:	2200      	movs	r2, #0
 8005a56:	2123      	movs	r1, #35	@ 0x23
 8005a58:	482b      	ldr	r0, [pc, #172]	@ (8005b08 <MX_GPIO_Init+0xec>)
 8005a5a:	f002 fb21 	bl	80080a0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA6 PA7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8005a5e:	23c0      	movs	r3, #192	@ 0xc0
 8005a60:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a62:	2301      	movs	r3, #1
 8005a64:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a6e:	1d3b      	adds	r3, r7, #4
 8005a70:	4619      	mov	r1, r3
 8005a72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a76:	f002 f9a3 	bl	8007dc0 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8005a7a:	2310      	movs	r3, #16
 8005a7c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a82:	2301      	movs	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005a86:	1d3b      	adds	r3, r7, #4
 8005a88:	4619      	mov	r1, r3
 8005a8a:	4820      	ldr	r0, [pc, #128]	@ (8005b0c <MX_GPIO_Init+0xf0>)
 8005a8c:	f002 f998 	bl	8007dc0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
	GPIO_InitStruct.Pin = LD2_Pin | LD3_Pin | LD1_Pin;
 8005a90:	2323      	movs	r3, #35	@ 0x23
 8005a92:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a94:	2301      	movs	r3, #1
 8005a96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aa0:	1d3b      	adds	r3, r7, #4
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	4818      	ldr	r0, [pc, #96]	@ (8005b08 <MX_GPIO_Init+0xec>)
 8005aa6:	f002 f98b 	bl	8007dc0 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
	GPIO_InitStruct.Pin = USB_DM_Pin | USB_DP_Pin;
 8005aaa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005aae:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8005abc:	230a      	movs	r3, #10
 8005abe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ac0:	1d3b      	adds	r3, r7, #4
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ac8:	f002 f97a 	bl	8007dc0 <HAL_GPIO_Init>

	/*Configure GPIO pins : B2_Pin B3_Pin */
	GPIO_InitStruct.Pin = B2_Pin | B3_Pin;
 8005acc:	2303      	movs	r3, #3
 8005ace:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ad8:	1d3b      	adds	r3, r7, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	480c      	ldr	r0, [pc, #48]	@ (8005b10 <MX_GPIO_Init+0xf4>)
 8005ade:	f002 f96f 	bl	8007dc0 <HAL_GPIO_Init>

	/*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
	GPIO_InitStruct.Pin = STLINK_RX_Pin | STLINK_TX_Pin;
 8005ae2:	23c0      	movs	r3, #192	@ 0xc0
 8005ae4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aee:	2300      	movs	r3, #0
 8005af0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005af2:	2307      	movs	r3, #7
 8005af4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005af6:	1d3b      	adds	r3, r7, #4
 8005af8:	4619      	mov	r1, r3
 8005afa:	4803      	ldr	r0, [pc, #12]	@ (8005b08 <MX_GPIO_Init+0xec>)
 8005afc:	f002 f960 	bl	8007dc0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8005b00:	bf00      	nop
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	48000400 	.word	0x48000400
 8005b0c:	48000800 	.word	0x48000800
 8005b10:	48000c00 	.word	0x48000c00

08005b14 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005b14:	b480      	push	{r7}
 8005b16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005b18:	b672      	cpsid	i
}
 8005b1a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005b1c:	bf00      	nop
 8005b1e:	e7fd      	b.n	8005b1c <Error_Handler+0x8>

08005b20 <f3x3matrixAeqI>:
#define Y 1
#define Z 2

// function sets the 3x3 matrix A to the identity matrix
void f3x3matrixAeqI(float A[][3])
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
	float *pAij;	// pointer to A[i][j]
	int8_t i, j;	// loop counters

	for (i = 0; i < 3; i++) {
 8005b28:	2300      	movs	r3, #0
 8005b2a:	72fb      	strb	r3, [r7, #11]
 8005b2c:	e032      	b.n	8005b94 <f3x3matrixAeqI+0x74>
		// set pAij to &A[i][j=0]
		pAij = A[i];
 8005b2e:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005b32:	4613      	mov	r3, r2
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	4413      	add	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4413      	add	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 3; j++) {
 8005b42:	2300      	movs	r3, #0
 8005b44:	72bb      	strb	r3, [r7, #10]
 8005b46:	e00b      	b.n	8005b60 <f3x3matrixAeqI+0x40>
			*(pAij++) = 0.0F;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	1d1a      	adds	r2, r3, #4
 8005b4c:	60fa      	str	r2, [r7, #12]
 8005b4e:	f04f 0200 	mov.w	r2, #0
 8005b52:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 3; j++) {
 8005b54:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	72bb      	strb	r3, [r7, #10]
 8005b60:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	ddef      	ble.n	8005b48 <f3x3matrixAeqI+0x28>
		}
		A[i][i] = 1.0F;
 8005b68:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	4413      	add	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	461a      	mov	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	441a      	add	r2, r3
 8005b7a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b86:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 3; i++) {
 8005b88:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	3301      	adds	r3, #1
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	72fb      	strb	r3, [r7, #11]
 8005b94:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	ddc8      	ble.n	8005b2e <f3x3matrixAeqI+0xe>
	}
}
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop
 8005ba0:	3714      	adds	r7, #20
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <fmatrixAeqI>:

// function sets the matrix A to the identity matrix
void fmatrixAeqI(float *A[], int16_t rc)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b085      	sub	sp, #20
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	807b      	strh	r3, [r7, #2]
	// rc = rows and columns in A

	float *pAij;	// pointer to A[i][j]
	int8_t i, j;	// loop counters

	for (i = 0; i < rc; i++) {
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	72fb      	strb	r3, [r7, #11]
 8005bba:	e02f      	b.n	8005c1c <fmatrixAeqI+0x72>
		// set pAij to &A[i][j=0]
		pAij = A[i];
 8005bbc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < rc; j++) {
 8005bca:	2300      	movs	r3, #0
 8005bcc:	72bb      	strb	r3, [r7, #10]
 8005bce:	e00b      	b.n	8005be8 <fmatrixAeqI+0x3e>
			*(pAij++) = 0.0F;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	1d1a      	adds	r2, r3, #4
 8005bd4:	60fa      	str	r2, [r7, #12]
 8005bd6:	f04f 0200 	mov.w	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]
		for (j = 0; j < rc; j++) {
 8005bdc:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	3301      	adds	r3, #1
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	72bb      	strb	r3, [r7, #10]
 8005be8:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005bec:	b21b      	sxth	r3, r3
 8005bee:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	dcec      	bgt.n	8005bd0 <fmatrixAeqI+0x26>
		}
		A[i][i] = 1.0F;
 8005bf6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	4413      	add	r3, r2
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4413      	add	r3, r2
 8005c0a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005c0e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < rc; i++) {
 8005c10:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	3301      	adds	r3, #1
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	72fb      	strb	r3, [r7, #11]
 8005c1c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005c20:	b21b      	sxth	r3, r3
 8005c22:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	dcc8      	bgt.n	8005bbc <fmatrixAeqI+0x12>
	}
}
 8005c2a:	bf00      	nop
 8005c2c:	bf00      	nop
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <f3x3matrixAeqScalar>:

// function sets every entry in the 3x3 matrix A to a constant scalar
void f3x3matrixAeqScalar(float A[][3], float Scalar)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	ed87 0a00 	vstr	s0, [r7]
	float *pAij;	// pointer to A[i][j]
	int8_t i, j;	// counters

	for (i = 0; i < 3; i++) {
 8005c44:	2300      	movs	r3, #0
 8005c46:	72fb      	strb	r3, [r7, #11]
 8005c48:	e021      	b.n	8005c8e <f3x3matrixAeqScalar+0x56>
		// set pAij to &A[i][j=0]
		pAij = A[i];
 8005c4a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4413      	add	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	461a      	mov	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 3; j++) {
 8005c5e:	2300      	movs	r3, #0
 8005c60:	72bb      	strb	r3, [r7, #10]
 8005c62:	e00a      	b.n	8005c7a <f3x3matrixAeqScalar+0x42>
			*(pAij++) = Scalar;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	1d1a      	adds	r2, r3, #4
 8005c68:	60fa      	str	r2, [r7, #12]
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 3; j++) {
 8005c6e:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	3301      	adds	r3, #1
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	72bb      	strb	r3, [r7, #10]
 8005c7a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	ddf0      	ble.n	8005c64 <f3x3matrixAeqScalar+0x2c>
	for (i = 0; i < 3; i++) {
 8005c82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	3301      	adds	r3, #1
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	72fb      	strb	r3, [r7, #11]
 8005c8e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	ddd9      	ble.n	8005c4a <f3x3matrixAeqScalar+0x12>
		}
	}
}
 8005c96:	bf00      	nop
 8005c98:	bf00      	nop
 8005c9a:	3714      	adds	r7, #20
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <f3x3matrixAeqAxScalar>:

// function multiplies all elements of 3x3 matrix A by the specified scalar
void f3x3matrixAeqAxScalar(float A[][3], float Scalar)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	ed87 0a00 	vstr	s0, [r7]
	float *pAij;	// pointer to A[i][j]
	int8_t i, j;	// loop counters

	for (i = 0; i < 3; i++) {
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	72fb      	strb	r3, [r7, #11]
 8005cb4:	e027      	b.n	8005d06 <f3x3matrixAeqAxScalar+0x62>
		// set pAij to &A[i][j=0]
		pAij = A[i];
 8005cb6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005cba:	4613      	mov	r3, r2
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	4413      	add	r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 3; j++) {
 8005cca:	2300      	movs	r3, #0
 8005ccc:	72bb      	strb	r3, [r7, #10]
 8005cce:	e010      	b.n	8005cf2 <f3x3matrixAeqAxScalar+0x4e>
			*(pAij++) *= Scalar;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	1d1a      	adds	r2, r3, #4
 8005cd4:	60fa      	str	r2, [r7, #12]
 8005cd6:	ed93 7a00 	vldr	s14, [r3]
 8005cda:	edd7 7a00 	vldr	s15, [r7]
 8005cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ce2:	edc3 7a00 	vstr	s15, [r3]
		for (j = 0; j < 3; j++) {
 8005ce6:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	3301      	adds	r3, #1
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	72bb      	strb	r3, [r7, #10]
 8005cf2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	ddea      	ble.n	8005cd0 <f3x3matrixAeqAxScalar+0x2c>
	for (i = 0; i < 3; i++) {
 8005cfa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	3301      	adds	r3, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	72fb      	strb	r3, [r7, #11]
 8005d06:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	ddd3      	ble.n	8005cb6 <f3x3matrixAeqAxScalar+0x12>
		}
	}
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <f3x3matrixAeqMinusA>:

// function negates all elements of 3x3 matrix A
void f3x3matrixAeqMinusA(float A[][3])
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
	float *pAij;	// pointer to A[i][j]
	int8_t i, j;	// loop counters

	for (i = 0; i < 3; i++) {
 8005d24:	2300      	movs	r3, #0
 8005d26:	72fb      	strb	r3, [r7, #11]
 8005d28:	e027      	b.n	8005d7a <f3x3matrixAeqMinusA+0x5e>
		// set pAij to &A[i][j=0]
		pAij = A[i];
 8005d2a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	4413      	add	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	461a      	mov	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 3; j++) {
 8005d3e:	2300      	movs	r3, #0
 8005d40:	72bb      	strb	r3, [r7, #10]
 8005d42:	e010      	b.n	8005d66 <f3x3matrixAeqMinusA+0x4a>
			*pAij = -*pAij;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	edd3 7a00 	vldr	s15, [r3]
 8005d4a:	eef1 7a67 	vneg.f32	s15, s15
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	edc3 7a00 	vstr	s15, [r3]
			pAij++;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	3304      	adds	r3, #4
 8005d58:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 3; j++) {
 8005d5a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	3301      	adds	r3, #1
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	72bb      	strb	r3, [r7, #10]
 8005d66:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	ddea      	ble.n	8005d44 <f3x3matrixAeqMinusA+0x28>
	for (i = 0; i < 3; i++) {
 8005d6e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	3301      	adds	r3, #1
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	72fb      	strb	r3, [r7, #11]
 8005d7a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	ddd3      	ble.n	8005d2a <f3x3matrixAeqMinusA+0xe>
		}
	}
}
 8005d82:	bf00      	nop
 8005d84:	bf00      	nop
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <f3x3matrixAeqInvSymB>:

// function directly calculates the symmetric inverse of a symmetric 3x3 matrix
// only the on and above diagonal terms in B are used and need to be specified
void f3x3matrixAeqInvSymB(float A[][3], float B[][3])
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
	float fB12B02mB01B22;	// B[1][2] * B[0][2] - B[0][1] * B[2][2]
	float fB01B12mB11B02;	// B[0][1] * B[1][2] - B[1][1] * B[0][2]
	float ftmp;				// determinant and then reciprocal

	// calculate useful products
	fB11B22mB12B12 = B[1][1] * B[2][2] - B[1][2] * B[1][2];
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	330c      	adds	r3, #12
 8005d9e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	3318      	adds	r3, #24
 8005da6:	edd3 7a02 	vldr	s15, [r3, #8]
 8005daa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	330c      	adds	r3, #12
 8005db2:	edd3 6a02 	vldr	s13, [r3, #8]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	330c      	adds	r3, #12
 8005dba:	edd3 7a02 	vldr	s15, [r3, #8]
 8005dbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dc6:	edc7 7a05 	vstr	s15, [r7, #20]
	fB12B02mB01B22 = B[1][2] * B[0][2] - B[0][1] * B[2][2];
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	ed93 7a02 	vldr	s14, [r3, #8]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	edd3 7a02 	vldr	s15, [r3, #8]
 8005dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	edd3 6a01 	vldr	s13, [r3, #4]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	3318      	adds	r3, #24
 8005de6:	edd3 7a02 	vldr	s15, [r3, #8]
 8005dea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005df2:	edc7 7a04 	vstr	s15, [r7, #16]
	fB01B12mB11B02 = B[0][1] * B[1][2] - B[1][1] * B[0][2];
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	ed93 7a01 	vldr	s14, [r3, #4]
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	330c      	adds	r3, #12
 8005e00:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	330c      	adds	r3, #12
 8005e0c:	edd3 6a01 	vldr	s13, [r3, #4]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e1e:	edc7 7a03 	vstr	s15, [r7, #12]

	// set ftmp to the determinant of the input matrix B
	ftmp = B[0][0] * fB11B22mB12B12 + B[0][1] * fB12B02mB01B22 + B[0][2] * fB01B12mB11B02;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	ed93 7a00 	vldr	s14, [r3]
 8005e28:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	edd3 6a01 	vldr	s13, [r3, #4]
 8005e36:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	edd3 6a02 	vldr	s13, [r3, #8]
 8005e48:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e54:	edc7 7a02 	vstr	s15, [r7, #8]

	// set A to the inverse of B for any determinant except zero
	if (ftmp != 0.0F) {
 8005e58:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e5c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e64:	f000 8083 	beq.w	8005f6e <f3x3matrixAeqInvSymB+0x1de>
		ftmp = 1.0F / ftmp;
 8005e68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e6c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e74:	edc7 7a02 	vstr	s15, [r7, #8]
		A[0][0] = fB11B22mB12B12 * ftmp;
 8005e78:	ed97 7a05 	vldr	s14, [r7, #20]
 8005e7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	edc3 7a00 	vstr	s15, [r3]
		A[1][0] = A[0][1] = fB12B02mB01B22 * ftmp;
 8005e8a:	ed97 7a04 	vldr	s14, [r7, #16]
 8005e8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	edc3 7a01 	vstr	s15, [r3, #4]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	330c      	adds	r3, #12
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	6852      	ldr	r2, [r2, #4]
 8005ea4:	601a      	str	r2, [r3, #0]
		A[2][0] = A[0][2] = fB01B12mB11B02 * ftmp;
 8005ea6:	ed97 7a03 	vldr	s14, [r7, #12]
 8005eaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8005eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	edc3 7a02 	vstr	s15, [r3, #8]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3318      	adds	r3, #24
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	6892      	ldr	r2, [r2, #8]
 8005ec0:	601a      	str	r2, [r3, #0]
		A[1][1] = (B[0][0] * B[2][2] - B[0][2] * B[0][2]) * ftmp;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	ed93 7a00 	vldr	s14, [r3]
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	3318      	adds	r3, #24
 8005ecc:	edd3 7a02 	vldr	s15, [r3, #8]
 8005ed0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	edd3 6a02 	vldr	s13, [r3, #8]
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	edd3 7a02 	vldr	s15, [r3, #8]
 8005ee0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ee4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	330c      	adds	r3, #12
 8005eec:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef4:	edc3 7a01 	vstr	s15, [r3, #4]
		A[2][1] = A[1][2] = (B[0][2] * B[0][1] - B[0][0] * B[1][2]) * ftmp;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	ed93 7a02 	vldr	s14, [r3, #8]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	edd3 7a01 	vldr	s15, [r3, #4]
 8005f04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	edd3 6a00 	vldr	s13, [r3]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	330c      	adds	r3, #12
 8005f12:	edd3 7a02 	vldr	s15, [r3, #8]
 8005f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	330c      	adds	r3, #12
 8005f22:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f2a:	edc3 7a02 	vstr	s15, [r3, #8]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	3218      	adds	r2, #24
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	6053      	str	r3, [r2, #4]
		A[2][2] = (B[0][0] * B[1][1] - B[0][1] * B[0][1]) * ftmp;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	ed93 7a00 	vldr	s14, [r3]
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	330c      	adds	r3, #12
 8005f40:	edd3 7a01 	vldr	s15, [r3, #4]
 8005f44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	edd3 6a01 	vldr	s13, [r3, #4]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	edd3 7a01 	vldr	s15, [r3, #4]
 8005f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3318      	adds	r3, #24
 8005f60:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f68:	edc3 7a02 	vstr	s15, [r3, #8]
	} else {
		// provide the identity matrix if the determinant is zero
		f3x3matrixAeqI(A);
	}
}
 8005f6c:	e002      	b.n	8005f74 <f3x3matrixAeqInvSymB+0x1e4>
		f3x3matrixAeqI(A);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f7ff fdd6 	bl	8005b20 <f3x3matrixAeqI>
}
 8005f74:	bf00      	nop
 8005f76:	3718      	adds	r7, #24
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <f3x3matrixDetA>:

// function calculates the determinant of a 3x3 matrix
float f3x3matrixDetA(float A[][3])
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
	return (A[X][X] * (A[Y][Y] * A[Z][Z] - A[Y][Z] * A[Z][Y]) +
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	ed93 7a00 	vldr	s14, [r3]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	edd3 6a01 	vldr	s13, [r3, #4]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	3318      	adds	r3, #24
 8005f96:	edd3 7a02 	vldr	s15, [r3, #8]
 8005f9a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	330c      	adds	r3, #12
 8005fa2:	ed93 6a02 	vldr	s12, [r3, #8]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	3318      	adds	r3, #24
 8005faa:	edd3 7a01 	vldr	s15, [r3, #4]
 8005fae:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005fb2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
			A[X][Y] * (A[Y][Z] * A[Z][X] - A[Y][X] * A[Z][Z]) +
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	edd3 6a01 	vldr	s13, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	330c      	adds	r3, #12
 8005fc4:	ed93 6a02 	vldr	s12, [r3, #8]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	3318      	adds	r3, #24
 8005fcc:	edd3 7a00 	vldr	s15, [r3]
 8005fd0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	330c      	adds	r3, #12
 8005fd8:	edd3 5a00 	vldr	s11, [r3]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3318      	adds	r3, #24
 8005fe0:	edd3 7a02 	vldr	s15, [r3, #8]
 8005fe4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8005fe8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005fec:	ee66 7aa7 	vmul.f32	s15, s13, s15
	return (A[X][X] * (A[Y][Y] * A[Z][Z] - A[Y][Z] * A[Z][Y]) +
 8005ff0:	ee37 7a27 	vadd.f32	s14, s14, s15
			A[X][Z] * (A[Y][X] * A[Z][Y] - A[Y][Y] * A[Z][X]));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	edd3 6a02 	vldr	s13, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	ed93 6a00 	vldr	s12, [r3]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	3318      	adds	r3, #24
 8006006:	edd3 7a01 	vldr	s15, [r3, #4]
 800600a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	330c      	adds	r3, #12
 8006012:	edd3 5a01 	vldr	s11, [r3, #4]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	3318      	adds	r3, #24
 800601a:	edd3 7a00 	vldr	s15, [r3]
 800601e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8006022:	ee76 7a67 	vsub.f32	s15, s12, s15
 8006026:	ee66 7aa7 	vmul.f32	s15, s13, s15
			A[X][Y] * (A[Y][Z] * A[Z][X] - A[Y][X] * A[Z][Z]) +
 800602a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800602e:	eeb0 0a67 	vmov.f32	s0, s15
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <eigencompute>:
// A[][] is changed on output.
// eigval[0..n-1] returns the eigenvalues of A[][].
// eigvec[0..n-1][0..n-1] returns the normalized eigenvectors of A[][]
// the eigenvectors are not sorted by value
void eigencompute(float A[][10], float eigval[], float eigvec[][10], int8_t n)
{
 800603c:	b5b0      	push	{r4, r5, r7, lr}
 800603e:	b08c      	sub	sp, #48	@ 0x30
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	70fb      	strb	r3, [r7, #3]
	int8_t j;
	// timeout ctr for number of passes of the algorithm
	int8_t ctr;

	// initialize eigenvectors matrix and eigenvalues array
	for (ir = 0; ir < n; ir++) {
 800604a:	2300      	movs	r3, #0
 800604c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006050:	e04b      	b.n	80060ea <eigencompute+0xae>
		// loop over all columns
		for (ic = 0; ic < n; ic++) {
 8006052:	2300      	movs	r3, #0
 8006054:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006058:	e016      	b.n	8006088 <eigencompute+0x4c>
			// set on diagonal and off-diagonal elements to zero
			eigvec[ir][ic] = 0.0F;
 800605a:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800605e:	4613      	mov	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	461a      	mov	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	441a      	add	r2, r3
 800606c:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	f04f 0200 	mov.w	r2, #0
 8006078:	601a      	str	r2, [r3, #0]
		for (ic = 0; ic < n; ic++) {
 800607a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800607e:	b2db      	uxtb	r3, r3
 8006080:	3301      	adds	r3, #1
 8006082:	b2db      	uxtb	r3, r3
 8006084:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006088:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 800608c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006090:	429a      	cmp	r2, r3
 8006092:	dbe2      	blt.n	800605a <eigencompute+0x1e>
		}

		// correct the diagonal elements to 1.0
		eigvec[ir][ir] = 1.0F;
 8006094:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8006098:	4613      	mov	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	461a      	mov	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	441a      	add	r2, r3
 80060a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	4413      	add	r3, r2
 80060ae:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80060b2:	601a      	str	r2, [r3, #0]

		// initialize the array of eigenvalues to the diagonal elements of m
		eigval[ir] = A[ir][ir];
 80060b4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80060b8:	4613      	mov	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	00db      	lsls	r3, r3, #3
 80060c0:	461a      	mov	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	1899      	adds	r1, r3, r2
 80060c6:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80060ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	68b8      	ldr	r0, [r7, #8]
 80060d2:	4403      	add	r3, r0
 80060d4:	0092      	lsls	r2, r2, #2
 80060d6:	440a      	add	r2, r1
 80060d8:	6812      	ldr	r2, [r2, #0]
 80060da:	601a      	str	r2, [r3, #0]
	for (ir = 0; ir < n; ir++) {
 80060dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	3301      	adds	r3, #1
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80060ea:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80060ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	dbad      	blt.n	8006052 <eigencompute+0x16>
	}

	// initialize the counter and loop until converged or NITERATIONS reached
	ctr = 0;
 80060f6:	2300      	movs	r3, #0
 80060f8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	do {
		// compute the absolute value of the above diagonal elements as exit criterion
		residue = 0.0F;
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	62bb      	str	r3, [r7, #40]	@ 0x28
		// loop over rows excluding last row
		for (ir = 0; ir < n - 1; ir++) {
 8006102:	2300      	movs	r3, #0
 8006104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006108:	e031      	b.n	800616e <eigencompute+0x132>
			// loop over above diagonal columns
			for (ic = ir + 1; ic < n; ic++) {
 800610a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800610e:	3301      	adds	r3, #1
 8006110:	b2db      	uxtb	r3, r3
 8006112:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006116:	e01d      	b.n	8006154 <eigencompute+0x118>
				// accumulate the residual off diagonal terms which are being driven to zero
				residue += fabs(A[ir][ic]);
 8006118:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	00db      	lsls	r3, r3, #3
 8006124:	461a      	mov	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	441a      	add	r2, r3
 800612a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	edd3 7a00 	vldr	s15, [r3]
 8006136:	eef0 7ae7 	vabs.f32	s15, s15
 800613a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800613e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006142:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			for (ic = ir + 1; ic < n; ic++) {
 8006146:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800614a:	b2db      	uxtb	r3, r3
 800614c:	3301      	adds	r3, #1
 800614e:	b2db      	uxtb	r3, r3
 8006150:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006154:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8006158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800615c:	429a      	cmp	r2, r3
 800615e:	dbdb      	blt.n	8006118 <eigencompute+0xdc>
		for (ir = 0; ir < n - 1; ir++) {
 8006160:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006164:	b2db      	uxtb	r3, r3
 8006166:	3301      	adds	r3, #1
 8006168:	b2db      	uxtb	r3, r3
 800616a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800616e:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8006172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006176:	3b01      	subs	r3, #1
 8006178:	429a      	cmp	r2, r3
 800617a:	dbc6      	blt.n	800610a <eigencompute+0xce>
			}
		}

		// check if we still have work to do
		if (residue > 0.0F) {
 800617c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006180:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006188:	f340 8344 	ble.w	8006814 <eigencompute+0x7d8>
			// loop over all rows with the exception of the last row (since only rotating above diagonal elements)
			for (ir = 0; ir < n - 1; ir++) {
 800618c:	2300      	movs	r3, #0
 800618e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006192:	e337      	b.n	8006804 <eigencompute+0x7c8>
				// loop over columns ic (where ic is always greater than ir since above diagonal)
				for (ic = ir + 1; ic < n; ic++) {
 8006194:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006198:	3301      	adds	r3, #1
 800619a:	b2db      	uxtb	r3, r3
 800619c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80061a0:	e322      	b.n	80067e8 <eigencompute+0x7ac>
					// only continue with this element if the element is non-zero
					if (fabs(A[ir][ic]) > 0.0F) {
 80061a2:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80061a6:	4613      	mov	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	4413      	add	r3, r2
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	461a      	mov	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	441a      	add	r2, r3
 80061b4:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4413      	add	r3, r2
 80061bc:	edd3 7a00 	vldr	s15, [r3]
 80061c0:	eef0 7ae7 	vabs.f32	s15, s15
 80061c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80061c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061cc:	f340 8305 	ble.w	80067da <eigencompute+0x79e>
						// calculate cot(2*phi) where phi is the Jacobi rotation angle
						cot2phi = 0.5F * (eigval[ic] - eigval[ir]) / (A[ir][ic]);
 80061d0:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	4413      	add	r3, r2
 80061da:	ed93 7a00 	vldr	s14, [r3]
 80061de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	4413      	add	r3, r2
 80061e8:	edd3 7a00 	vldr	s15, [r3]
 80061ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80061f4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80061f8:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	00db      	lsls	r3, r3, #3
 8006204:	461a      	mov	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	441a      	add	r2, r3
 800620a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4413      	add	r3, r2
 8006212:	ed93 7a00 	vldr	s14, [r3]
 8006216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621a:	edc7 7a08 	vstr	s15, [r7, #32]

						// calculate tan(phi) correcting sign to ensure the smaller solution is used
						tanphi = 1.0F / (fabs(cot2phi) + sqrtf(1.0F + cot2phi * cot2phi));
 800621e:	edd7 7a08 	vldr	s15, [r7, #32]
 8006222:	eef0 7ae7 	vabs.f32	s15, s15
 8006226:	ee17 0a90 	vmov	r0, s15
 800622a:	f7fa f965 	bl	80004f8 <__aeabi_f2d>
 800622e:	4604      	mov	r4, r0
 8006230:	460d      	mov	r5, r1
 8006232:	edd7 7a08 	vldr	s15, [r7, #32]
 8006236:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800623a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800623e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006242:	eeb0 0a67 	vmov.f32	s0, s15
 8006246:	f00a ff29 	bl	801109c <sqrtf>
 800624a:	ee10 3a10 	vmov	r3, s0
 800624e:	4618      	mov	r0, r3
 8006250:	f7fa f952 	bl	80004f8 <__aeabi_f2d>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4620      	mov	r0, r4
 800625a:	4629      	mov	r1, r5
 800625c:	f7f9 ffee 	bl	800023c <__adddf3>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	f04f 0000 	mov.w	r0, #0
 8006268:	49d1      	ldr	r1, [pc, #836]	@ (80065b0 <eigencompute+0x574>)
 800626a:	f7fa fac7 	bl	80007fc <__aeabi_ddiv>
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	4610      	mov	r0, r2
 8006274:	4619      	mov	r1, r3
 8006276:	f7fa fc47 	bl	8000b08 <__aeabi_d2f>
 800627a:	4603      	mov	r3, r0
 800627c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						if (cot2phi < 0.0F) {
 800627e:	edd7 7a08 	vldr	s15, [r7, #32]
 8006282:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800628a:	d505      	bpl.n	8006298 <eigencompute+0x25c>
							tanphi = -tanphi;
 800628c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006290:	eef1 7a67 	vneg.f32	s15, s15
 8006294:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
						}

						// calculate the sine and cosine of the Jacobi rotation angle phi
						cosphi = 1.0F / sqrtf(1.0F + tanphi * tanphi);
 8006298:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800629c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80062a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062a8:	eeb0 0a67 	vmov.f32	s0, s15
 80062ac:	f00a fef6 	bl	801109c <sqrtf>
 80062b0:	eeb0 7a40 	vmov.f32	s14, s0
 80062b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062bc:	edc7 7a07 	vstr	s15, [r7, #28]
						sinphi = tanphi * cosphi;
 80062c0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80062c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80062c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062cc:	edc7 7a06 	vstr	s15, [r7, #24]

						// calculate tan(phi/2)
						tanhalfphi = sinphi / (1.0F + cosphi);
 80062d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80062d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062dc:	edd7 6a06 	vldr	s13, [r7, #24]
 80062e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062e4:	edc7 7a05 	vstr	s15, [r7, #20]

						// set tmp = tan(phi) times current matrix element used in update of leading diagonal elements
						ftmp = tanphi * A[ir][ic];
 80062e8:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80062ec:	4613      	mov	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	00db      	lsls	r3, r3, #3
 80062f4:	461a      	mov	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	441a      	add	r2, r3
 80062fa:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	edd3 7a00 	vldr	s15, [r3]
 8006306:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800630a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800630e:	edc7 7a04 	vstr	s15, [r7, #16]

						// apply the jacobi rotation to diagonal elements [ir][ir] and [ic][ic] stored in the eigenvalue array
						// eigval[ir] = eigval[ir] - tan(phi) *  A[ir][ic]
						eigval[ir] -= ftmp;
 8006312:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	4413      	add	r3, r2
 800631c:	ed93 7a00 	vldr	s14, [r3]
 8006320:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	4413      	add	r3, r2
 800632a:	edd7 7a04 	vldr	s15, [r7, #16]
 800632e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006332:	edc3 7a00 	vstr	s15, [r3]
						// eigval[ic] = eigval[ic] + tan(phi) * A[ir][ic]
						eigval[ic] += ftmp;
 8006336:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	4413      	add	r3, r2
 8006340:	ed93 7a00 	vldr	s14, [r3]
 8006344:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	4413      	add	r3, r2
 800634e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006352:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006356:	edc3 7a00 	vstr	s15, [r3]

						// by definition, applying the jacobi rotation on element ir, ic results in 0.0
						A[ir][ic] = 0.0F;
 800635a:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800635e:	4613      	mov	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4413      	add	r3, r2
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	461a      	mov	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	441a      	add	r2, r3
 800636c:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	f04f 0200 	mov.w	r2, #0
 8006378:	601a      	str	r2, [r3, #0]

						// apply the jacobi rotation to all elements of the eigenvector matrix
						for (j = 0; j < n; j++) {
 800637a:	2300      	movs	r3, #0
 800637c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006380:	e07e      	b.n	8006480 <eigencompute+0x444>
							// store eigvec[j][ir]
							ftmp = eigvec[j][ir];
 8006382:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006386:	4613      	mov	r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	00db      	lsls	r3, r3, #3
 800638e:	461a      	mov	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	441a      	add	r2, r3
 8006394:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4413      	add	r3, r2
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	613b      	str	r3, [r7, #16]
							// eigvec[j][ir] = eigvec[j][ir] - sin(phi) * (eigvec[j][ic] + tan(phi/2) * eigvec[j][ir])
							eigvec[j][ir] = ftmp - sinphi * (eigvec[j][ic] + tanhalfphi * ftmp);
 80063a0:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80063a4:	4613      	mov	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	4413      	add	r3, r2
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	461a      	mov	r2, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	441a      	add	r2, r3
 80063b2:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	ed93 7a00 	vldr	s14, [r3]
 80063be:	edd7 6a05 	vldr	s13, [r7, #20]
 80063c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80063c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80063d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d6:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80063da:	4613      	mov	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	4413      	add	r3, r2
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	461a      	mov	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	441a      	add	r2, r3
 80063e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80063ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80063f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4413      	add	r3, r2
 80063f8:	edc3 7a00 	vstr	s15, [r3]
							// eigvec[j][ic] = eigvec[j][ic] + sin(phi) * (eigvec[j][ir] - tan(phi/2) * eigvec[j][ic])
							eigvec[j][ic] = eigvec[j][ic] + sinphi * (ftmp - tanhalfphi * eigvec[j][ic]);
 80063fc:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006400:	4613      	mov	r3, r2
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	461a      	mov	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	441a      	add	r2, r3
 800640e:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	ed93 7a00 	vldr	s14, [r3]
 800641a:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 800641e:	4613      	mov	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	00db      	lsls	r3, r3, #3
 8006426:	461a      	mov	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	441a      	add	r2, r3
 800642c:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	edd3 6a00 	vldr	s13, [r3]
 8006438:	edd7 7a05 	vldr	s15, [r7, #20]
 800643c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006440:	edd7 6a04 	vldr	s13, [r7, #16]
 8006444:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006448:	edd7 7a06 	vldr	s15, [r7, #24]
 800644c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006450:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006454:	4613      	mov	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	4413      	add	r3, r2
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	461a      	mov	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	441a      	add	r2, r3
 8006462:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	4413      	add	r3, r2
 800646e:	edc3 7a00 	vstr	s15, [r3]
						for (j = 0; j < n; j++) {
 8006472:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8006476:	b2db      	uxtb	r3, r3
 8006478:	3301      	adds	r3, #1
 800647a:	b2db      	uxtb	r3, r3
 800647c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006480:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006484:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006488:	429a      	cmp	r2, r3
 800648a:	f6ff af7a 	blt.w	8006382 <eigencompute+0x346>
						}

						// apply the jacobi rotation only to those elements of matrix m that can change
						for (j = 0; j <= ir - 1; j++) {
 800648e:	2300      	movs	r3, #0
 8006490:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006494:	e07e      	b.n	8006594 <eigencompute+0x558>
							// store A[j][ir]
							ftmp = A[j][ir];
 8006496:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 800649a:	4613      	mov	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	4413      	add	r3, r2
 80064a0:	00db      	lsls	r3, r3, #3
 80064a2:	461a      	mov	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	441a      	add	r2, r3
 80064a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	613b      	str	r3, [r7, #16]
							// A[j][ir] = A[j][ir] - sin(phi) * (A[j][ic] + tan(phi/2) * A[j][ir])
							A[j][ir] = ftmp - sinphi * (A[j][ic] + tanhalfphi * ftmp);
 80064b4:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80064b8:	4613      	mov	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	00db      	lsls	r3, r3, #3
 80064c0:	461a      	mov	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	441a      	add	r2, r3
 80064c6:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	ed93 7a00 	vldr	s14, [r3]
 80064d2:	edd7 6a05 	vldr	s13, [r7, #20]
 80064d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80064da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80064e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ea:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80064ee:	4613      	mov	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4413      	add	r3, r2
 80064f4:	00db      	lsls	r3, r3, #3
 80064f6:	461a      	mov	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	441a      	add	r2, r3
 80064fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006500:	ed97 7a04 	vldr	s14, [r7, #16]
 8006504:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	4413      	add	r3, r2
 800650c:	edc3 7a00 	vstr	s15, [r3]
							// A[j][ic] = A[j][ic] + sin(phi) * (A[j][ir] - tan(phi/2) * A[j][ic])
							A[j][ic] = A[j][ic] + sinphi * (ftmp - tanhalfphi * A[j][ic]);
 8006510:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006514:	4613      	mov	r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4413      	add	r3, r2
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	461a      	mov	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	441a      	add	r2, r3
 8006522:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	ed93 7a00 	vldr	s14, [r3]
 800652e:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006532:	4613      	mov	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4413      	add	r3, r2
 8006538:	00db      	lsls	r3, r3, #3
 800653a:	461a      	mov	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	441a      	add	r2, r3
 8006540:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	edd3 6a00 	vldr	s13, [r3]
 800654c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006550:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006554:	edd7 6a04 	vldr	s13, [r7, #16]
 8006558:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800655c:	edd7 7a06 	vldr	s15, [r7, #24]
 8006560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006564:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006568:	4613      	mov	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	461a      	mov	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	441a      	add	r2, r3
 8006576:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 800657a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	edc3 7a00 	vstr	s15, [r3]
						for (j = 0; j <= ir - 1; j++) {
 8006586:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800658a:	b2db      	uxtb	r3, r3
 800658c:	3301      	adds	r3, #1
 800658e:	b2db      	uxtb	r3, r3
 8006590:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006594:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8006598:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800659c:	429a      	cmp	r2, r3
 800659e:	f73f af7a 	bgt.w	8006496 <eigencompute+0x45a>
						}
						for (j = ir + 1; j <= ic - 1; j++) {
 80065a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065a6:	3301      	adds	r3, #1
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80065ae:	e080      	b.n	80066b2 <eigencompute+0x676>
 80065b0:	3ff00000 	.word	0x3ff00000
							// store A[ir][j]
							ftmp = A[ir][j];
 80065b4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80065b8:	4613      	mov	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	00db      	lsls	r3, r3, #3
 80065c0:	461a      	mov	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	441a      	add	r2, r3
 80065c6:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	613b      	str	r3, [r7, #16]
							// A[ir][j] = A[ir][j] - sin(phi) * (A[j][ic] + tan(phi/2) * A[ir][j])
							A[ir][j] = ftmp - sinphi * (A[j][ic] + tanhalfphi * ftmp);
 80065d2:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	00db      	lsls	r3, r3, #3
 80065de:	461a      	mov	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	441a      	add	r2, r3
 80065e4:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4413      	add	r3, r2
 80065ec:	ed93 7a00 	vldr	s14, [r3]
 80065f0:	edd7 6a05 	vldr	s13, [r7, #20]
 80065f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80065f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006600:	edd7 7a06 	vldr	s15, [r7, #24]
 8006604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006608:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800660c:	4613      	mov	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	00db      	lsls	r3, r3, #3
 8006614:	461a      	mov	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	441a      	add	r2, r3
 800661a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800661e:	ed97 7a04 	vldr	s14, [r7, #16]
 8006622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	edc3 7a00 	vstr	s15, [r3]
							// A[j][ic] = A[j][ic] + sin(phi) * (A[ir][j] - tan(phi/2) * A[j][ic])
							A[j][ic] = A[j][ic] + sinphi * (ftmp - tanhalfphi * A[j][ic]);
 800662e:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006632:	4613      	mov	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4413      	add	r3, r2
 8006638:	00db      	lsls	r3, r3, #3
 800663a:	461a      	mov	r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	441a      	add	r2, r3
 8006640:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4413      	add	r3, r2
 8006648:	ed93 7a00 	vldr	s14, [r3]
 800664c:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006650:	4613      	mov	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	461a      	mov	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	441a      	add	r2, r3
 800665e:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	edd3 6a00 	vldr	s13, [r3]
 800666a:	edd7 7a05 	vldr	s15, [r7, #20]
 800666e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006672:	edd7 6a04 	vldr	s13, [r7, #16]
 8006676:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800667a:	edd7 7a06 	vldr	s15, [r7, #24]
 800667e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006682:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 8006686:	4613      	mov	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	00db      	lsls	r3, r3, #3
 800668e:	461a      	mov	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	441a      	add	r2, r3
 8006694:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8006698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	edc3 7a00 	vstr	s15, [r3]
						for (j = ir + 1; j <= ic - 1; j++) {
 80066a4:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	3301      	adds	r3, #1
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80066b2:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80066b6:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80066ba:	429a      	cmp	r2, r3
 80066bc:	f73f af7a 	bgt.w	80065b4 <eigencompute+0x578>
						}
						for (j = ic + 1; j < n; j++) {
 80066c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80066c4:	3301      	adds	r3, #1
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80066cc:	e07e      	b.n	80067cc <eigencompute+0x790>
							// store A[ir][j]
							ftmp = A[ir][j];
 80066ce:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80066d2:	4613      	mov	r3, r2
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	00db      	lsls	r3, r3, #3
 80066da:	461a      	mov	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	441a      	add	r2, r3
 80066e0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	613b      	str	r3, [r7, #16]
							// A[ir][j] = A[ir][j] - sin(phi) * (A[ic][j] + tan(phi/2) * A[ir][j])
							A[ir][j] = ftmp - sinphi * (A[ic][j] + tanhalfphi * ftmp);
 80066ec:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80066f0:	4613      	mov	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4413      	add	r3, r2
 80066f6:	00db      	lsls	r3, r3, #3
 80066f8:	461a      	mov	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	441a      	add	r2, r3
 80066fe:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	ed93 7a00 	vldr	s14, [r3]
 800670a:	edd7 6a05 	vldr	s13, [r7, #20]
 800670e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006712:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006716:	ee37 7a27 	vadd.f32	s14, s14, s15
 800671a:	edd7 7a06 	vldr	s15, [r7, #24]
 800671e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006722:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8006726:	4613      	mov	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	4413      	add	r3, r2
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	461a      	mov	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	441a      	add	r2, r3
 8006734:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8006738:	ed97 7a04 	vldr	s14, [r7, #16]
 800673c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	4413      	add	r3, r2
 8006744:	edc3 7a00 	vstr	s15, [r3]
							// A[ic][j] = A[ic][j] + sin(phi) * (A[ir][j] - tan(phi/2) * A[ic][j])
							A[ic][j] = A[ic][j] + sinphi * (ftmp - tanhalfphi * A[ic][j]);
 8006748:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 800674c:	4613      	mov	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	00db      	lsls	r3, r3, #3
 8006754:	461a      	mov	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	441a      	add	r2, r3
 800675a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	ed93 7a00 	vldr	s14, [r3]
 8006766:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 800676a:	4613      	mov	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4413      	add	r3, r2
 8006770:	00db      	lsls	r3, r3, #3
 8006772:	461a      	mov	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	441a      	add	r2, r3
 8006778:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4413      	add	r3, r2
 8006780:	edd3 6a00 	vldr	s13, [r3]
 8006784:	edd7 7a05 	vldr	s15, [r7, #20]
 8006788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800678c:	edd7 6a04 	vldr	s13, [r7, #16]
 8006790:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006794:	edd7 7a06 	vldr	s15, [r7, #24]
 8006798:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800679c:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80067a0:	4613      	mov	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	00db      	lsls	r3, r3, #3
 80067a8:	461a      	mov	r2, r3
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	441a      	add	r2, r3
 80067ae:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80067b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	edc3 7a00 	vstr	s15, [r3]
						for (j = ic + 1; j < n; j++) {
 80067be:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	3301      	adds	r3, #1
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80067cc:	f997 2025 	ldrsb.w	r2, [r7, #37]	@ 0x25
 80067d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	f6ff af7a 	blt.w	80066ce <eigencompute+0x692>
				for (ic = ir + 1; ic < n; ic++) {
 80067da:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	3301      	adds	r3, #1
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80067e8:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80067ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	f6ff acd6 	blt.w	80061a2 <eigencompute+0x166>
			for (ir = 0; ir < n - 1; ir++) {
 80067f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	3301      	adds	r3, #1
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006804:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8006808:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800680c:	3b01      	subs	r3, #1
 800680e:	429a      	cmp	r2, r3
 8006810:	f6ff acc0 	blt.w	8006194 <eigencompute+0x158>
						}
					}   // end of test for matrix element already zero
				}   // end of loop over columns
			}   // end of loop over rows
		}  // end of test for non-zero residue
	} while ((residue > 0.0F) && (ctr++ < NITERATIONS)); // end of main loop
 8006814:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800681c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006820:	dc00      	bgt.n	8006824 <eigencompute+0x7e8>
}
 8006822:	e009      	b.n	8006838 <eigencompute+0x7fc>
	} while ((residue > 0.0F) && (ctr++ < NITERATIONS)); // end of main loop
 8006824:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8006828:	b2da      	uxtb	r2, r3
 800682a:	3201      	adds	r2, #1
 800682c:	b2d2      	uxtb	r2, r2
 800682e:	f887 2024 	strb.w	r2, [r7, #36]	@ 0x24
 8006832:	2b0e      	cmp	r3, #14
 8006834:	f77f ac62 	ble.w	80060fc <eigencompute+0xc0>
}
 8006838:	bf00      	nop
 800683a:	3730      	adds	r7, #48	@ 0x30
 800683c:	46bd      	mov	sp, r7
 800683e:	bdb0      	pop	{r4, r5, r7, pc}

08006840 <fmatrixAeqInvA>:

// function uses Gauss-Jordan elimination to compute the inverse of matrix A in situ
// on exit, A is replaced with its inverse
void fmatrixAeqInvA(float *A[], int8_t iColInd[], int8_t iRowInd[], int8_t iPivot[], int8_t isize)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b08a      	sub	sp, #40	@ 0x28
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
 800684c:	603b      	str	r3, [r7, #0]
	float ftmp;						// temporary variable used in swaps
	int8_t i, j, k, l, m;			// index counters
	int8_t iPivotRow, iPivotCol;	// row and column of pivot element

	// to avoid compiler warnings
	iPivotRow = iPivotCol = 0;
 800684e:	2300      	movs	r3, #0
 8006850:	777b      	strb	r3, [r7, #29]
 8006852:	7f7b      	ldrb	r3, [r7, #29]
 8006854:	77bb      	strb	r3, [r7, #30]

	// initialize the pivot array to 0
	for (j = 0; j < isize; j++) {
 8006856:	2300      	movs	r3, #0
 8006858:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800685c:	e00c      	b.n	8006878 <fmatrixAeqInvA+0x38>
		iPivot[j] = 0;
 800685e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006862:	683a      	ldr	r2, [r7, #0]
 8006864:	4413      	add	r3, r2
 8006866:	2200      	movs	r2, #0
 8006868:	701a      	strb	r2, [r3, #0]
	for (j = 0; j < isize; j++) {
 800686a:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800686e:	b2db      	uxtb	r3, r3
 8006870:	3301      	adds	r3, #1
 8006872:	b2db      	uxtb	r3, r3
 8006874:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006878:	f997 2022 	ldrsb.w	r2, [r7, #34]	@ 0x22
 800687c:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006880:	429a      	cmp	r2, r3
 8006882:	dbec      	blt.n	800685e <fmatrixAeqInvA+0x1e>
	}

	// main loop i over the dimensions of the square matrix A
	for (i = 0; i < isize; i++) {
 8006884:	2300      	movs	r3, #0
 8006886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800688a:	e1a1      	b.n	8006bd0 <fmatrixAeqInvA+0x390>
		// zero the largest element found for pivoting
		largest = 0.0F;
 800688c:	f04f 0300 	mov.w	r3, #0
 8006890:	627b      	str	r3, [r7, #36]	@ 0x24
		// loop over candidate rows j
		for (j = 0; j < isize; j++) {
 8006892:	2300      	movs	r3, #0
 8006894:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006898:	e063      	b.n	8006962 <fmatrixAeqInvA+0x122>
			// check if row j has been previously pivoted
			if (iPivot[j] != 1) {
 800689a:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	4413      	add	r3, r2
 80068a2:	f993 3000 	ldrsb.w	r3, [r3]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d054      	beq.n	8006954 <fmatrixAeqInvA+0x114>
				// loop over candidate columns k
				for (k = 0; k < isize; k++) {
 80068aa:	2300      	movs	r3, #0
 80068ac:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80068b0:	e04a      	b.n	8006948 <fmatrixAeqInvA+0x108>
					// check if column k has previously been pivoted
					if (iPivot[k] == 0) {
 80068b2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	4413      	add	r3, r2
 80068ba:	f993 3000 	ldrsb.w	r3, [r3]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d12b      	bne.n	800691a <fmatrixAeqInvA+0xda>
						// check if the pivot element is the largest found so far
						if (fabs(A[j][k]) >= largest) {
 80068c2:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4413      	add	r3, r2
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	4413      	add	r3, r2
 80068d6:	edd3 7a00 	vldr	s15, [r3]
 80068da:	eef0 7ae7 	vabs.f32	s15, s15
 80068de:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80068e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80068e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ea:	d826      	bhi.n	800693a <fmatrixAeqInvA+0xfa>
							// and store this location as the current best candidate for pivoting
							iPivotRow = j;
 80068ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80068f0:	77bb      	strb	r3, [r7, #30]
							iPivotCol = k;
 80068f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80068f6:	777b      	strb	r3, [r7, #29]
							largest = (float) fabs(A[iPivotRow][iPivotCol]);
 80068f8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	4413      	add	r3, r2
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	edd3 7a00 	vldr	s15, [r3]
 8006910:	eef0 7ae7 	vabs.f32	s15, s15
 8006914:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8006918:	e00f      	b.n	800693a <fmatrixAeqInvA+0xfa>
						}
					} else if (iPivot[k] > 1) {
 800691a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800691e:	683a      	ldr	r2, [r7, #0]
 8006920:	4413      	add	r3, r2
 8006922:	f993 3000 	ldrsb.w	r3, [r3]
 8006926:	2b01      	cmp	r3, #1
 8006928:	dd07      	ble.n	800693a <fmatrixAeqInvA+0xfa>
						// zero determinant situation: exit with identity matrix
						fmatrixAeqI(A, isize);
 800692a:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 800692e:	b21b      	sxth	r3, r3
 8006930:	4619      	mov	r1, r3
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f7ff f939 	bl	8005baa <fmatrixAeqI>
						return;
 8006938:	e1b6      	b.n	8006ca8 <fmatrixAeqInvA+0x468>
				for (k = 0; k < isize; k++) {
 800693a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800693e:	b2db      	uxtb	r3, r3
 8006940:	3301      	adds	r3, #1
 8006942:	b2db      	uxtb	r3, r3
 8006944:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8006948:	f997 2021 	ldrsb.w	r2, [r7, #33]	@ 0x21
 800694c:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006950:	429a      	cmp	r2, r3
 8006952:	dbae      	blt.n	80068b2 <fmatrixAeqInvA+0x72>
		for (j = 0; j < isize; j++) {
 8006954:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006958:	b2db      	uxtb	r3, r3
 800695a:	3301      	adds	r3, #1
 800695c:	b2db      	uxtb	r3, r3
 800695e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006962:	f997 2022 	ldrsb.w	r2, [r7, #34]	@ 0x22
 8006966:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 800696a:	429a      	cmp	r2, r3
 800696c:	db95      	blt.n	800689a <fmatrixAeqInvA+0x5a>
					}
				}
			}
		}
		// increment the entry in iPivot to denote it has been selected for pivoting
		iPivot[iPivotCol]++;
 800696e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	4413      	add	r3, r2
 8006976:	f993 2000 	ldrsb.w	r2, [r3]
 800697a:	b2d2      	uxtb	r2, r2
 800697c:	3201      	adds	r2, #1
 800697e:	b2d2      	uxtb	r2, r2
 8006980:	b252      	sxtb	r2, r2
 8006982:	701a      	strb	r2, [r3, #0]

		// check the pivot rows iPivotRow and iPivotCol are not the same before swapping
		if (iPivotRow != iPivotCol) {
 8006984:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8006988:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800698c:	429a      	cmp	r2, r3
 800698e:	d03e      	beq.n	8006a0e <fmatrixAeqInvA+0x1ce>
			// loop over columns l
			for (l = 0; l < isize; l++) {
 8006990:	2300      	movs	r3, #0
 8006992:	f887 3020 	strb.w	r3, [r7, #32]
 8006996:	e034      	b.n	8006a02 <fmatrixAeqInvA+0x1c2>
				// and swap all elements of rows iPivotRow and iPivotCol
				ftmp = A[iPivotRow][l];
 8006998:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	4413      	add	r3, r2
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	61bb      	str	r3, [r7, #24]
				A[iPivotRow][l] = A[iPivotCol][l];
 80069b0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	4413      	add	r3, r2
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	441a      	add	r2, r3
 80069c4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	68f9      	ldr	r1, [r7, #12]
 80069cc:	440b      	add	r3, r1
 80069ce:	6819      	ldr	r1, [r3, #0]
 80069d0:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	440b      	add	r3, r1
 80069d8:	6812      	ldr	r2, [r2, #0]
 80069da:	601a      	str	r2, [r3, #0]
				A[iPivotCol][l] = ftmp;
 80069dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	601a      	str	r2, [r3, #0]
			for (l = 0; l < isize; l++) {
 80069f4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	3301      	adds	r3, #1
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	f887 3020 	strb.w	r3, [r7, #32]
 8006a02:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8006a06:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	dbc4      	blt.n	8006998 <fmatrixAeqInvA+0x158>
			}
		}

		// record that on the i-th iteration rows iPivotRow and iPivotCol were swapped
		iRowInd[i] = iPivotRow;
 8006a0e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	4413      	add	r3, r2
 8006a16:	7fba      	ldrb	r2, [r7, #30]
 8006a18:	701a      	strb	r2, [r3, #0]
		iColInd[i] = iPivotCol;
 8006a1a:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	4413      	add	r3, r2
 8006a22:	7f7a      	ldrb	r2, [r7, #29]
 8006a24:	701a      	strb	r2, [r3, #0]

		// check for zero on-diagonal element (singular matrix) and return with identity matrix if detected
		if (A[iPivotCol][iPivotCol] == 0.0F) {
 8006a26:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4413      	add	r3, r2
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	4413      	add	r3, r2
 8006a3a:	edd3 7a00 	vldr	s15, [r3]
 8006a3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a46:	d107      	bne.n	8006a58 <fmatrixAeqInvA+0x218>
			// zero determinant situation: exit with identity matrix
			fmatrixAeqI(A, isize);
 8006a48:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006a4c:	b21b      	sxth	r3, r3
 8006a4e:	4619      	mov	r1, r3
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f7ff f8aa 	bl	8005baa <fmatrixAeqI>
			return;
 8006a56:	e127      	b.n	8006ca8 <fmatrixAeqInvA+0x468>
		}

		// calculate the reciprocal of the pivot element knowing it's non-zero
		recippiv = 1.0F / A[iPivotCol][iPivotCol];
 8006a58:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	4413      	add	r3, r2
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4413      	add	r3, r2
 8006a6c:	ed93 7a00 	vldr	s14, [r3]
 8006a70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a78:	edc7 7a05 	vstr	s15, [r7, #20]
		// by definition, the diagonal element normalizes to 1
		A[iPivotCol][iPivotCol] = 1.0F;
 8006a7c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	4413      	add	r3, r2
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	4413      	add	r3, r2
 8006a90:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006a94:	601a      	str	r2, [r3, #0]
		// multiply all of row iPivotCol by the reciprocal of the pivot element including the diagonal element
		// the diagonal element A[iPivotCol][iPivotCol] now has value equal to the reciprocal of its previous value
		for (l = 0; l < isize; l++) {
 8006a96:	2300      	movs	r3, #0
 8006a98:	f887 3020 	strb.w	r3, [r7, #32]
 8006a9c:	e022      	b.n	8006ae4 <fmatrixAeqInvA+0x2a4>
			A[iPivotCol][l] *= recippiv;
 8006a9e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	4413      	add	r3, r2
 8006ab2:	ed93 7a00 	vldr	s14, [r3]
 8006ab6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4413      	add	r3, r2
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	edd7 7a05 	vldr	s15, [r7, #20]
 8006ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ad2:	edc3 7a00 	vstr	s15, [r3]
		for (l = 0; l < isize; l++) {
 8006ad6:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	3301      	adds	r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	f887 3020 	strb.w	r3, [r7, #32]
 8006ae4:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8006ae8:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006aec:	429a      	cmp	r2, r3
 8006aee:	dbd6      	blt.n	8006a9e <fmatrixAeqInvA+0x25e>
		}
		// loop over all rows m of A
		for (m = 0; m < isize; m++) {
 8006af0:	2300      	movs	r3, #0
 8006af2:	77fb      	strb	r3, [r7, #31]
 8006af4:	e05f      	b.n	8006bb6 <fmatrixAeqInvA+0x376>
			if (m != iPivotCol) {
 8006af6:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8006afa:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d053      	beq.n	8006baa <fmatrixAeqInvA+0x36a>
				// scaling factor for this row m is in column iPivotCol
				scaling = A[m][iPivotCol];
 8006b02:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	613b      	str	r3, [r7, #16]
				// zero this element
				A[m][iPivotCol] = 0.0F;
 8006b1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	4413      	add	r3, r2
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f04f 0200 	mov.w	r2, #0
 8006b32:	601a      	str	r2, [r3, #0]
				// loop over all columns l of A and perform elimination
				for (l = 0; l < isize; l++) {
 8006b34:	2300      	movs	r3, #0
 8006b36:	f887 3020 	strb.w	r3, [r7, #32]
 8006b3a:	e030      	b.n	8006b9e <fmatrixAeqInvA+0x35e>
					A[m][l] -= A[iPivotCol][l] * scaling;
 8006b3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	4413      	add	r3, r2
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4413      	add	r3, r2
 8006b50:	ed93 7a00 	vldr	s14, [r3]
 8006b54:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	edd3 6a00 	vldr	s13, [r3]
 8006b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4413      	add	r3, r2
 8006b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b8c:	edc3 7a00 	vstr	s15, [r3]
				for (l = 0; l < isize; l++) {
 8006b90:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	3301      	adds	r3, #1
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	f887 3020 	strb.w	r3, [r7, #32]
 8006b9e:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8006ba2:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	dbc8      	blt.n	8006b3c <fmatrixAeqInvA+0x2fc>
		for (m = 0; m < isize; m++) {
 8006baa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	77fb      	strb	r3, [r7, #31]
 8006bb6:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8006bba:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	db99      	blt.n	8006af6 <fmatrixAeqInvA+0x2b6>
	for (i = 0; i < isize; i++) {
 8006bc2:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	3301      	adds	r3, #1
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd0:	f997 2023 	ldrsb.w	r2, [r7, #35]	@ 0x23
 8006bd4:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	f6ff ae57 	blt.w	800688c <fmatrixAeqInvA+0x4c>
			}
		}
	} // end of loop i over the matrix dimensions

	// finally, loop in inverse order to apply the missing column swaps
	for (l = isize - 1; l >= 0; l--) {
 8006bde:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006be2:	3b01      	subs	r3, #1
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	f887 3020 	strb.w	r3, [r7, #32]
 8006bea:	e059      	b.n	8006ca0 <fmatrixAeqInvA+0x460>
		// set i and j to the two columns to be swapped
		i = iRowInd[l];
 8006bec:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		j = iColInd[l];
 8006bfa:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	4413      	add	r3, r2
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		// check that the two columns i and j to be swapped are not the same
		if (i != j) {
 8006c08:	f997 2023 	ldrsb.w	r2, [r7, #35]	@ 0x23
 8006c0c:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d03e      	beq.n	8006c92 <fmatrixAeqInvA+0x452>
			// loop over all rows k to swap columns i and j of A
			for (k = 0; k < isize; k++) {
 8006c14:	2300      	movs	r3, #0
 8006c16:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8006c1a:	e034      	b.n	8006c86 <fmatrixAeqInvA+0x446>
				ftmp = A[k][i];
 8006c1c:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4413      	add	r3, r2
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4413      	add	r3, r2
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	61bb      	str	r3, [r7, #24]
				A[k][i] = A[k][j];
 8006c34:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	441a      	add	r2, r3
 8006c48:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	68f9      	ldr	r1, [r7, #12]
 8006c50:	440b      	add	r3, r1
 8006c52:	6819      	ldr	r1, [r3, #0]
 8006c54:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	6812      	ldr	r2, [r2, #0]
 8006c5e:	601a      	str	r2, [r3, #0]
				A[k][j] = ftmp;
 8006c60:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	4413      	add	r3, r2
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	4413      	add	r3, r2
 8006c74:	69ba      	ldr	r2, [r7, #24]
 8006c76:	601a      	str	r2, [r3, #0]
			for (k = 0; k < isize; k++) {
 8006c78:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	3301      	adds	r3, #1
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8006c86:	f997 2021 	ldrsb.w	r2, [r7, #33]	@ 0x21
 8006c8a:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	dbc4      	blt.n	8006c1c <fmatrixAeqInvA+0x3dc>
	for (l = isize - 1; l >= 0; l--) {
 8006c92:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	f887 3020 	strb.w	r3, [r7, #32]
 8006ca0:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	daa1      	bge.n	8006bec <fmatrixAeqInvA+0x3ac>
			}
		}
	}
}
 8006ca8:	3728      	adds	r7, #40	@ 0x28
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <quality_surface_gap_error>:
int gap_fuc_flag;
int gap_fuc_spheredist;

// How many surface gaps
float quality_surface_gap_error(void)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
	float error=0.0f;
 8006cb6:	f04f 0300 	mov.w	r3, #0
 8006cba:	60fb      	str	r3, [r7, #12]
	int i, num;

	gap_fuc_flag = 1;
 8006cbc:	4b25      	ldr	r3, [pc, #148]	@ (8006d54 <quality_surface_gap_error+0xa4>)
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]
	if (quality_gaps_computed) return quality_gaps_buffer;
 8006cc2:	4b25      	ldr	r3, [pc, #148]	@ (8006d58 <quality_surface_gap_error+0xa8>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <quality_surface_gap_error+0x20>
 8006cca:	4b24      	ldr	r3, [pc, #144]	@ (8006d5c <quality_surface_gap_error+0xac>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	e038      	b.n	8006d42 <quality_surface_gap_error+0x92>
	for (i=0; i < 100; i++) {
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60bb      	str	r3, [r7, #8]
 8006cd4:	e02d      	b.n	8006d32 <quality_surface_gap_error+0x82>
		num = spheredist[i];
 8006cd6:	4a22      	ldr	r2, [pc, #136]	@ (8006d60 <quality_surface_gap_error+0xb0>)
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cde:	607b      	str	r3, [r7, #4]
		gap_fuc_spheredist = num;
 8006ce0:	4a20      	ldr	r2, [pc, #128]	@ (8006d64 <quality_surface_gap_error+0xb4>)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6013      	str	r3, [r2, #0]
		if (num == 0) {
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d108      	bne.n	8006cfe <quality_surface_gap_error+0x4e>
			error += 1.0f;
 8006cec:	edd7 7a03 	vldr	s15, [r7, #12]
 8006cf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cf4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006cf8:	edc7 7a03 	vstr	s15, [r7, #12]
 8006cfc:	e016      	b.n	8006d2c <quality_surface_gap_error+0x7c>
		} else if (num == 1) {
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d108      	bne.n	8006d16 <quality_surface_gap_error+0x66>
			error += 0.2f;
 8006d04:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d08:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8006d68 <quality_surface_gap_error+0xb8>
 8006d0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d10:	edc7 7a03 	vstr	s15, [r7, #12]
 8006d14:	e00a      	b.n	8006d2c <quality_surface_gap_error+0x7c>
		} else if (num == 2) {
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b02      	cmp	r3, #2
 8006d1a:	d107      	bne.n	8006d2c <quality_surface_gap_error+0x7c>
			error += 0.01f;
 8006d1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d20:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8006d6c <quality_surface_gap_error+0xbc>
 8006d24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d28:	edc7 7a03 	vstr	s15, [r7, #12]
	for (i=0; i < 100; i++) {
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	60bb      	str	r3, [r7, #8]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2b63      	cmp	r3, #99	@ 0x63
 8006d36:	ddce      	ble.n	8006cd6 <quality_surface_gap_error+0x26>
		}
	}
	quality_gaps_buffer = error;
 8006d38:	4a08      	ldr	r2, [pc, #32]	@ (8006d5c <quality_surface_gap_error+0xac>)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6013      	str	r3, [r2, #0]
//	quality_gaps_computed = 1;
	return quality_gaps_buffer;
 8006d3e:	4b07      	ldr	r3, [pc, #28]	@ (8006d5c <quality_surface_gap_error+0xac>)
 8006d40:	681b      	ldr	r3, [r3, #0]
}
 8006d42:	ee07 3a90 	vmov	s15, r3
 8006d46:	eeb0 0a67 	vmov.f32	s0, s15
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	20001cd0 	.word	0x20001cd0
 8006d58:	20001ccc 	.word	0x20001ccc
 8006d5c:	20001cc8 	.word	0x20001cc8
 8006d60:	20001b38 	.word	0x20001b38
 8006d64:	20001cd4 	.word	0x20001cd4
 8006d68:	3e4ccccd 	.word	0x3e4ccccd
 8006d6c:	3c23d70a 	.word	0x3c23d70a

08006d70 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8006d70:	b480      	push	{r7}
 8006d72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8006d74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006d88:	bf00      	nop
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr

08006d92 <LL_AHB2_GRP1_EnableClock>:
{
 8006d92:	b480      	push	{r7}
 8006d94:	b085      	sub	sp, #20
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006da0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4013      	ands	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006db6:	68fb      	ldr	r3, [r7, #12]
}
 8006db8:	bf00      	nop
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006de0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4013      	ands	r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006de8:	68fb      	ldr	r3, [r7, #12]
}
 8006dea:	bf00      	nop
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b085      	sub	sp, #20
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e02:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006e04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006e0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e12:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4013      	ands	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
}
 8006e1c:	bf00      	nop
 8006e1e:	3714      	adds	r7, #20
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_HSEM_CLK_ENABLE();
 8006e2c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006e30:	f7ff ffc8 	bl	8006dc4 <LL_AHB3_GRP1_EnableClock>

	/* System interrupt init*/

	/* Peripheral interrupt init */
	/* HSEM_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8006e34:	2200      	movs	r2, #0
 8006e36:	2100      	movs	r1, #0
 8006e38:	202e      	movs	r0, #46	@ 0x2e
 8006e3a:	f000 fc80 	bl	800773e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8006e3e:	202e      	movs	r0, #46	@ 0x2e
 8006e40:	f000 fc97 	bl	8007772 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8006e44:	bf00      	nop
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b09c      	sub	sp, #112	@ 0x70
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8006e50:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
 8006e58:	605a      	str	r2, [r3, #4]
 8006e5a:	609a      	str	r2, [r3, #8]
 8006e5c:	60da      	str	r2, [r3, #12]
 8006e5e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8006e60:	f107 030c 	add.w	r3, r7, #12
 8006e64:	2250      	movs	r2, #80	@ 0x50
 8006e66:	2100      	movs	r1, #0
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f009 f9e8 	bl	801023e <memset>
	if (hi2c->Instance == I2C1) {
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a34      	ldr	r2, [pc, #208]	@ (8006f44 <HAL_I2C_MspInit+0xfc>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d160      	bne.n	8006f3a <HAL_I2C_MspInit+0xf2>

		/* USER CODE END I2C1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006e78:	2304      	movs	r3, #4
 8006e7a:	60fb      	str	r3, [r7, #12]
		PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006e7c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8006e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8006e82:	f107 030c 	add.w	r3, r7, #12
 8006e86:	4618      	mov	r0, r3
 8006e88:	f004 fd4f 	bl	800b92a <HAL_RCCEx_PeriphCLKConfig>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <HAL_I2C_MspInit+0x4e>
			Error_Handler();
 8006e92:	f7fe fe3f 	bl	8005b14 <Error_Handler>
		}

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8006e96:	2002      	movs	r0, #2
 8006e98:	f7ff ff7b 	bl	8006d92 <LL_AHB2_GRP1_EnableClock>
		/**I2C1 GPIO Configuration
		 PB8     ------> I2C1_SCL
		 PB9     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8006e9c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ea2:	2312      	movs	r3, #18
 8006ea4:	663b      	str	r3, [r7, #96]	@ 0x60
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	667b      	str	r3, [r7, #100]	@ 0x64
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	66bb      	str	r3, [r7, #104]	@ 0x68
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006eae:	2304      	movs	r3, #4
 8006eb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eb2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	4823      	ldr	r0, [pc, #140]	@ (8006f48 <HAL_I2C_MspInit+0x100>)
 8006eba:	f000 ff81 	bl	8007dc0 <HAL_GPIO_Init>

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 8006ebe:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006ec2:	f7ff ff98 	bl	8006df6 <LL_APB1_GRP1_EnableClock>

		/* I2C1 DMA Init */
		/* I2C1_RX Init */
		hdma_i2c1_rx.Instance = DMA1_Channel7;
 8006ec6:	4b21      	ldr	r3, [pc, #132]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ec8:	4a21      	ldr	r2, [pc, #132]	@ (8006f50 <HAL_I2C_MspInit+0x108>)
 8006eca:	601a      	str	r2, [r3, #0]
		hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8006ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ece:	220a      	movs	r2, #10
 8006ed0:	605a      	str	r2, [r3, #4]
		hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	609a      	str	r2, [r3, #8]
		hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	60da      	str	r2, [r3, #12]
		hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006ede:	4b1b      	ldr	r3, [pc, #108]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ee0:	2280      	movs	r2, #128	@ 0x80
 8006ee2:	611a      	str	r2, [r3, #16]
		hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006ee4:	4b19      	ldr	r3, [pc, #100]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	615a      	str	r2, [r3, #20]
		hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006eea:	4b18      	ldr	r3, [pc, #96]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	619a      	str	r2, [r3, #24]
		hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8006ef0:	4b16      	ldr	r3, [pc, #88]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	61da      	str	r2, [r3, #28]
		hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006ef6:	4b15      	ldr	r3, [pc, #84]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006ef8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006efc:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK) {
 8006efe:	4813      	ldr	r0, [pc, #76]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006f00:	f000 fc7c 	bl	80077fc <HAL_DMA_Init>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d001      	beq.n	8006f0e <HAL_I2C_MspInit+0xc6>
			Error_Handler();
 8006f0a:	f7fe fe03 	bl	8005b14 <Error_Handler>
		}

		__HAL_LINKDMA(hi2c, hdmarx, hdma_i2c1_rx);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a0e      	ldr	r2, [pc, #56]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006f12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006f14:	4a0d      	ldr	r2, [pc, #52]	@ (8006f4c <HAL_I2C_MspInit+0x104>)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6293      	str	r3, [r2, #40]	@ 0x28

		/* I2C1 interrupt Init */
		HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	201e      	movs	r0, #30
 8006f20:	f000 fc0d 	bl	800773e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006f24:	201e      	movs	r0, #30
 8006f26:	f000 fc24 	bl	8007772 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	201f      	movs	r0, #31
 8006f30:	f000 fc05 	bl	800773e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006f34:	201f      	movs	r0, #31
 8006f36:	f000 fc1c 	bl	8007772 <HAL_NVIC_EnableIRQ>

		/* USER CODE END I2C1_MspInit 1 */

	}

}
 8006f3a:	bf00      	nop
 8006f3c:	3770      	adds	r7, #112	@ 0x70
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	40005400 	.word	0x40005400
 8006f48:	48000400 	.word	0x48000400
 8006f4c:	2000024c 	.word	0x2000024c
 8006f50:	40020080 	.word	0x40020080

08006f54 <HAL_IPCC_MspInit>:
 * @brief IPCC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hipcc: IPCC handle pointer
 * @retval None
 */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef *hipcc) {
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
	if (hipcc->Instance == IPCC) {
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a0d      	ldr	r2, [pc, #52]	@ (8006f98 <HAL_IPCC_MspInit+0x44>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d113      	bne.n	8006f8e <HAL_IPCC_MspInit+0x3a>
		/* USER CODE BEGIN IPCC_MspInit 0 */

		/* USER CODE END IPCC_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_IPCC_CLK_ENABLE();
 8006f66:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006f6a:	f7ff ff2b 	bl	8006dc4 <LL_AHB3_GRP1_EnableClock>
		/* IPCC interrupt Init */
		HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8006f6e:	2200      	movs	r2, #0
 8006f70:	2100      	movs	r1, #0
 8006f72:	202c      	movs	r0, #44	@ 0x2c
 8006f74:	f000 fbe3 	bl	800773e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8006f78:	202c      	movs	r0, #44	@ 0x2c
 8006f7a:	f000 fbfa 	bl	8007772 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8006f7e:	2200      	movs	r2, #0
 8006f80:	2100      	movs	r1, #0
 8006f82:	202d      	movs	r0, #45	@ 0x2d
 8006f84:	f000 fbdb 	bl	800773e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8006f88:	202d      	movs	r0, #45	@ 0x2d
 8006f8a:	f000 fbf2 	bl	8007772 <HAL_NVIC_EnableIRQ>

		/* USER CODE END IPCC_MspInit 1 */

	}

}
 8006f8e:	bf00      	nop
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	58000c00 	.word	0x58000c00

08006f9c <HAL_RTC_MspInit>:
 * @brief RTC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hrtc: RTC handle pointer
 * @retval None
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc) {
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b096      	sub	sp, #88	@ 0x58
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8006fa4:	f107 0308 	add.w	r3, r7, #8
 8006fa8:	2250      	movs	r2, #80	@ 0x50
 8006faa:	2100      	movs	r1, #0
 8006fac:	4618      	mov	r0, r3
 8006fae:	f009 f946 	bl	801023e <memset>
	if (hrtc->Instance == RTC) {
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a12      	ldr	r2, [pc, #72]	@ (8007000 <HAL_RTC_MspInit+0x64>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d11d      	bne.n	8006ff8 <HAL_RTC_MspInit+0x5c>

		/* USER CODE END RTC_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006fbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006fc0:	60bb      	str	r3, [r7, #8]
		PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8006fc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8006fc8:	f107 0308 	add.w	r3, r7, #8
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f004 fcac 	bl	800b92a <HAL_RCCEx_PeriphCLKConfig>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d001      	beq.n	8006fdc <HAL_RTC_MspInit+0x40>
			Error_Handler();
 8006fd8:	f7fe fd9c 	bl	8005b14 <Error_Handler>
		}

		/* Peripheral clock enable */
		__HAL_RCC_RTC_ENABLE();
 8006fdc:	f7ff fec8 	bl	8006d70 <LL_RCC_EnableRTC>
		__HAL_RCC_RTCAPB_CLK_ENABLE();
 8006fe0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006fe4:	f7ff ff07 	bl	8006df6 <LL_APB1_GRP1_EnableClock>
		/* RTC interrupt Init */
		HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2100      	movs	r1, #0
 8006fec:	2003      	movs	r0, #3
 8006fee:	f000 fba6 	bl	800773e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8006ff2:	2003      	movs	r0, #3
 8006ff4:	f000 fbbd 	bl	8007772 <HAL_NVIC_EnableIRQ>

		/* USER CODE END RTC_MspInit 1 */

	}

}
 8006ff8:	bf00      	nop
 8006ffa:	3758      	adds	r7, #88	@ 0x58
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40002800 	.word	0x40002800

08007004 <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 8007004:	b580      	push	{r7, lr}
 8007006:	b082      	sub	sp, #8
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM2) {
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007014:	d102      	bne.n	800701c <HAL_TIM_Base_MspInit+0x18>
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8007016:	2001      	movs	r0, #1
 8007018:	f7ff feed 	bl	8006df6 <LL_APB1_GRP1_EnableClock>

		/* USER CODE END TIM2_MspInit 1 */

	}

}
 800701c:	bf00      	nop
 800701e:	3708      	adds	r7, #8
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8007028:	bf00      	nop
 800702a:	e7fd      	b.n	8007028 <NMI_Handler+0x4>

0800702c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800702c:	b480      	push	{r7}
 800702e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007030:	bf00      	nop
 8007032:	e7fd      	b.n	8007030 <HardFault_Handler+0x4>

08007034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007034:	b480      	push	{r7}
 8007036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007038:	bf00      	nop
 800703a:	e7fd      	b.n	8007038 <MemManage_Handler+0x4>

0800703c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800703c:	b480      	push	{r7}
 800703e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007040:	bf00      	nop
 8007042:	e7fd      	b.n	8007040 <BusFault_Handler+0x4>

08007044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007044:	b480      	push	{r7}
 8007046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007048:	bf00      	nop
 800704a:	e7fd      	b.n	8007048 <UsageFault_Handler+0x4>

0800704c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800704c:	b480      	push	{r7}
 800704e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007050:	bf00      	nop
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800705a:	b480      	push	{r7}
 800705c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800705e:	bf00      	nop
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007068:	b480      	push	{r7}
 800706a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800706c:	bf00      	nop
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800707a:	f000 f9ed 	bl	8007458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800707e:	bf00      	nop
 8007080:	bd80      	pop	{r7, pc}

08007082 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8007086:	f7fa fb4d 	bl	8001724 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800708a:	bf00      	nop
 800708c:	bd80      	pop	{r7, pc}
	...

08007090 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007094:	4802      	ldr	r0, [pc, #8]	@ (80070a0 <DMA1_Channel7_IRQHandler+0x10>)
 8007096:	f000 fd33 	bl	8007b00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800709a:	bf00      	nop
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	2000024c 	.word	0x2000024c

080070a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80070a8:	4802      	ldr	r0, [pc, #8]	@ (80070b4 <I2C1_EV_IRQHandler+0x10>)
 80070aa:	f001 fae5 	bl	8008678 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80070ae:	bf00      	nop
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	200001f8 	.word	0x200001f8

080070b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80070bc:	4802      	ldr	r0, [pc, #8]	@ (80070c8 <I2C1_ER_IRQHandler+0x10>)
 80070be:	f001 faf5 	bl	80086ac <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80070c2:	bf00      	nop
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	200001f8 	.word	0x200001f8

080070cc <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80070d0:	f008 fbb8 	bl	800f844 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80070d4:	bf00      	nop
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80070dc:	f008 fbe8 	bl	800f8b0 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80070e0:	bf00      	nop
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80070e8:	f001 f80c 	bl	8008104 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80070ec:	bf00      	nop
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 80070f0:	b480      	push	{r7}
 80070f2:	af00      	add	r7, sp, #0
  /* USER CODE END DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 80070f4:	bf00      	nop
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr

080070fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80070fe:	b480      	push	{r7}
 8007100:	af00      	add	r7, sp, #0
  return 1;
 8007102:	2301      	movs	r3, #1
}
 8007104:	4618      	mov	r0, r3
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <_kill>:

int _kill(int pid, int sig)
{
 800710e:	b580      	push	{r7, lr}
 8007110:	b082      	sub	sp, #8
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
 8007116:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007118:	f009 f8e0 	bl	80102dc <__errno>
 800711c:	4603      	mov	r3, r0
 800711e:	2216      	movs	r2, #22
 8007120:	601a      	str	r2, [r3, #0]
  return -1;
 8007122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007126:	4618      	mov	r0, r3
 8007128:	3708      	adds	r7, #8
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <_exit>:

void _exit (int status)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b082      	sub	sp, #8
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007136:	f04f 31ff 	mov.w	r1, #4294967295
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f7ff ffe7 	bl	800710e <_kill>
  while (1) {}    /* Make sure we hang here */
 8007140:	bf00      	nop
 8007142:	e7fd      	b.n	8007140 <_exit+0x12>

08007144 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007150:	2300      	movs	r3, #0
 8007152:	617b      	str	r3, [r7, #20]
 8007154:	e00a      	b.n	800716c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007156:	f3af 8000 	nop.w
 800715a:	4601      	mov	r1, r0
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	1c5a      	adds	r2, r3, #1
 8007160:	60ba      	str	r2, [r7, #8]
 8007162:	b2ca      	uxtb	r2, r1
 8007164:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	3301      	adds	r3, #1
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	697a      	ldr	r2, [r7, #20]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	429a      	cmp	r2, r3
 8007172:	dbf0      	blt.n	8007156 <_read+0x12>
  }

  return len;
 8007174:	687b      	ldr	r3, [r7, #4]
}
 8007176:	4618      	mov	r0, r3
 8007178:	3718      	adds	r7, #24
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}

0800717e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800717e:	b580      	push	{r7, lr}
 8007180:	b086      	sub	sp, #24
 8007182:	af00      	add	r7, sp, #0
 8007184:	60f8      	str	r0, [r7, #12]
 8007186:	60b9      	str	r1, [r7, #8]
 8007188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]
 800718e:	e009      	b.n	80071a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	60ba      	str	r2, [r7, #8]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	4618      	mov	r0, r3
 800719a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	3301      	adds	r3, #1
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	dbf1      	blt.n	8007190 <_write+0x12>
  }
  return len;
 80071ac:	687b      	ldr	r3, [r7, #4]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <_close>:

int _close(int file)
{
 80071b6:	b480      	push	{r7}
 80071b8:	b083      	sub	sp, #12
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80071be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	370c      	adds	r7, #12
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b083      	sub	sp, #12
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
 80071d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80071de:	605a      	str	r2, [r3, #4]
  return 0;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <_isatty>:

int _isatty(int file)
{
 80071ee:	b480      	push	{r7}
 80071f0:	b083      	sub	sp, #12
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80071f6:	2301      	movs	r3, #1
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
	...

08007220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b086      	sub	sp, #24
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007228:	4a14      	ldr	r2, [pc, #80]	@ (800727c <_sbrk+0x5c>)
 800722a:	4b15      	ldr	r3, [pc, #84]	@ (8007280 <_sbrk+0x60>)
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007234:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <_sbrk+0x64>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d102      	bne.n	8007242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800723c:	4b11      	ldr	r3, [pc, #68]	@ (8007284 <_sbrk+0x64>)
 800723e:	4a12      	ldr	r2, [pc, #72]	@ (8007288 <_sbrk+0x68>)
 8007240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007242:	4b10      	ldr	r3, [pc, #64]	@ (8007284 <_sbrk+0x64>)
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4413      	add	r3, r2
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	429a      	cmp	r2, r3
 800724e:	d207      	bcs.n	8007260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007250:	f009 f844 	bl	80102dc <__errno>
 8007254:	4603      	mov	r3, r0
 8007256:	220c      	movs	r2, #12
 8007258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800725a:	f04f 33ff 	mov.w	r3, #4294967295
 800725e:	e009      	b.n	8007274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007260:	4b08      	ldr	r3, [pc, #32]	@ (8007284 <_sbrk+0x64>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007266:	4b07      	ldr	r3, [pc, #28]	@ (8007284 <_sbrk+0x64>)
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4413      	add	r3, r2
 800726e:	4a05      	ldr	r2, [pc, #20]	@ (8007284 <_sbrk+0x64>)
 8007270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007272:	68fb      	ldr	r3, [r7, #12]
}
 8007274:	4618      	mov	r0, r3
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	20030000 	.word	0x20030000
 8007280:	00000400 	.word	0x00000400
 8007284:	20001cd8 	.word	0x20001cd8
 8007288:	200021e8 	.word	0x200021e8

0800728c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8007290:	4b24      	ldr	r3, [pc, #144]	@ (8007324 <SystemInit+0x98>)
 8007292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007296:	4a23      	ldr	r2, [pc, #140]	@ (8007324 <SystemInit+0x98>)
 8007298:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800729c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80072a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072aa:	f043 0301 	orr.w	r3, r3, #1
 80072ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80072b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072b4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80072b8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80072ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80072c4:	4b18      	ldr	r3, [pc, #96]	@ (8007328 <SystemInit+0x9c>)
 80072c6:	4013      	ands	r3, r2
 80072c8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80072ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072d6:	f023 0305 	bic.w	r3, r3, #5
 80072da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80072de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80072e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072ea:	f023 0301 	bic.w	r3, r3, #1
 80072ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80072f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072f6:	4a0d      	ldr	r2, [pc, #52]	@ (800732c <SystemInit+0xa0>)
 80072f8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80072fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072fe:	4a0b      	ldr	r2, [pc, #44]	@ (800732c <SystemInit+0xa0>)
 8007300:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800730c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007310:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007316:	2200      	movs	r2, #0
 8007318:	619a      	str	r2, [r3, #24]
}
 800731a:	bf00      	nop
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	e000ed00 	.word	0xe000ed00
 8007328:	faf6fefb 	.word	0xfaf6fefb
 800732c:	22041000 	.word	0x22041000

08007330 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8007330:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007332:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007334:	3304      	adds	r3, #4

08007336 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007336:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007338:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800733a:	d3f9      	bcc.n	8007330 <CopyDataInit>
  bx lr
 800733c:	4770      	bx	lr

0800733e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800733e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8007340:	3004      	adds	r0, #4

08007342 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8007342:	4288      	cmp	r0, r1
  bcc FillZerobss
 8007344:	d3fb      	bcc.n	800733e <FillZerobss>
  bx lr
 8007346:	4770      	bx	lr

08007348 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007348:	480c      	ldr	r0, [pc, #48]	@ (800737c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800734a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800734c:	f7ff ff9e 	bl	800728c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8007350:	480b      	ldr	r0, [pc, #44]	@ (8007380 <LoopForever+0x6>)
 8007352:	490c      	ldr	r1, [pc, #48]	@ (8007384 <LoopForever+0xa>)
 8007354:	4a0c      	ldr	r2, [pc, #48]	@ (8007388 <LoopForever+0xe>)
 8007356:	2300      	movs	r3, #0
 8007358:	f7ff ffed 	bl	8007336 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800735c:	480b      	ldr	r0, [pc, #44]	@ (800738c <LoopForever+0x12>)
 800735e:	490c      	ldr	r1, [pc, #48]	@ (8007390 <LoopForever+0x16>)
 8007360:	4a0c      	ldr	r2, [pc, #48]	@ (8007394 <LoopForever+0x1a>)
 8007362:	2300      	movs	r3, #0
 8007364:	f7ff ffe7 	bl	8007336 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8007368:	480b      	ldr	r0, [pc, #44]	@ (8007398 <LoopForever+0x1e>)
 800736a:	490c      	ldr	r1, [pc, #48]	@ (800739c <LoopForever+0x22>)
 800736c:	2300      	movs	r3, #0
 800736e:	f7ff ffe8 	bl	8007342 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8007372:	f008 ffb9 	bl	80102e8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8007376:	f7fe f9ab 	bl	80056d0 <main>

0800737a <LoopForever>:

LoopForever:
  b LoopForever
 800737a:	e7fe      	b.n	800737a <LoopForever>
  ldr   r0, =_estack
 800737c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8007380:	20000008 	.word	0x20000008
 8007384:	200000e0 	.word	0x200000e0
 8007388:	08011d08 	.word	0x08011d08
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800738c:	200301e4 	.word	0x200301e4
 8007390:	20030a67 	.word	0x20030a67
 8007394:	08011e26 	.word	0x08011e26
  INIT_BSS _sbss, _ebss
 8007398:	20000130 	.word	0x20000130
 800739c:	200021e8 	.word	0x200021e8

080073a0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80073a0:	e7fe      	b.n	80073a0 <ADC1_IRQHandler>
	...

080073a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80073ae:	4b0c      	ldr	r3, [pc, #48]	@ (80073e0 <HAL_Init+0x3c>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a0b      	ldr	r2, [pc, #44]	@ (80073e0 <HAL_Init+0x3c>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80073ba:	2003      	movs	r0, #3
 80073bc:	f000 f9b4 	bl	8007728 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80073c0:	2000      	movs	r0, #0
 80073c2:	f000 f80f 	bl	80073e4 <HAL_InitTick>
 80073c6:	4603      	mov	r3, r0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	71fb      	strb	r3, [r7, #7]
 80073d0:	e001      	b.n	80073d6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80073d2:	f7ff fd29 	bl	8006e28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80073d6:	79fb      	ldrb	r3, [r7, #7]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	58004000 	.word	0x58004000

080073e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80073ec:	2300      	movs	r3, #0
 80073ee:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80073f0:	4b17      	ldr	r3, [pc, #92]	@ (8007450 <HAL_InitTick+0x6c>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d024      	beq.n	8007442 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80073f8:	f004 f832 	bl	800b460 <HAL_RCC_GetHCLKFreq>
 80073fc:	4602      	mov	r2, r0
 80073fe:	4b14      	ldr	r3, [pc, #80]	@ (8007450 <HAL_InitTick+0x6c>)
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	4619      	mov	r1, r3
 8007404:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007408:	fbb3 f3f1 	udiv	r3, r3, r1
 800740c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007410:	4618      	mov	r0, r3
 8007412:	f000 f9ca 	bl	80077aa <HAL_SYSTICK_Config>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10f      	bne.n	800743c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b0f      	cmp	r3, #15
 8007420:	d809      	bhi.n	8007436 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007422:	2200      	movs	r2, #0
 8007424:	6879      	ldr	r1, [r7, #4]
 8007426:	f04f 30ff 	mov.w	r0, #4294967295
 800742a:	f000 f988 	bl	800773e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800742e:	4a09      	ldr	r2, [pc, #36]	@ (8007454 <HAL_InitTick+0x70>)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6013      	str	r3, [r2, #0]
 8007434:	e007      	b.n	8007446 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	73fb      	strb	r3, [r7, #15]
 800743a:	e004      	b.n	8007446 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	73fb      	strb	r3, [r7, #15]
 8007440:	e001      	b.n	8007446 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007446:	7bfb      	ldrb	r3, [r7, #15]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	20000058 	.word	0x20000058
 8007454:	20000054 	.word	0x20000054

08007458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007458:	b480      	push	{r7}
 800745a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800745c:	4b06      	ldr	r3, [pc, #24]	@ (8007478 <HAL_IncTick+0x20>)
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	461a      	mov	r2, r3
 8007462:	4b06      	ldr	r3, [pc, #24]	@ (800747c <HAL_IncTick+0x24>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4413      	add	r3, r2
 8007468:	4a04      	ldr	r2, [pc, #16]	@ (800747c <HAL_IncTick+0x24>)
 800746a:	6013      	str	r3, [r2, #0]
}
 800746c:	bf00      	nop
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	20000058 	.word	0x20000058
 800747c:	20001cdc 	.word	0x20001cdc

08007480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007480:	b480      	push	{r7}
 8007482:	af00      	add	r7, sp, #0
  return uwTick;
 8007484:	4b03      	ldr	r3, [pc, #12]	@ (8007494 <HAL_GetTick+0x14>)
 8007486:	681b      	ldr	r3, [r3, #0]
}
 8007488:	4618      	mov	r0, r3
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	20001cdc 	.word	0x20001cdc

08007498 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8007498:	b480      	push	{r7}
 800749a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800749c:	4b03      	ldr	r3, [pc, #12]	@ (80074ac <HAL_GetTickPrio+0x14>)
 800749e:	681b      	ldr	r3, [r3, #0]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	20000054 	.word	0x20000054

080074b0 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80074b0:	b480      	push	{r7}
 80074b2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80074b4:	4b03      	ldr	r3, [pc, #12]	@ (80074c4 <HAL_GetTickFreq+0x14>)
 80074b6:	781b      	ldrb	r3, [r3, #0]
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	20000058 	.word	0x20000058

080074c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f003 0307 	and.w	r3, r3, #7
 80074d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80074d8:	4b0c      	ldr	r3, [pc, #48]	@ (800750c <__NVIC_SetPriorityGrouping+0x44>)
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80074de:	68ba      	ldr	r2, [r7, #8]
 80074e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80074e4:	4013      	ands	r3, r2
 80074e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80074f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80074f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80074fa:	4a04      	ldr	r2, [pc, #16]	@ (800750c <__NVIC_SetPriorityGrouping+0x44>)
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	60d3      	str	r3, [r2, #12]
}
 8007500:	bf00      	nop
 8007502:	3714      	adds	r7, #20
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	e000ed00 	.word	0xe000ed00

08007510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007510:	b480      	push	{r7}
 8007512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007514:	4b04      	ldr	r3, [pc, #16]	@ (8007528 <__NVIC_GetPriorityGrouping+0x18>)
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	0a1b      	lsrs	r3, r3, #8
 800751a:	f003 0307 	and.w	r3, r3, #7
}
 800751e:	4618      	mov	r0, r3
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr
 8007528:	e000ed00 	.word	0xe000ed00

0800752c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	4603      	mov	r3, r0
 8007534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800753a:	2b00      	cmp	r3, #0
 800753c:	db0b      	blt.n	8007556 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800753e:	79fb      	ldrb	r3, [r7, #7]
 8007540:	f003 021f 	and.w	r2, r3, #31
 8007544:	4907      	ldr	r1, [pc, #28]	@ (8007564 <__NVIC_EnableIRQ+0x38>)
 8007546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800754a:	095b      	lsrs	r3, r3, #5
 800754c:	2001      	movs	r0, #1
 800754e:	fa00 f202 	lsl.w	r2, r0, r2
 8007552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	e000e100 	.word	0xe000e100

08007568 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	4603      	mov	r3, r0
 8007570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007576:	2b00      	cmp	r3, #0
 8007578:	db12      	blt.n	80075a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800757a:	79fb      	ldrb	r3, [r7, #7]
 800757c:	f003 021f 	and.w	r2, r3, #31
 8007580:	490a      	ldr	r1, [pc, #40]	@ (80075ac <__NVIC_DisableIRQ+0x44>)
 8007582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007586:	095b      	lsrs	r3, r3, #5
 8007588:	2001      	movs	r0, #1
 800758a:	fa00 f202 	lsl.w	r2, r0, r2
 800758e:	3320      	adds	r3, #32
 8007590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007594:	f3bf 8f4f 	dsb	sy
}
 8007598:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800759a:	f3bf 8f6f 	isb	sy
}
 800759e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	e000e100 	.word	0xe000e100

080075b0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	4603      	mov	r3, r0
 80075b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	db0c      	blt.n	80075dc <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075c2:	79fb      	ldrb	r3, [r7, #7]
 80075c4:	f003 021f 	and.w	r2, r3, #31
 80075c8:	4907      	ldr	r1, [pc, #28]	@ (80075e8 <__NVIC_SetPendingIRQ+0x38>)
 80075ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075ce:	095b      	lsrs	r3, r3, #5
 80075d0:	2001      	movs	r0, #1
 80075d2:	fa00 f202 	lsl.w	r2, r0, r2
 80075d6:	3340      	adds	r3, #64	@ 0x40
 80075d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	e000e100 	.word	0xe000e100

080075ec <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	4603      	mov	r3, r0
 80075f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	db0c      	blt.n	8007618 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075fe:	79fb      	ldrb	r3, [r7, #7]
 8007600:	f003 021f 	and.w	r2, r3, #31
 8007604:	4907      	ldr	r1, [pc, #28]	@ (8007624 <__NVIC_ClearPendingIRQ+0x38>)
 8007606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800760a:	095b      	lsrs	r3, r3, #5
 800760c:	2001      	movs	r0, #1
 800760e:	fa00 f202 	lsl.w	r2, r0, r2
 8007612:	3360      	adds	r3, #96	@ 0x60
 8007614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007618:	bf00      	nop
 800761a:	370c      	adds	r7, #12
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr
 8007624:	e000e100 	.word	0xe000e100

08007628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	4603      	mov	r3, r0
 8007630:	6039      	str	r1, [r7, #0]
 8007632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007638:	2b00      	cmp	r3, #0
 800763a:	db0a      	blt.n	8007652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	490c      	ldr	r1, [pc, #48]	@ (8007674 <__NVIC_SetPriority+0x4c>)
 8007642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007646:	0112      	lsls	r2, r2, #4
 8007648:	b2d2      	uxtb	r2, r2
 800764a:	440b      	add	r3, r1
 800764c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007650:	e00a      	b.n	8007668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	b2da      	uxtb	r2, r3
 8007656:	4908      	ldr	r1, [pc, #32]	@ (8007678 <__NVIC_SetPriority+0x50>)
 8007658:	79fb      	ldrb	r3, [r7, #7]
 800765a:	f003 030f 	and.w	r3, r3, #15
 800765e:	3b04      	subs	r3, #4
 8007660:	0112      	lsls	r2, r2, #4
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	440b      	add	r3, r1
 8007666:	761a      	strb	r2, [r3, #24]
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	e000e100 	.word	0xe000e100
 8007678:	e000ed00 	.word	0xe000ed00

0800767c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800767c:	b480      	push	{r7}
 800767e:	b089      	sub	sp, #36	@ 0x24
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f003 0307 	and.w	r3, r3, #7
 800768e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	f1c3 0307 	rsb	r3, r3, #7
 8007696:	2b04      	cmp	r3, #4
 8007698:	bf28      	it	cs
 800769a:	2304      	movcs	r3, #4
 800769c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	3304      	adds	r3, #4
 80076a2:	2b06      	cmp	r3, #6
 80076a4:	d902      	bls.n	80076ac <NVIC_EncodePriority+0x30>
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	3b03      	subs	r3, #3
 80076aa:	e000      	b.n	80076ae <NVIC_EncodePriority+0x32>
 80076ac:	2300      	movs	r3, #0
 80076ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076b0:	f04f 32ff 	mov.w	r2, #4294967295
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ba:	43da      	mvns	r2, r3
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	401a      	ands	r2, r3
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076c4:	f04f 31ff 	mov.w	r1, #4294967295
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	fa01 f303 	lsl.w	r3, r1, r3
 80076ce:	43d9      	mvns	r1, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076d4:	4313      	orrs	r3, r2
         );
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3724      	adds	r7, #36	@ 0x24
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
	...

080076e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3b01      	subs	r3, #1
 80076f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076f4:	d301      	bcc.n	80076fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80076f6:	2301      	movs	r3, #1
 80076f8:	e00f      	b.n	800771a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80076fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007724 <SysTick_Config+0x40>)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3b01      	subs	r3, #1
 8007700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007702:	210f      	movs	r1, #15
 8007704:	f04f 30ff 	mov.w	r0, #4294967295
 8007708:	f7ff ff8e 	bl	8007628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800770c:	4b05      	ldr	r3, [pc, #20]	@ (8007724 <SysTick_Config+0x40>)
 800770e:	2200      	movs	r2, #0
 8007710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007712:	4b04      	ldr	r3, [pc, #16]	@ (8007724 <SysTick_Config+0x40>)
 8007714:	2207      	movs	r2, #7
 8007716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	e000e010 	.word	0xe000e010

08007728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f7ff fec9 	bl	80074c8 <__NVIC_SetPriorityGrouping>
}
 8007736:	bf00      	nop
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b086      	sub	sp, #24
 8007742:	af00      	add	r7, sp, #0
 8007744:	4603      	mov	r3, r0
 8007746:	60b9      	str	r1, [r7, #8]
 8007748:	607a      	str	r2, [r7, #4]
 800774a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800774c:	f7ff fee0 	bl	8007510 <__NVIC_GetPriorityGrouping>
 8007750:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	68b9      	ldr	r1, [r7, #8]
 8007756:	6978      	ldr	r0, [r7, #20]
 8007758:	f7ff ff90 	bl	800767c <NVIC_EncodePriority>
 800775c:	4602      	mov	r2, r0
 800775e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007762:	4611      	mov	r1, r2
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ff5f 	bl	8007628 <__NVIC_SetPriority>
}
 800776a:	bf00      	nop
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b082      	sub	sp, #8
 8007776:	af00      	add	r7, sp, #0
 8007778:	4603      	mov	r3, r0
 800777a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800777c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff fed3 	bl	800752c <__NVIC_EnableIRQ>
}
 8007786:	bf00      	nop
 8007788:	3708      	adds	r7, #8
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b082      	sub	sp, #8
 8007792:	af00      	add	r7, sp, #0
 8007794:	4603      	mov	r3, r0
 8007796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800779c:	4618      	mov	r0, r3
 800779e:	f7ff fee3 	bl	8007568 <__NVIC_DisableIRQ>
}
 80077a2:	bf00      	nop
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b082      	sub	sp, #8
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7ff ff96 	bl	80076e4 <SysTick_Config>
 80077b8:	4603      	mov	r3, r0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b082      	sub	sp, #8
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	4603      	mov	r3, r0
 80077ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80077cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077d0:	4618      	mov	r0, r3
 80077d2:	f7ff feed 	bl	80075b0 <__NVIC_SetPendingIRQ>
}
 80077d6:	bf00      	nop
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	4603      	mov	r3, r0
 80077e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80077e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff fefd 	bl	80075ec <__NVIC_ClearPendingIRQ>
}
 80077f2:	bf00      	nop
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e08e      	b.n	800792c <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	461a      	mov	r2, r3
 8007814:	4b47      	ldr	r3, [pc, #284]	@ (8007934 <HAL_DMA_Init+0x138>)
 8007816:	429a      	cmp	r2, r3
 8007818:	d80f      	bhi.n	800783a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	461a      	mov	r2, r3
 8007820:	4b45      	ldr	r3, [pc, #276]	@ (8007938 <HAL_DMA_Init+0x13c>)
 8007822:	4413      	add	r3, r2
 8007824:	4a45      	ldr	r2, [pc, #276]	@ (800793c <HAL_DMA_Init+0x140>)
 8007826:	fba2 2303 	umull	r2, r3, r2, r3
 800782a:	091b      	lsrs	r3, r3, #4
 800782c:	009a      	lsls	r2, r3, #2
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a42      	ldr	r2, [pc, #264]	@ (8007940 <HAL_DMA_Init+0x144>)
 8007836:	641a      	str	r2, [r3, #64]	@ 0x40
 8007838:	e00e      	b.n	8007858 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	4b40      	ldr	r3, [pc, #256]	@ (8007944 <HAL_DMA_Init+0x148>)
 8007842:	4413      	add	r3, r2
 8007844:	4a3d      	ldr	r2, [pc, #244]	@ (800793c <HAL_DMA_Init+0x140>)
 8007846:	fba2 2303 	umull	r2, r3, r2, r3
 800784a:	091b      	lsrs	r3, r3, #4
 800784c:	009a      	lsls	r2, r3, #2
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a3c      	ldr	r2, [pc, #240]	@ (8007948 <HAL_DMA_Init+0x14c>)
 8007856:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800786e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007872:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800787c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fa24 	bl	8007cf8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078b8:	d102      	bne.n	80078c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078c8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80078cc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80078d6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d010      	beq.n	8007902 <HAL_DMA_Init+0x106>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	2b04      	cmp	r3, #4
 80078e6:	d80c      	bhi.n	8007902 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fa43 	bl	8007d74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80078fe:	605a      	str	r2, [r3, #4]
 8007900:	e008      	b.n	8007914 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40020407 	.word	0x40020407
 8007938:	bffdfff8 	.word	0xbffdfff8
 800793c:	cccccccd 	.word	0xcccccccd
 8007940:	40020000 	.word	0x40020000
 8007944:	bffdfbf8 	.word	0xbffdfbf8
 8007948:	40020400 	.word	0x40020400

0800794c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
 8007958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007964:	2b01      	cmp	r3, #1
 8007966:	d101      	bne.n	800796c <HAL_DMA_Start_IT+0x20>
 8007968:	2302      	movs	r3, #2
 800796a:	e066      	b.n	8007a3a <HAL_DMA_Start_IT+0xee>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b01      	cmp	r3, #1
 800797e:	d155      	bne.n	8007a2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0201 	bic.w	r2, r2, #1
 800799c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	68b9      	ldr	r1, [r7, #8]
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f000 f968 	bl	8007c7a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d008      	beq.n	80079c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f042 020e 	orr.w	r2, r2, #14
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	e00f      	b.n	80079e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f022 0204 	bic.w	r2, r2, #4
 80079d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f042 020a 	orr.w	r2, r2, #10
 80079e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d007      	beq.n	8007a02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d007      	beq.n	8007a1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e005      	b.n	8007a38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007a34:	2302      	movs	r3, #2
 8007a36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3718      	adds	r7, #24
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b084      	sub	sp, #16
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d005      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2204      	movs	r2, #4
 8007a5e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	73fb      	strb	r3, [r7, #15]
 8007a64:	e047      	b.n	8007af6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f022 020e 	bic.w	r2, r2, #14
 8007a74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0201 	bic.w	r2, r2, #1
 8007a84:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a9a:	f003 021c 	and.w	r2, r3, #28
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8007aa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007ab2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00c      	beq.n	8007ad6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007aca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ad4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	4798      	blx	r3
    }
  }
  return status;
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b1c:	f003 031c 	and.w	r3, r3, #28
 8007b20:	2204      	movs	r2, #4
 8007b22:	409a      	lsls	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	4013      	ands	r3, r2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d026      	beq.n	8007b7a <HAL_DMA_IRQHandler+0x7a>
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	f003 0304 	and.w	r3, r3, #4
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d021      	beq.n	8007b7a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0320 	and.w	r3, r3, #32
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d107      	bne.n	8007b54 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f022 0204 	bic.w	r2, r2, #4
 8007b52:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b58:	f003 021c 	and.w	r2, r3, #28
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b60:	2104      	movs	r1, #4
 8007b62:	fa01 f202 	lsl.w	r2, r1, r2
 8007b66:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d071      	beq.n	8007c54 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007b78:	e06c      	b.n	8007c54 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b7e:	f003 031c 	and.w	r3, r3, #28
 8007b82:	2202      	movs	r2, #2
 8007b84:	409a      	lsls	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	4013      	ands	r3, r2
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d02e      	beq.n	8007bec <HAL_DMA_IRQHandler+0xec>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f003 0302 	and.w	r3, r3, #2
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d029      	beq.n	8007bec <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0320 	and.w	r3, r3, #32
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d10b      	bne.n	8007bbe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 020a 	bic.w	r2, r2, #10
 8007bb4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bc2:	f003 021c 	and.w	r2, r3, #28
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bca:	2102      	movs	r1, #2
 8007bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8007bd0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d038      	beq.n	8007c54 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007bea:	e033      	b.n	8007c54 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bf0:	f003 031c 	and.w	r3, r3, #28
 8007bf4:	2208      	movs	r2, #8
 8007bf6:	409a      	lsls	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d02a      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x156>
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	f003 0308 	and.w	r3, r3, #8
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d025      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 020e 	bic.w	r2, r2, #14
 8007c18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c1e:	f003 021c 	and.w	r2, r3, #28
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c26:	2101      	movs	r1, #1
 8007c28:	fa01 f202 	lsl.w	r2, r1, r2
 8007c2c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d004      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop
}
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b083      	sub	sp, #12
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c6c:	b2db      	uxtb	r3, r3
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b085      	sub	sp, #20
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	60f8      	str	r0, [r7, #12]
 8007c82:	60b9      	str	r1, [r7, #8]
 8007c84:	607a      	str	r2, [r7, #4]
 8007c86:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007c90:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d004      	beq.n	8007ca4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ca2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ca8:	f003 021c 	and.w	r2, r3, #28
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8007cb6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	683a      	ldr	r2, [r7, #0]
 8007cbe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	2b10      	cmp	r3, #16
 8007cc6:	d108      	bne.n	8007cda <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007cd8:	e007      	b.n	8007cea <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	60da      	str	r2, [r3, #12]
}
 8007cea:	bf00      	nop
 8007cec:	3714      	adds	r7, #20
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
	...

08007cf8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	461a      	mov	r2, r3
 8007d06:	4b17      	ldr	r3, [pc, #92]	@ (8007d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d80a      	bhi.n	8007d22 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d10:	089b      	lsrs	r3, r3, #2
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007d18:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	6493      	str	r3, [r2, #72]	@ 0x48
 8007d20:	e007      	b.n	8007d32 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d26:	089b      	lsrs	r3, r3, #2
 8007d28:	009a      	lsls	r2, r3, #2
 8007d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8007d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007d2c:	4413      	add	r3, r2
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	3b08      	subs	r3, #8
 8007d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d40:	091b      	lsrs	r3, r3, #4
 8007d42:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a0a      	ldr	r2, [pc, #40]	@ (8007d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007d48:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f003 031f 	and.w	r3, r3, #31
 8007d50:	2201      	movs	r2, #1
 8007d52:	409a      	lsls	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007d58:	bf00      	nop
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	40020407 	.word	0x40020407
 8007d68:	4002081c 	.word	0x4002081c
 8007d6c:	cccccccd 	.word	0xcccccccd
 8007d70:	40020880 	.word	0x40020880

08007d74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d84:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4b0b      	ldr	r3, [pc, #44]	@ (8007db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007d8a:	4413      	add	r3, r2
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	461a      	mov	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a09      	ldr	r2, [pc, #36]	@ (8007dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8007d98:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	f003 0303 	and.w	r3, r3, #3
 8007da2:	2201      	movs	r2, #1
 8007da4:	409a      	lsls	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007daa:	bf00      	nop
 8007dac:	3714      	adds	r7, #20
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	1000823f 	.word	0x1000823f
 8007dbc:	40020940 	.word	0x40020940

08007dc0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b087      	sub	sp, #28
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007dce:	e14c      	b.n	800806a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007ddc:	4013      	ands	r3, r2
 8007dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 813e 	beq.w	8008064 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f003 0303 	and.w	r3, r3, #3
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d005      	beq.n	8007e00 <HAL_GPIO_Init+0x40>
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	f003 0303 	and.w	r3, r3, #3
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d130      	bne.n	8007e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	005b      	lsls	r3, r3, #1
 8007e0a:	2203      	movs	r2, #3
 8007e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e10:	43db      	mvns	r3, r3
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	4013      	ands	r3, r2
 8007e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	68da      	ldr	r2, [r3, #12]
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	005b      	lsls	r3, r3, #1
 8007e20:	fa02 f303 	lsl.w	r3, r2, r3
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007e36:	2201      	movs	r2, #1
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3e:	43db      	mvns	r3, r3
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	4013      	ands	r3, r2
 8007e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	091b      	lsrs	r3, r3, #4
 8007e4c:	f003 0201 	and.w	r2, r3, #1
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	fa02 f303 	lsl.w	r3, r2, r3
 8007e56:	693a      	ldr	r2, [r7, #16]
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	2b03      	cmp	r3, #3
 8007e6c:	d017      	beq.n	8007e9e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	005b      	lsls	r3, r3, #1
 8007e78:	2203      	movs	r2, #3
 8007e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7e:	43db      	mvns	r3, r3
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	4013      	ands	r3, r2
 8007e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	689a      	ldr	r2, [r3, #8]
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	005b      	lsls	r3, r3, #1
 8007e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f003 0303 	and.w	r3, r3, #3
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d123      	bne.n	8007ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	08da      	lsrs	r2, r3, #3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	3208      	adds	r2, #8
 8007eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f003 0307 	and.w	r3, r3, #7
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	220f      	movs	r2, #15
 8007ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec6:	43db      	mvns	r3, r3
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	4013      	ands	r3, r2
 8007ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	691a      	ldr	r2, [r3, #16]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f003 0307 	and.w	r3, r3, #7
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	fa02 f303 	lsl.w	r3, r2, r3
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	08da      	lsrs	r2, r3, #3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3208      	adds	r2, #8
 8007eec:	6939      	ldr	r1, [r7, #16]
 8007eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	005b      	lsls	r3, r3, #1
 8007efc:	2203      	movs	r2, #3
 8007efe:	fa02 f303 	lsl.w	r3, r2, r3
 8007f02:	43db      	mvns	r3, r3
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	4013      	ands	r3, r2
 8007f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f003 0203 	and.w	r2, r3, #3
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	fa02 f303 	lsl.w	r3, r2, r3
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	693a      	ldr	r2, [r7, #16]
 8007f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f000 8098 	beq.w	8008064 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007f34:	4a54      	ldr	r2, [pc, #336]	@ (8008088 <HAL_GPIO_Init+0x2c8>)
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	089b      	lsrs	r3, r3, #2
 8007f3a:	3302      	adds	r3, #2
 8007f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	f003 0303 	and.w	r3, r3, #3
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	220f      	movs	r2, #15
 8007f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f50:	43db      	mvns	r3, r3
 8007f52:	693a      	ldr	r2, [r7, #16]
 8007f54:	4013      	ands	r3, r2
 8007f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007f5e:	d019      	beq.n	8007f94 <HAL_GPIO_Init+0x1d4>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a4a      	ldr	r2, [pc, #296]	@ (800808c <HAL_GPIO_Init+0x2cc>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d013      	beq.n	8007f90 <HAL_GPIO_Init+0x1d0>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a49      	ldr	r2, [pc, #292]	@ (8008090 <HAL_GPIO_Init+0x2d0>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d00d      	beq.n	8007f8c <HAL_GPIO_Init+0x1cc>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a48      	ldr	r2, [pc, #288]	@ (8008094 <HAL_GPIO_Init+0x2d4>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d007      	beq.n	8007f88 <HAL_GPIO_Init+0x1c8>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4a47      	ldr	r2, [pc, #284]	@ (8008098 <HAL_GPIO_Init+0x2d8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d101      	bne.n	8007f84 <HAL_GPIO_Init+0x1c4>
 8007f80:	2304      	movs	r3, #4
 8007f82:	e008      	b.n	8007f96 <HAL_GPIO_Init+0x1d6>
 8007f84:	2307      	movs	r3, #7
 8007f86:	e006      	b.n	8007f96 <HAL_GPIO_Init+0x1d6>
 8007f88:	2303      	movs	r3, #3
 8007f8a:	e004      	b.n	8007f96 <HAL_GPIO_Init+0x1d6>
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	e002      	b.n	8007f96 <HAL_GPIO_Init+0x1d6>
 8007f90:	2301      	movs	r3, #1
 8007f92:	e000      	b.n	8007f96 <HAL_GPIO_Init+0x1d6>
 8007f94:	2300      	movs	r3, #0
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	f002 0203 	and.w	r2, r2, #3
 8007f9c:	0092      	lsls	r2, r2, #2
 8007f9e:	4093      	lsls	r3, r2
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007fa6:	4938      	ldr	r1, [pc, #224]	@ (8008088 <HAL_GPIO_Init+0x2c8>)
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	089b      	lsrs	r3, r3, #2
 8007fac:	3302      	adds	r3, #2
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007fb4:	4b39      	ldr	r3, [pc, #228]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	43db      	mvns	r3, r3
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d003      	beq.n	8007fd8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007fd8:	4a30      	ldr	r2, [pc, #192]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007fde:	4b2f      	ldr	r3, [pc, #188]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	43db      	mvns	r3, r3
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	4013      	ands	r3, r2
 8007fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d003      	beq.n	8008002 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008002:	4a26      	ldr	r2, [pc, #152]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008008:	4b24      	ldr	r3, [pc, #144]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 800800a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800800e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	43db      	mvns	r3, r3
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	4013      	ands	r3, r2
 8008018:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008022:	2b00      	cmp	r3, #0
 8008024:	d003      	beq.n	800802e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8008026:	693a      	ldr	r2, [r7, #16]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	4313      	orrs	r3, r2
 800802c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800802e:	4a1b      	ldr	r2, [pc, #108]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8008036:	4b19      	ldr	r3, [pc, #100]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 8008038:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800803c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	43db      	mvns	r3, r3
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4013      	ands	r3, r2
 8008046:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d003      	beq.n	800805c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8008054:	693a      	ldr	r2, [r7, #16]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800805c:	4a0f      	ldr	r2, [pc, #60]	@ (800809c <HAL_GPIO_Init+0x2dc>)
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	3301      	adds	r3, #1
 8008068:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	fa22 f303 	lsr.w	r3, r2, r3
 8008074:	2b00      	cmp	r3, #0
 8008076:	f47f aeab 	bne.w	8007dd0 <HAL_GPIO_Init+0x10>
  }
}
 800807a:	bf00      	nop
 800807c:	bf00      	nop
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	40010000 	.word	0x40010000
 800808c:	48000400 	.word	0x48000400
 8008090:	48000800 	.word	0x48000800
 8008094:	48000c00 	.word	0x48000c00
 8008098:	48001000 	.word	0x48001000
 800809c:	58000800 	.word	0x58000800

080080a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	807b      	strh	r3, [r7, #2]
 80080ac:	4613      	mov	r3, r2
 80080ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80080b0:	787b      	ldrb	r3, [r7, #1]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d003      	beq.n	80080be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80080b6:	887a      	ldrh	r2, [r7, #2]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80080bc:	e002      	b.n	80080c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80080be:	887a      	ldrh	r2, [r7, #2]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	460b      	mov	r3, r1
 80080da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80080e2:	887a      	ldrh	r2, [r7, #2]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	4013      	ands	r3, r2
 80080e8:	041a      	lsls	r2, r3, #16
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	43d9      	mvns	r1, r3
 80080ee:	887b      	ldrh	r3, [r7, #2]
 80080f0:	400b      	ands	r3, r1
 80080f2:	431a      	orrs	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	619a      	str	r2, [r3, #24]
}
 80080f8:	bf00      	nop
 80080fa:	3714      	adds	r7, #20
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b082      	sub	sp, #8
 8008108:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800810a:	4b0a      	ldr	r3, [pc, #40]	@ (8008134 <HAL_HSEM_IRQHandler+0x30>)
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8008110:	4b08      	ldr	r3, [pc, #32]	@ (8008134 <HAL_HSEM_IRQHandler+0x30>)
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	43db      	mvns	r3, r3
 8008118:	4906      	ldr	r1, [pc, #24]	@ (8008134 <HAL_HSEM_IRQHandler+0x30>)
 800811a:	4013      	ands	r3, r2
 800811c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800811e:	4a05      	ldr	r2, [pc, #20]	@ (8008134 <HAL_HSEM_IRQHandler+0x30>)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f807 	bl	8008138 <HAL_HSEM_FreeCallback>
}
 800812a:	bf00      	nop
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	58001500 	.word	0x58001500

08008138 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e08d      	b.n	800827a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008164:	b2db      	uxtb	r3, r3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d106      	bne.n	8008178 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7fe fe68 	bl	8006e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2224      	movs	r2, #36	@ 0x24
 800817c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f022 0201 	bic.w	r2, r2, #1
 800818e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685a      	ldr	r2, [r3, #4]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800819c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80081ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d107      	bne.n	80081c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689a      	ldr	r2, [r3, #8]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80081c2:	609a      	str	r2, [r3, #8]
 80081c4:	e006      	b.n	80081d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	689a      	ldr	r2, [r3, #8]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80081d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d108      	bne.n	80081ee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	685a      	ldr	r2, [r3, #4]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081ea:	605a      	str	r2, [r3, #4]
 80081ec:	e007      	b.n	80081fe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	6812      	ldr	r2, [r2, #0]
 8008208:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800820c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008210:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68da      	ldr	r2, [r3, #12]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008220:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	691a      	ldr	r2, [r3, #16]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	695b      	ldr	r3, [r3, #20]
 800822a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	430a      	orrs	r2, r1
 800823a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	69d9      	ldr	r1, [r3, #28]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1a      	ldr	r2, [r3, #32]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f042 0201 	orr.w	r2, r2, #1
 800825a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2220      	movs	r2, #32
 8008266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
	...

08008284 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b088      	sub	sp, #32
 8008288:	af02      	add	r7, sp, #8
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	4608      	mov	r0, r1
 800828e:	4611      	mov	r1, r2
 8008290:	461a      	mov	r2, r3
 8008292:	4603      	mov	r3, r0
 8008294:	817b      	strh	r3, [r7, #10]
 8008296:	460b      	mov	r3, r1
 8008298:	813b      	strh	r3, [r7, #8]
 800829a:	4613      	mov	r3, r2
 800829c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b20      	cmp	r3, #32
 80082a8:	f040 80f9 	bne.w	800849e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80082ac:	6a3b      	ldr	r3, [r7, #32]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d002      	beq.n	80082b8 <HAL_I2C_Mem_Write+0x34>
 80082b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d105      	bne.n	80082c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082be:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e0ed      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d101      	bne.n	80082d2 <HAL_I2C_Mem_Write+0x4e>
 80082ce:	2302      	movs	r3, #2
 80082d0:	e0e6      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2201      	movs	r2, #1
 80082d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80082da:	f7ff f8d1 	bl	8007480 <HAL_GetTick>
 80082de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	9300      	str	r3, [sp, #0]
 80082e4:	2319      	movs	r3, #25
 80082e6:	2201      	movs	r2, #1
 80082e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f001 fc26 	bl	8009b3e <I2C_WaitOnFlagUntilTimeout>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d001      	beq.n	80082fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e0d1      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2221      	movs	r2, #33	@ 0x21
 8008300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2240      	movs	r2, #64	@ 0x40
 8008308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2200      	movs	r2, #0
 8008310:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6a3a      	ldr	r2, [r7, #32]
 8008316:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800831c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008324:	88f8      	ldrh	r0, [r7, #6]
 8008326:	893a      	ldrh	r2, [r7, #8]
 8008328:	8979      	ldrh	r1, [r7, #10]
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	9301      	str	r3, [sp, #4]
 800832e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	4603      	mov	r3, r0
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f000 fe55 	bl	8008fe4 <I2C_RequestMemoryWrite>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d005      	beq.n	800834c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e0a9      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008350:	b29b      	uxth	r3, r3
 8008352:	2bff      	cmp	r3, #255	@ 0xff
 8008354:	d90e      	bls.n	8008374 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	22ff      	movs	r2, #255	@ 0xff
 800835a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008360:	b2da      	uxtb	r2, r3
 8008362:	8979      	ldrh	r1, [r7, #10]
 8008364:	2300      	movs	r3, #0
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f001 fda9 	bl	8009ec4 <I2C_TransferConfig>
 8008372:	e00f      	b.n	8008394 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008378:	b29a      	uxth	r2, r3
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008382:	b2da      	uxtb	r2, r3
 8008384:	8979      	ldrh	r1, [r7, #10]
 8008386:	2300      	movs	r3, #0
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800838e:	68f8      	ldr	r0, [r7, #12]
 8008390:	f001 fd98 	bl	8009ec4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008394:	697a      	ldr	r2, [r7, #20]
 8008396:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f001 fc29 	bl	8009bf0 <I2C_WaitOnTXISFlagUntilTimeout>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e07b      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ac:	781a      	ldrb	r2, [r3, #0]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b8:	1c5a      	adds	r2, r3, #1
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	3b01      	subs	r3, #1
 80083c6:	b29a      	uxth	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083d0:	3b01      	subs	r3, #1
 80083d2:	b29a      	uxth	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083dc:	b29b      	uxth	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d034      	beq.n	800844c <HAL_I2C_Mem_Write+0x1c8>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d130      	bne.n	800844c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f0:	2200      	movs	r2, #0
 80083f2:	2180      	movs	r1, #128	@ 0x80
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f001 fba2 	bl	8009b3e <I2C_WaitOnFlagUntilTimeout>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d001      	beq.n	8008404 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e04d      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008408:	b29b      	uxth	r3, r3
 800840a:	2bff      	cmp	r3, #255	@ 0xff
 800840c:	d90e      	bls.n	800842c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	22ff      	movs	r2, #255	@ 0xff
 8008412:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008418:	b2da      	uxtb	r2, r3
 800841a:	8979      	ldrh	r1, [r7, #10]
 800841c:	2300      	movs	r3, #0
 800841e:	9300      	str	r3, [sp, #0]
 8008420:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f001 fd4d 	bl	8009ec4 <I2C_TransferConfig>
 800842a:	e00f      	b.n	800844c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008430:	b29a      	uxth	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800843a:	b2da      	uxtb	r2, r3
 800843c:	8979      	ldrh	r1, [r7, #10]
 800843e:	2300      	movs	r3, #0
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f001 fd3c 	bl	8009ec4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008450:	b29b      	uxth	r3, r3
 8008452:	2b00      	cmp	r3, #0
 8008454:	d19e      	bne.n	8008394 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008456:	697a      	ldr	r2, [r7, #20]
 8008458:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f001 fc0f 	bl	8009c7e <I2C_WaitOnSTOPFlagUntilTimeout>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d001      	beq.n	800846a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e01a      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2220      	movs	r2, #32
 8008470:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	6859      	ldr	r1, [r3, #4]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	4b0a      	ldr	r3, [pc, #40]	@ (80084a8 <HAL_I2C_Mem_Write+0x224>)
 800847e:	400b      	ands	r3, r1
 8008480:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2220      	movs	r2, #32
 8008486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800849a:	2300      	movs	r3, #0
 800849c:	e000      	b.n	80084a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800849e:	2302      	movs	r3, #2
  }
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3718      	adds	r7, #24
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	fe00e800 	.word	0xfe00e800

080084ac <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b088      	sub	sp, #32
 80084b0:	af02      	add	r7, sp, #8
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	4608      	mov	r0, r1
 80084b6:	4611      	mov	r1, r2
 80084b8:	461a      	mov	r2, r3
 80084ba:	4603      	mov	r3, r0
 80084bc:	817b      	strh	r3, [r7, #10]
 80084be:	460b      	mov	r3, r1
 80084c0:	813b      	strh	r3, [r7, #8]
 80084c2:	4613      	mov	r3, r2
 80084c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	2b20      	cmp	r3, #32
 80084d0:	f040 80c2 	bne.w	8008658 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <HAL_I2C_Mem_Read_DMA+0x34>
 80084da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d105      	bne.n	80084ec <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e0b6      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084fa:	d101      	bne.n	8008500 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 80084fc:	2302      	movs	r3, #2
 80084fe:	e0ac      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008506:	2b01      	cmp	r3, #1
 8008508:	d101      	bne.n	800850e <HAL_I2C_Mem_Read_DMA+0x62>
 800850a:	2302      	movs	r3, #2
 800850c:	e0a5      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2201      	movs	r2, #1
 8008512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2222      	movs	r2, #34	@ 0x22
 800851a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2240      	movs	r2, #64	@ 0x40
 8008522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a3a      	ldr	r2, [r7, #32]
 8008530:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008536:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	4a4a      	ldr	r2, [pc, #296]	@ (8008664 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 800853c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	4a49      	ldr	r2, [pc, #292]	@ (8008668 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8008542:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8008544:	897a      	ldrh	r2, [r7, #10]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800854e:	b29b      	uxth	r3, r3
 8008550:	2bff      	cmp	r3, #255	@ 0xff
 8008552:	d903      	bls.n	800855c <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	22ff      	movs	r2, #255	@ 0xff
 8008558:	851a      	strh	r2, [r3, #40]	@ 0x28
 800855a:	e004      	b.n	8008566 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008560:	b29a      	uxth	r2, r3
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008566:	88fb      	ldrh	r3, [r7, #6]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d109      	bne.n	8008580 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800856c:	893b      	ldrh	r3, [r7, #8]
 800856e:	b2da      	uxtb	r2, r3
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f04f 32ff 	mov.w	r2, #4294967295
 800857c:	651a      	str	r2, [r3, #80]	@ 0x50
 800857e:	e00b      	b.n	8008598 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008580:	893b      	ldrh	r3, [r7, #8]
 8008582:	0a1b      	lsrs	r3, r3, #8
 8008584:	b29b      	uxth	r3, r3
 8008586:	b2da      	uxtb	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800858e:	893b      	ldrh	r3, [r7, #8]
 8008590:	b2db      	uxtb	r3, r3
 8008592:	461a      	mov	r2, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800859c:	2b00      	cmp	r3, #0
 800859e:	d020      	beq.n	80085e2 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a4:	4a31      	ldr	r2, [pc, #196]	@ (800866c <HAL_I2C_Mem_Read_DMA+0x1c0>)
 80085a6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ac:	4a30      	ldr	r2, [pc, #192]	@ (8008670 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 80085ae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b4:	2200      	movs	r2, #0
 80085b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085bc:	2200      	movs	r2, #0
 80085be:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	3324      	adds	r3, #36	@ 0x24
 80085ca:	4619      	mov	r1, r3
 80085cc:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80085d2:	f7ff f9bb 	bl	800794c <HAL_DMA_Start_IT>
 80085d6:	4603      	mov	r3, r0
 80085d8:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 80085da:	7dfb      	ldrb	r3, [r7, #23]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d127      	bne.n	8008630 <HAL_I2C_Mem_Read_DMA+0x184>
 80085e0:	e013      	b.n	800860a <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e027      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800860a:	88fb      	ldrh	r3, [r7, #6]
 800860c:	b2da      	uxtb	r2, r3
 800860e:	8979      	ldrh	r1, [r7, #10]
 8008610:	4b18      	ldr	r3, [pc, #96]	@ (8008674 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8008612:	9300      	str	r3, [sp, #0]
 8008614:	2300      	movs	r3, #0
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f001 fc54 	bl	8009ec4 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008624:	2101      	movs	r1, #1
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f001 fc7e 	bl	8009f28 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800862c:	2300      	movs	r3, #0
 800862e:	e014      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2220      	movs	r2, #32
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008644:	f043 0210 	orr.w	r2, r3, #16
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e000      	b.n	800865a <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8008658:	2302      	movs	r3, #2
  }
}
 800865a:	4618      	mov	r0, r3
 800865c:	3718      	adds	r7, #24
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	ffff0000 	.word	0xffff0000
 8008668:	08008be9 	.word	0x08008be9
 800866c:	08009a3f 	.word	0x08009a3f
 8008670:	08009ad5 	.word	0x08009ad5
 8008674:	80002000 	.word	0x80002000

08008678 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	699b      	ldr	r3, [r3, #24]
 8008686:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008694:	2b00      	cmp	r3, #0
 8008696:	d005      	beq.n	80086a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	68f9      	ldr	r1, [r7, #12]
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	4798      	blx	r3
  }
}
 80086a4:	bf00      	nop
 80086a6:	3710      	adds	r7, #16
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b086      	sub	sp, #24
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	699b      	ldr	r3, [r3, #24]
 80086ba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00f      	beq.n	80086ee <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00a      	beq.n	80086ee <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086dc:	f043 0201 	orr.w	r2, r3, #1
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086ec:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00f      	beq.n	8008718 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00a      	beq.n	8008718 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008706:	f043 0208 	orr.w	r2, r3, #8
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008716:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00f      	beq.n	8008742 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00a      	beq.n	8008742 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008730:	f043 0202 	orr.w	r2, r3, #2
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008740:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008746:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f003 030b 	and.w	r3, r3, #11
 800874e:	2b00      	cmp	r3, #0
 8008750:	d003      	beq.n	800875a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8008752:	68f9      	ldr	r1, [r7, #12]
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f001 f837 	bl	80097c8 <I2C_ITError>
  }
}
 800875a:	bf00      	nop
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008762:	b480      	push	{r7}
 8008764:	b083      	sub	sp, #12
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800876a:	bf00      	nop
 800876c:	370c      	adds	r7, #12
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008776:	b480      	push	{r7}
 8008778:	b083      	sub	sp, #12
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800877e:	bf00      	nop
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800878a:	b480      	push	{r7}
 800878c:	b083      	sub	sp, #12
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008792:	bf00      	nop
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800879e:	b480      	push	{r7}
 80087a0:	b083      	sub	sp, #12
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80087a6:	bf00      	nop
 80087a8:	370c      	adds	r7, #12
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr

080087b2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	460b      	mov	r3, r1
 80087bc:	70fb      	strb	r3, [r7, #3]
 80087be:	4613      	mov	r3, r2
 80087c0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80087c2:	bf00      	nop
 80087c4:	370c      	adds	r7, #12
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr

080087ce <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087ce:	b480      	push	{r7}
 80087d0:	b083      	sub	sp, #12
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80087d6:	bf00      	nop
 80087d8:	370c      	adds	r7, #12
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr

080087e2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087e2:	b480      	push	{r7}
 80087e4:	b083      	sub	sp, #12
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80087ea:	bf00      	nop
 80087ec:	370c      	adds	r7, #12
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr

080087f6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80087f6:	b480      	push	{r7}
 80087f8:	b083      	sub	sp, #12
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80087fe:	bf00      	nop
 8008800:	370c      	adds	r7, #12
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr

0800880a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800880a:	b480      	push	{r7}
 800880c:	b083      	sub	sp, #12
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008812:	bf00      	nop
 8008814:	370c      	adds	r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr

0800881e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b086      	sub	sp, #24
 8008822:	af00      	add	r7, sp, #0
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800883a:	2b01      	cmp	r3, #1
 800883c:	d101      	bne.n	8008842 <I2C_Slave_ISR_IT+0x24>
 800883e:	2302      	movs	r3, #2
 8008840:	e0e2      	b.n	8008a08 <I2C_Slave_ISR_IT+0x1ea>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f003 0320 	and.w	r3, r3, #32
 8008850:	2b00      	cmp	r3, #0
 8008852:	d009      	beq.n	8008868 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800885e:	6939      	ldr	r1, [r7, #16]
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f000 fdf9 	bl	8009458 <I2C_ITSlaveCplt>
 8008866:	e0ca      	b.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	f003 0310 	and.w	r3, r3, #16
 800886e:	2b00      	cmp	r3, #0
 8008870:	d04b      	beq.n	800890a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008878:	2b00      	cmp	r3, #0
 800887a:	d046      	beq.n	800890a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008880:	b29b      	uxth	r3, r3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d128      	bne.n	80088d8 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b28      	cmp	r3, #40	@ 0x28
 8008890:	d108      	bne.n	80088a4 <I2C_Slave_ISR_IT+0x86>
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008898:	d104      	bne.n	80088a4 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800889a:	6939      	ldr	r1, [r7, #16]
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 ff3f 	bl	8009720 <I2C_ITListenCplt>
 80088a2:	e031      	b.n	8008908 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	2b29      	cmp	r3, #41	@ 0x29
 80088ae:	d10e      	bne.n	80088ce <I2C_Slave_ISR_IT+0xb0>
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80088b6:	d00a      	beq.n	80088ce <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2210      	movs	r2, #16
 80088be:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f001 f898 	bl	80099f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f000 fca1 	bl	800920e <I2C_ITSlaveSeqCplt>
 80088cc:	e01c      	b.n	8008908 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2210      	movs	r2, #16
 80088d4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80088d6:	e08f      	b.n	80089f8 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2210      	movs	r2, #16
 80088de:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088e4:	f043 0204 	orr.w	r2, r3, #4
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d003      	beq.n	80088fa <I2C_Slave_ISR_IT+0xdc>
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80088f8:	d17e      	bne.n	80089f8 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088fe:	4619      	mov	r1, r3
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f000 ff61 	bl	80097c8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008906:	e077      	b.n	80089f8 <I2C_Slave_ISR_IT+0x1da>
 8008908:	e076      	b.n	80089f8 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b00      	cmp	r3, #0
 8008912:	d02f      	beq.n	8008974 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800891a:	2b00      	cmp	r3, #0
 800891c:	d02a      	beq.n	8008974 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008922:	b29b      	uxth	r3, r3
 8008924:	2b00      	cmp	r3, #0
 8008926:	d018      	beq.n	800895a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008932:	b2d2      	uxtb	r2, r2
 8008934:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008944:	3b01      	subs	r3, #1
 8008946:	b29a      	uxth	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008950:	b29b      	uxth	r3, r3
 8008952:	3b01      	subs	r3, #1
 8008954:	b29a      	uxth	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800895e:	b29b      	uxth	r3, r3
 8008960:	2b00      	cmp	r3, #0
 8008962:	d14b      	bne.n	80089fc <I2C_Slave_ISR_IT+0x1de>
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800896a:	d047      	beq.n	80089fc <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800896c:	68f8      	ldr	r0, [r7, #12]
 800896e:	f000 fc4e 	bl	800920e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008972:	e043      	b.n	80089fc <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	f003 0308 	and.w	r3, r3, #8
 800897a:	2b00      	cmp	r3, #0
 800897c:	d009      	beq.n	8008992 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008984:	2b00      	cmp	r3, #0
 8008986:	d004      	beq.n	8008992 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008988:	6939      	ldr	r1, [r7, #16]
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f000 fb7e 	bl	800908c <I2C_ITAddrCplt>
 8008990:	e035      	b.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	f003 0302 	and.w	r3, r3, #2
 8008998:	2b00      	cmp	r3, #0
 800899a:	d030      	beq.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d02b      	beq.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d018      	beq.n	80089e2 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b4:	781a      	ldrb	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c0:	1c5a      	adds	r2, r3, #1
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	3b01      	subs	r3, #1
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089d8:	3b01      	subs	r3, #1
 80089da:	b29a      	uxth	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	851a      	strh	r2, [r3, #40]	@ 0x28
 80089e0:	e00d      	b.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089e8:	d002      	beq.n	80089f0 <I2C_Slave_ISR_IT+0x1d2>
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d106      	bne.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f000 fc0c 	bl	800920e <I2C_ITSlaveSeqCplt>
 80089f6:	e002      	b.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80089f8:	bf00      	nop
 80089fa:	e000      	b.n	80089fe <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80089fc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3718      	adds	r7, #24
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b088      	sub	sp, #32
 8008a14:	af02      	add	r7, sp, #8
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <I2C_Master_ISR_DMA+0x1a>
 8008a26:	2302      	movs	r3, #2
 8008a28:	e0d9      	b.n	8008bde <I2C_Master_ISR_DMA+0x1ce>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f003 0310 	and.w	r3, r3, #16
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d016      	beq.n	8008a6a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d011      	beq.n	8008a6a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2210      	movs	r2, #16
 8008a4c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a52:	f043 0204 	orr.w	r2, r3, #4
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008a5a:	2120      	movs	r1, #32
 8008a5c:	68f8      	ldr	r0, [r7, #12]
 8008a5e:	f001 fa63 	bl	8009f28 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f000 ffc7 	bl	80099f6 <I2C_Flush_TXDR>
 8008a68:	e0b4      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d071      	beq.n	8008b58 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d06c      	beq.n	8008b58 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a8c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d04e      	beq.n	8008b36 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aa4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	2bff      	cmp	r3, #255	@ 0xff
 8008aae:	d906      	bls.n	8008abe <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	22ff      	movs	r2, #255	@ 0xff
 8008ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8008ab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	e010      	b.n	8008ae0 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008acc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ad0:	d003      	beq.n	8008ada <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad6:	617b      	str	r3, [r7, #20]
 8008ad8:	e002      	b.n	8008ae0 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008ada:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ade:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ae4:	b2da      	uxtb	r2, r3
 8008ae6:	8a79      	ldrh	r1, [r7, #18]
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f001 f9e8 	bl	8009ec4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008af8:	b29a      	uxth	r2, r3
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	b29a      	uxth	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	2b22      	cmp	r3, #34	@ 0x22
 8008b10:	d108      	bne.n	8008b24 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b20:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008b22:	e057      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b32:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008b34:	e04e      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b44:	d003      	beq.n	8008b4e <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f000 fb24 	bl	8009194 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008b4c:	e042      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008b4e:	2140      	movs	r1, #64	@ 0x40
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f000 fe39 	bl	80097c8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008b56:	e03d      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d028      	beq.n	8008bb4 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d023      	beq.n	8008bb4 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d119      	bne.n	8008baa <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b84:	d025      	beq.n	8008bd2 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008b8e:	d108      	bne.n	8008ba2 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	685a      	ldr	r2, [r3, #4]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b9e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008ba0:	e017      	b.n	8008bd2 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f000 faf6 	bl	8009194 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008ba8:	e013      	b.n	8008bd2 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008baa:	2140      	movs	r1, #64	@ 0x40
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 fe0b 	bl	80097c8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008bb2:	e00e      	b.n	8008bd2 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	f003 0320 	and.w	r3, r3, #32
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00a      	beq.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d005      	beq.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008bc8:	68b9      	ldr	r1, [r7, #8]
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 fb7c 	bl	80092c8 <I2C_ITMasterCplt>
 8008bd0:	e000      	b.n	8008bd4 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8008bd2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
	...

08008be8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af02      	add	r7, sp, #8
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008bf4:	4b8d      	ldr	r3, [pc, #564]	@ (8008e2c <I2C_Mem_ISR_DMA+0x244>)
 8008bf6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d101      	bne.n	8008c06 <I2C_Mem_ISR_DMA+0x1e>
 8008c02:	2302      	movs	r3, #2
 8008c04:	e10e      	b.n	8008e24 <I2C_Mem_ISR_DMA+0x23c>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	f003 0310 	and.w	r3, r3, #16
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d016      	beq.n	8008c46 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d011      	beq.n	8008c46 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2210      	movs	r2, #16
 8008c28:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c2e:	f043 0204 	orr.w	r2, r3, #4
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008c36:	2120      	movs	r1, #32
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f001 f975 	bl	8009f28 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008c3e:	68f8      	ldr	r0, [r7, #12]
 8008c40:	f000 fed9 	bl	80099f6 <I2C_Flush_TXDR>
 8008c44:	e0e9      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	f003 0302 	and.w	r3, r3, #2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00e      	beq.n	8008c6e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d009      	beq.n	8008c6e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008c62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f04f 32ff 	mov.w	r2, #4294967295
 8008c6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8008c6c:	e0d5      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d05f      	beq.n	8008d38 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d05a      	beq.n	8008d38 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008c82:	2101      	movs	r1, #1
 8008c84:	68f8      	ldr	r0, [r7, #12]
 8008c86:	f001 f9d3 	bl	800a030 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008c8a:	2110      	movs	r1, #16
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f001 f94b 	bl	8009f28 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d048      	beq.n	8008d2e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	2bff      	cmp	r3, #255	@ 0xff
 8008ca4:	d910      	bls.n	8008cc8 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	22ff      	movs	r2, #255	@ 0xff
 8008caa:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cb0:	b299      	uxth	r1, r3
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cb6:	b2da      	uxtb	r2, r3
 8008cb8:	2300      	movs	r3, #0
 8008cba:	9300      	str	r3, [sp, #0]
 8008cbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f001 f8ff 	bl	8009ec4 <I2C_TransferConfig>
 8008cc6:	e011      	b.n	8008cec <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ccc:	b29a      	uxth	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cd6:	b299      	uxth	r1, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	2300      	movs	r3, #0
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f001 f8ec 	bl	8009ec4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	2b22      	cmp	r3, #34	@ 0x22
 8008d08:	d108      	bne.n	8008d1c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d18:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008d1a:	e07e      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d2a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008d2c:	e075      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008d2e:	2140      	movs	r1, #64	@ 0x40
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f000 fd49 	bl	80097c8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008d36:	e070      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d05d      	beq.n	8008dfe <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d058      	beq.n	8008dfe <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008d4c:	2101      	movs	r1, #1
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f001 f96e 	bl	800a030 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008d54:	2110      	movs	r1, #16
 8008d56:	68f8      	ldr	r0, [r7, #12]
 8008d58:	f001 f8e6 	bl	8009f28 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	2b22      	cmp	r3, #34	@ 0x22
 8008d66:	d101      	bne.n	8008d6c <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8008d68:	4b31      	ldr	r3, [pc, #196]	@ (8008e30 <I2C_Mem_ISR_DMA+0x248>)
 8008d6a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	2bff      	cmp	r3, #255	@ 0xff
 8008d74:	d910      	bls.n	8008d98 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	22ff      	movs	r2, #255	@ 0xff
 8008d7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d80:	b299      	uxth	r1, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d86:	b2da      	uxtb	r2, r3
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d90:	68f8      	ldr	r0, [r7, #12]
 8008d92:	f001 f897 	bl	8009ec4 <I2C_TransferConfig>
 8008d96:	e011      	b.n	8008dbc <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d9c:	b29a      	uxth	r2, r3
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008da6:	b299      	uxth	r1, r3
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008db6:	68f8      	ldr	r0, [r7, #12]
 8008db8:	f001 f884 	bl	8009ec4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dc0:	b29a      	uxth	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	b29a      	uxth	r2, r3
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	2b22      	cmp	r3, #34	@ 0x22
 8008dd8:	d108      	bne.n	8008dec <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008de8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008dea:	e016      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dfa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008dfc:	e00d      	b.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	f003 0320 	and.w	r3, r3, #32
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d008      	beq.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d003      	beq.n	8008e1a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008e12:	68b9      	ldr	r1, [r7, #8]
 8008e14:	68f8      	ldr	r0, [r7, #12]
 8008e16:	f000 fa57 	bl	80092c8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	80002000 	.word	0x80002000
 8008e30:	80002400 	.word	0x80002400

08008e34 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e44:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008e46:	2300      	movs	r3, #0
 8008e48:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d101      	bne.n	8008e58 <I2C_Slave_ISR_DMA+0x24>
 8008e54:	2302      	movs	r3, #2
 8008e56:	e0c0      	b.n	8008fda <I2C_Slave_ISR_DMA+0x1a6>
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d009      	beq.n	8008e7e <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d004      	beq.n	8008e7e <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 faee 	bl	8009458 <I2C_ITSlaveCplt>
 8008e7c:	e0a8      	b.n	8008fd0 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	f003 0310 	and.w	r3, r3, #16
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8095 	beq.w	8008fb4 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 808f 	beq.w	8008fb4 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d104      	bne.n	8008eaa <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d07d      	beq.n	8008fa6 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d00c      	beq.n	8008ecc <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d007      	beq.n	8008ecc <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d00c      	beq.n	8008eee <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d007      	beq.n	8008eee <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d101      	bne.n	8008eee <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8008eea:	2301      	movs	r3, #1
 8008eec:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d128      	bne.n	8008f46 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b28      	cmp	r3, #40	@ 0x28
 8008efe:	d108      	bne.n	8008f12 <I2C_Slave_ISR_DMA+0xde>
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f06:	d104      	bne.n	8008f12 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008f08:	68b9      	ldr	r1, [r7, #8]
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f000 fc08 	bl	8009720 <I2C_ITListenCplt>
 8008f10:	e048      	b.n	8008fa4 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	2b29      	cmp	r3, #41	@ 0x29
 8008f1c:	d10e      	bne.n	8008f3c <I2C_Slave_ISR_DMA+0x108>
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f24:	d00a      	beq.n	8008f3c <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2210      	movs	r2, #16
 8008f2c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f000 fd61 	bl	80099f6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f000 f96a 	bl	800920e <I2C_ITSlaveSeqCplt>
 8008f3a:	e033      	b.n	8008fa4 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2210      	movs	r2, #16
 8008f42:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008f44:	e034      	b.n	8008fb0 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2210      	movs	r2, #16
 8008f4c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f52:	f043 0204 	orr.w	r2, r3, #4
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f60:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d003      	beq.n	8008f70 <I2C_Slave_ISR_DMA+0x13c>
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f6e:	d11f      	bne.n	8008fb0 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008f70:	7dfb      	ldrb	r3, [r7, #23]
 8008f72:	2b21      	cmp	r3, #33	@ 0x21
 8008f74:	d002      	beq.n	8008f7c <I2C_Slave_ISR_DMA+0x148>
 8008f76:	7dfb      	ldrb	r3, [r7, #23]
 8008f78:	2b29      	cmp	r3, #41	@ 0x29
 8008f7a:	d103      	bne.n	8008f84 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2221      	movs	r2, #33	@ 0x21
 8008f80:	631a      	str	r2, [r3, #48]	@ 0x30
 8008f82:	e008      	b.n	8008f96 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008f84:	7dfb      	ldrb	r3, [r7, #23]
 8008f86:	2b22      	cmp	r3, #34	@ 0x22
 8008f88:	d002      	beq.n	8008f90 <I2C_Slave_ISR_DMA+0x15c>
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f8e:	d102      	bne.n	8008f96 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2222      	movs	r2, #34	@ 0x22
 8008f94:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	68f8      	ldr	r0, [r7, #12]
 8008f9e:	f000 fc13 	bl	80097c8 <I2C_ITError>
      if (treatdmanack == 1U)
 8008fa2:	e005      	b.n	8008fb0 <I2C_Slave_ISR_DMA+0x17c>
 8008fa4:	e004      	b.n	8008fb0 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	2210      	movs	r2, #16
 8008fac:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008fae:	e00f      	b.n	8008fd0 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8008fb0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008fb2:	e00d      	b.n	8008fd0 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	f003 0308 	and.w	r3, r3, #8
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d008      	beq.n	8008fd0 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d003      	beq.n	8008fd0 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008fc8:	68b9      	ldr	r1, [r7, #8]
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 f85e 	bl	800908c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3720      	adds	r7, #32
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
	...

08008fe4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b086      	sub	sp, #24
 8008fe8:	af02      	add	r7, sp, #8
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	4608      	mov	r0, r1
 8008fee:	4611      	mov	r1, r2
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	817b      	strh	r3, [r7, #10]
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	813b      	strh	r3, [r7, #8]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008ffe:	88fb      	ldrh	r3, [r7, #6]
 8009000:	b2da      	uxtb	r2, r3
 8009002:	8979      	ldrh	r1, [r7, #10]
 8009004:	4b20      	ldr	r3, [pc, #128]	@ (8009088 <I2C_RequestMemoryWrite+0xa4>)
 8009006:	9300      	str	r3, [sp, #0]
 8009008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f000 ff59 	bl	8009ec4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009012:	69fa      	ldr	r2, [r7, #28]
 8009014:	69b9      	ldr	r1, [r7, #24]
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f000 fdea 	bl	8009bf0 <I2C_WaitOnTXISFlagUntilTimeout>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d001      	beq.n	8009026 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e02c      	b.n	8009080 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009026:	88fb      	ldrh	r3, [r7, #6]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d105      	bne.n	8009038 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800902c:	893b      	ldrh	r3, [r7, #8]
 800902e:	b2da      	uxtb	r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	629a      	str	r2, [r3, #40]	@ 0x28
 8009036:	e015      	b.n	8009064 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009038:	893b      	ldrh	r3, [r7, #8]
 800903a:	0a1b      	lsrs	r3, r3, #8
 800903c:	b29b      	uxth	r3, r3
 800903e:	b2da      	uxtb	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009046:	69fa      	ldr	r2, [r7, #28]
 8009048:	69b9      	ldr	r1, [r7, #24]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fdd0 	bl	8009bf0 <I2C_WaitOnTXISFlagUntilTimeout>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d001      	beq.n	800905a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e012      	b.n	8009080 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800905a:	893b      	ldrh	r3, [r7, #8]
 800905c:	b2da      	uxtb	r2, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	69bb      	ldr	r3, [r7, #24]
 800906a:	2200      	movs	r2, #0
 800906c:	2180      	movs	r1, #128	@ 0x80
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f000 fd65 	bl	8009b3e <I2C_WaitOnFlagUntilTimeout>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e000      	b.n	8009080 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}
 8009088:	80002000 	.word	0x80002000

0800908c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800909c:	b2db      	uxtb	r3, r3
 800909e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80090a2:	2b28      	cmp	r3, #40	@ 0x28
 80090a4:	d16a      	bne.n	800917c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	699b      	ldr	r3, [r3, #24]
 80090ac:	0c1b      	lsrs	r3, r3, #16
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	f003 0301 	and.w	r3, r3, #1
 80090b4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	0c1b      	lsrs	r3, r3, #16
 80090be:	b29b      	uxth	r3, r3
 80090c0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80090c4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090d2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	b29b      	uxth	r3, r3
 80090dc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80090e0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d138      	bne.n	800915c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80090ea:	897b      	ldrh	r3, [r7, #10]
 80090ec:	09db      	lsrs	r3, r3, #7
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	89bb      	ldrh	r3, [r7, #12]
 80090f2:	4053      	eors	r3, r2
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	f003 0306 	and.w	r3, r3, #6
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d11c      	bne.n	8009138 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80090fe:	897b      	ldrh	r3, [r7, #10]
 8009100:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009106:	1c5a      	adds	r2, r3, #1
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009110:	2b02      	cmp	r3, #2
 8009112:	d13b      	bne.n	800918c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2208      	movs	r2, #8
 8009120:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800912a:	89ba      	ldrh	r2, [r7, #12]
 800912c:	7bfb      	ldrb	r3, [r7, #15]
 800912e:	4619      	mov	r1, r3
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f7ff fb3e 	bl	80087b2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009136:	e029      	b.n	800918c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009138:	893b      	ldrh	r3, [r7, #8]
 800913a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800913c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 ff75 	bl	800a030 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800914e:	89ba      	ldrh	r2, [r7, #12]
 8009150:	7bfb      	ldrb	r3, [r7, #15]
 8009152:	4619      	mov	r1, r3
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7ff fb2c 	bl	80087b2 <HAL_I2C_AddrCallback>
}
 800915a:	e017      	b.n	800918c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800915c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 ff65 	bl	800a030 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800916e:	89ba      	ldrh	r2, [r7, #12]
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	4619      	mov	r1, r3
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f7ff fb1c 	bl	80087b2 <HAL_I2C_AddrCallback>
}
 800917a:	e007      	b.n	800918c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2208      	movs	r2, #8
 8009182:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800918c:	bf00      	nop
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b21      	cmp	r3, #33	@ 0x21
 80091ae:	d115      	bne.n	80091dc <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2220      	movs	r2, #32
 80091b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2211      	movs	r2, #17
 80091bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80091c4:	2101      	movs	r1, #1
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 ff32 	bl	800a030 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7ff fac4 	bl	8008762 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80091da:	e014      	b.n	8009206 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2212      	movs	r2, #18
 80091e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80091f0:	2102      	movs	r1, #2
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 ff1c 	bl	800a030 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f7ff fab8 	bl	8008776 <HAL_I2C_MasterRxCpltCallback>
}
 8009206:	bf00      	nop
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800922c:	2b00      	cmp	r3, #0
 800922e:	d008      	beq.n	8009242 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800923e:	601a      	str	r2, [r3, #0]
 8009240:	e00c      	b.n	800925c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009248:	2b00      	cmp	r3, #0
 800924a:	d007      	beq.n	800925c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800925a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b29      	cmp	r3, #41	@ 0x29
 8009266:	d112      	bne.n	800928e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2228      	movs	r2, #40	@ 0x28
 800926c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2221      	movs	r2, #33	@ 0x21
 8009274:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009276:	2101      	movs	r1, #1
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 fed9 	bl	800a030 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f7ff fa7f 	bl	800878a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800928c:	e017      	b.n	80092be <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009294:	b2db      	uxtb	r3, r3
 8009296:	2b2a      	cmp	r3, #42	@ 0x2a
 8009298:	d111      	bne.n	80092be <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2228      	movs	r2, #40	@ 0x28
 800929e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2222      	movs	r2, #34	@ 0x22
 80092a6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80092a8:	2102      	movs	r1, #2
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fec0 	bl	800a030 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f7ff fa70 	bl	800879e <HAL_I2C_SlaveRxCpltCallback>
}
 80092be:	bf00      	nop
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
	...

080092c8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2220      	movs	r2, #32
 80092dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b21      	cmp	r3, #33	@ 0x21
 80092e8:	d107      	bne.n	80092fa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80092ea:	2101      	movs	r1, #1
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fe9f 	bl	800a030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2211      	movs	r2, #17
 80092f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80092f8:	e00c      	b.n	8009314 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009300:	b2db      	uxtb	r3, r3
 8009302:	2b22      	cmp	r3, #34	@ 0x22
 8009304:	d106      	bne.n	8009314 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009306:	2102      	movs	r1, #2
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fe91 	bl	800a030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2212      	movs	r2, #18
 8009312:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6859      	ldr	r1, [r3, #4]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	4b4c      	ldr	r3, [pc, #304]	@ (8009450 <I2C_ITMasterCplt+0x188>)
 8009320:	400b      	ands	r3, r1
 8009322:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4a49      	ldr	r2, [pc, #292]	@ (8009454 <I2C_ITMasterCplt+0x18c>)
 800932e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	f003 0310 	and.w	r3, r3, #16
 8009336:	2b00      	cmp	r3, #0
 8009338:	d009      	beq.n	800934e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2210      	movs	r2, #16
 8009340:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009346:	f043 0204 	orr.w	r2, r3, #4
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009354:	b2db      	uxtb	r3, r3
 8009356:	2b60      	cmp	r3, #96	@ 0x60
 8009358:	d10a      	bne.n	8009370 <I2C_ITMasterCplt+0xa8>
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f003 0304 	and.w	r3, r3, #4
 8009360:	2b00      	cmp	r3, #0
 8009362:	d005      	beq.n	8009370 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800936a:	b2db      	uxtb	r3, r3
 800936c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800936e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fb40 	bl	80099f6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800937a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009382:	b2db      	uxtb	r3, r3
 8009384:	2b60      	cmp	r3, #96	@ 0x60
 8009386:	d002      	beq.n	800938e <I2C_ITMasterCplt+0xc6>
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d006      	beq.n	800939c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f000 fa17 	bl	80097c8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800939a:	e054      	b.n	8009446 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	2b21      	cmp	r3, #33	@ 0x21
 80093a6:	d124      	bne.n	80093f2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2220      	movs	r2, #32
 80093ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	2b40      	cmp	r3, #64	@ 0x40
 80093c0:	d10b      	bne.n	80093da <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2200      	movs	r2, #0
 80093ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f7ff fa05 	bl	80087e2 <HAL_I2C_MemTxCpltCallback>
}
 80093d8:	e035      	b.n	8009446 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f7ff f9b9 	bl	8008762 <HAL_I2C_MasterTxCpltCallback>
}
 80093f0:	e029      	b.n	8009446 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b22      	cmp	r3, #34	@ 0x22
 80093fc:	d123      	bne.n	8009446 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2220      	movs	r2, #32
 8009402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2b40      	cmp	r3, #64	@ 0x40
 8009416:	d10b      	bne.n	8009430 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f7fb fd9d 	bl	8004f68 <HAL_I2C_MemRxCpltCallback>
}
 800942e:	e00a      	b.n	8009446 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f7ff f998 	bl	8008776 <HAL_I2C_MasterRxCpltCallback>
}
 8009446:	bf00      	nop
 8009448:	3718      	adds	r7, #24
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	fe00e800 	.word	0xfe00e800
 8009454:	ffff0000 	.word	0xffff0000

08009458 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b086      	sub	sp, #24
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009472:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800947a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2220      	movs	r2, #32
 8009482:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009484:	7afb      	ldrb	r3, [r7, #11]
 8009486:	2b21      	cmp	r3, #33	@ 0x21
 8009488:	d002      	beq.n	8009490 <I2C_ITSlaveCplt+0x38>
 800948a:	7afb      	ldrb	r3, [r7, #11]
 800948c:	2b29      	cmp	r3, #41	@ 0x29
 800948e:	d108      	bne.n	80094a2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009490:	f248 0101 	movw	r1, #32769	@ 0x8001
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 fdcb 	bl	800a030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2221      	movs	r2, #33	@ 0x21
 800949e:	631a      	str	r2, [r3, #48]	@ 0x30
 80094a0:	e019      	b.n	80094d6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80094a2:	7afb      	ldrb	r3, [r7, #11]
 80094a4:	2b22      	cmp	r3, #34	@ 0x22
 80094a6:	d002      	beq.n	80094ae <I2C_ITSlaveCplt+0x56>
 80094a8:	7afb      	ldrb	r3, [r7, #11]
 80094aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ac:	d108      	bne.n	80094c0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80094ae:	f248 0102 	movw	r1, #32770	@ 0x8002
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fdbc 	bl	800a030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2222      	movs	r2, #34	@ 0x22
 80094bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80094be:	e00a      	b.n	80094d6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80094c0:	7afb      	ldrb	r3, [r7, #11]
 80094c2:	2b28      	cmp	r3, #40	@ 0x28
 80094c4:	d107      	bne.n	80094d6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80094c6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fdb0 	bl	800a030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094e4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	6859      	ldr	r1, [r3, #4]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	4b89      	ldr	r3, [pc, #548]	@ (8009718 <I2C_ITSlaveCplt+0x2c0>)
 80094f2:	400b      	ands	r3, r1
 80094f4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 fa7d 	bl	80099f6 <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009502:	2b00      	cmp	r3, #0
 8009504:	d013      	beq.n	800952e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009514:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	2b00      	cmp	r3, #0
 800951c:	d01f      	beq.n	800955e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	b29a      	uxth	r2, r3
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800952c:	e017      	b.n	800955e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009534:	2b00      	cmp	r3, #0
 8009536:	d012      	beq.n	800955e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009546:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800954c:	2b00      	cmp	r3, #0
 800954e:	d006      	beq.n	800955e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	b29a      	uxth	r2, r3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	f003 0304 	and.w	r3, r3, #4
 8009564:	2b00      	cmp	r3, #0
 8009566:	d020      	beq.n	80095aa <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	f023 0304 	bic.w	r3, r3, #4
 800956e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957a:	b2d2      	uxtb	r2, r2
 800957c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009582:	1c5a      	adds	r2, r3, #1
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00c      	beq.n	80095aa <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009594:	3b01      	subs	r3, #1
 8009596:	b29a      	uxth	r2, r3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	3b01      	subs	r3, #1
 80095a4:	b29a      	uxth	r2, r3
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d005      	beq.n	80095c0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095b8:	f043 0204 	orr.w	r2, r3, #4
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	f003 0310 	and.w	r3, r3, #16
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d049      	beq.n	800965e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d044      	beq.n	800965e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095d8:	b29b      	uxth	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d128      	bne.n	8009630 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b28      	cmp	r3, #40	@ 0x28
 80095e8:	d108      	bne.n	80095fc <I2C_ITSlaveCplt+0x1a4>
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80095f0:	d104      	bne.n	80095fc <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80095f2:	6979      	ldr	r1, [r7, #20]
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 f893 	bl	8009720 <I2C_ITListenCplt>
 80095fa:	e030      	b.n	800965e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009602:	b2db      	uxtb	r3, r3
 8009604:	2b29      	cmp	r3, #41	@ 0x29
 8009606:	d10e      	bne.n	8009626 <I2C_ITSlaveCplt+0x1ce>
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800960e:	d00a      	beq.n	8009626 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2210      	movs	r2, #16
 8009616:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 f9ec 	bl	80099f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff fdf5 	bl	800920e <I2C_ITSlaveSeqCplt>
 8009624:	e01b      	b.n	800965e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2210      	movs	r2, #16
 800962c:	61da      	str	r2, [r3, #28]
 800962e:	e016      	b.n	800965e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2210      	movs	r2, #16
 8009636:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800963c:	f043 0204 	orr.w	r2, r3, #4
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d003      	beq.n	8009652 <I2C_ITSlaveCplt+0x1fa>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009650:	d105      	bne.n	800965e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009656:	4619      	mov	r1, r3
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f8b5 	bl	80097c8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009670:	2b00      	cmp	r3, #0
 8009672:	d010      	beq.n	8009696 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 f8a4 	bl	80097c8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b28      	cmp	r3, #40	@ 0x28
 800968a:	d141      	bne.n	8009710 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800968c:	6979      	ldr	r1, [r7, #20]
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f000 f846 	bl	8009720 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009694:	e03c      	b.n	8009710 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800969a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800969e:	d014      	beq.n	80096ca <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f7ff fdb4 	bl	800920e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a1c      	ldr	r2, [pc, #112]	@ (800971c <I2C_ITSlaveCplt+0x2c4>)
 80096aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2220      	movs	r2, #32
 80096b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f7ff f883 	bl	80087ce <HAL_I2C_ListenCpltCallback>
}
 80096c8:	e022      	b.n	8009710 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	2b22      	cmp	r3, #34	@ 0x22
 80096d4:	d10e      	bne.n	80096f4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2220      	movs	r2, #32
 80096da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f7ff f856 	bl	800879e <HAL_I2C_SlaveRxCpltCallback>
}
 80096f2:	e00d      	b.n	8009710 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2220      	movs	r2, #32
 80096f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f7ff f83d 	bl	800878a <HAL_I2C_SlaveTxCpltCallback>
}
 8009710:	bf00      	nop
 8009712:	3718      	adds	r7, #24
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	fe00e800 	.word	0xfe00e800
 800971c:	ffff0000 	.word	0xffff0000

08009720 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	4a25      	ldr	r2, [pc, #148]	@ (80097c4 <I2C_ITListenCplt+0xa4>)
 800972e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2220      	movs	r2, #32
 800973a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	f003 0304 	and.w	r3, r3, #4
 8009752:	2b00      	cmp	r3, #0
 8009754:	d022      	beq.n	800979c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009760:	b2d2      	uxtb	r2, r2
 8009762:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009768:	1c5a      	adds	r2, r3, #1
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009772:	2b00      	cmp	r3, #0
 8009774:	d012      	beq.n	800979c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800977a:	3b01      	subs	r3, #1
 800977c:	b29a      	uxth	r2, r3
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009786:	b29b      	uxth	r3, r3
 8009788:	3b01      	subs	r3, #1
 800978a:	b29a      	uxth	r2, r3
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009794:	f043 0204 	orr.w	r2, r3, #4
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800979c:	f248 0103 	movw	r1, #32771	@ 0x8003
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 fc45 	bl	800a030 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2210      	movs	r2, #16
 80097ac:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7ff f809 	bl	80087ce <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80097bc:	bf00      	nop
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	ffff0000 	.word	0xffff0000

080097c8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097d8:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a6d      	ldr	r2, [pc, #436]	@ (800999c <I2C_ITError+0x1d4>)
 80097e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	431a      	orrs	r2, r3
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80097fa:	7bfb      	ldrb	r3, [r7, #15]
 80097fc:	2b28      	cmp	r3, #40	@ 0x28
 80097fe:	d005      	beq.n	800980c <I2C_ITError+0x44>
 8009800:	7bfb      	ldrb	r3, [r7, #15]
 8009802:	2b29      	cmp	r3, #41	@ 0x29
 8009804:	d002      	beq.n	800980c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009806:	7bfb      	ldrb	r3, [r7, #15]
 8009808:	2b2a      	cmp	r3, #42	@ 0x2a
 800980a:	d10b      	bne.n	8009824 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800980c:	2103      	movs	r1, #3
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fc0e 	bl	800a030 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2228      	movs	r2, #40	@ 0x28
 8009818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4a60      	ldr	r2, [pc, #384]	@ (80099a0 <I2C_ITError+0x1d8>)
 8009820:	635a      	str	r2, [r3, #52]	@ 0x34
 8009822:	e030      	b.n	8009886 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009824:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f000 fc01 	bl	800a030 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 f8e1 	bl	80099f6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800983a:	b2db      	uxtb	r3, r3
 800983c:	2b60      	cmp	r3, #96	@ 0x60
 800983e:	d01f      	beq.n	8009880 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2220      	movs	r2, #32
 8009844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	f003 0320 	and.w	r3, r3, #32
 8009852:	2b20      	cmp	r3, #32
 8009854:	d114      	bne.n	8009880 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	699b      	ldr	r3, [r3, #24]
 800985c:	f003 0310 	and.w	r3, r3, #16
 8009860:	2b10      	cmp	r3, #16
 8009862:	d109      	bne.n	8009878 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2210      	movs	r2, #16
 800986a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009870:	f043 0204 	orr.w	r2, r3, #4
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2220      	movs	r2, #32
 800987e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800988a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009890:	2b00      	cmp	r3, #0
 8009892:	d039      	beq.n	8009908 <I2C_ITError+0x140>
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2b11      	cmp	r3, #17
 8009898:	d002      	beq.n	80098a0 <I2C_ITError+0xd8>
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	2b21      	cmp	r3, #33	@ 0x21
 800989e:	d133      	bne.n	8009908 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098ae:	d107      	bne.n	80098c0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80098be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7fe f9ca 	bl	8007c5e <HAL_DMA_GetState>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d017      	beq.n	8009900 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d4:	4a33      	ldr	r2, [pc, #204]	@ (80099a4 <I2C_ITError+0x1dc>)
 80098d6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e4:	4618      	mov	r0, r3
 80098e6:	f7fe f8ac 	bl	8007a42 <HAL_DMA_Abort_IT>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d04d      	beq.n	800998c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80098fa:	4610      	mov	r0, r2
 80098fc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80098fe:	e045      	b.n	800998c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f851 	bl	80099a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009906:	e041      	b.n	800998c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800990c:	2b00      	cmp	r3, #0
 800990e:	d039      	beq.n	8009984 <I2C_ITError+0x1bc>
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	2b12      	cmp	r3, #18
 8009914:	d002      	beq.n	800991c <I2C_ITError+0x154>
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	2b22      	cmp	r3, #34	@ 0x22
 800991a:	d133      	bne.n	8009984 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009926:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800992a:	d107      	bne.n	800993c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800993a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009940:	4618      	mov	r0, r3
 8009942:	f7fe f98c 	bl	8007c5e <HAL_DMA_GetState>
 8009946:	4603      	mov	r3, r0
 8009948:	2b01      	cmp	r3, #1
 800994a:	d017      	beq.n	800997c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009950:	4a14      	ldr	r2, [pc, #80]	@ (80099a4 <I2C_ITError+0x1dc>)
 8009952:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009960:	4618      	mov	r0, r3
 8009962:	f7fe f86e 	bl	8007a42 <HAL_DMA_Abort_IT>
 8009966:	4603      	mov	r3, r0
 8009968:	2b00      	cmp	r3, #0
 800996a:	d011      	beq.n	8009990 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009976:	4610      	mov	r0, r2
 8009978:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800997a:	e009      	b.n	8009990 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 f813 	bl	80099a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009982:	e005      	b.n	8009990 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f80f 	bl	80099a8 <I2C_TreatErrorCallback>
  }
}
 800998a:	e002      	b.n	8009992 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800998c:	bf00      	nop
 800998e:	e000      	b.n	8009992 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009990:	bf00      	nop
}
 8009992:	bf00      	nop
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	ffff0000 	.word	0xffff0000
 80099a0:	0800881f 	.word	0x0800881f
 80099a4:	08009b03 	.word	0x08009b03

080099a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	2b60      	cmp	r3, #96	@ 0x60
 80099ba:	d10e      	bne.n	80099da <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2220      	movs	r2, #32
 80099c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f7fe ff19 	bl	800880a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80099d8:	e009      	b.n	80099ee <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f7fe ff04 	bl	80087f6 <HAL_I2C_ErrorCallback>
}
 80099ee:	bf00      	nop
 80099f0:	3708      	adds	r7, #8
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b083      	sub	sp, #12
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	f003 0302 	and.w	r3, r3, #2
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	d103      	bne.n	8009a14 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2200      	movs	r2, #0
 8009a12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	699b      	ldr	r3, [r3, #24]
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d007      	beq.n	8009a32 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	699a      	ldr	r2, [r3, #24]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f042 0201 	orr.w	r2, r2, #1
 8009a30:	619a      	str	r2, [r3, #24]
  }
}
 8009a32:	bf00      	nop
 8009a34:	370c      	adds	r7, #12
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr

08009a3e <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b084      	sub	sp, #16
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a4a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009a5a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a60:	b29b      	uxth	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d104      	bne.n	8009a70 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009a66:	2120      	movs	r1, #32
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f000 fa5d 	bl	8009f28 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009a6e:	e02d      	b.n	8009acc <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8009a78:	441a      	add	r2, r3
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	2bff      	cmp	r3, #255	@ 0xff
 8009a86:	d903      	bls.n	8009a90 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	22ff      	movs	r2, #255	@ 0xff
 8009a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009a8e:	e004      	b.n	8009a9a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	3324      	adds	r3, #36	@ 0x24
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aaa:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009ab0:	f7fd ff4c 	bl	800794c <HAL_DMA_Start_IT>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d004      	beq.n	8009ac4 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009aba:	2110      	movs	r1, #16
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f7ff fe83 	bl	80097c8 <I2C_ITError>
}
 8009ac2:	e003      	b.n	8009acc <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009ac4:	2140      	movs	r1, #64	@ 0x40
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f000 fa2e 	bl	8009f28 <I2C_Enable_IRQ>
}
 8009acc:	bf00      	nop
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	685a      	ldr	r2, [r3, #4]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009af0:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009af2:	2110      	movs	r1, #16
 8009af4:	68f8      	ldr	r0, [r7, #12]
 8009af6:	f7ff fe67 	bl	80097c8 <I2C_ITError>
}
 8009afa:	bf00      	nop
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b084      	sub	sp, #16
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b0e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d003      	beq.n	8009b20 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d003      	beq.n	8009b30 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f7ff ff39 	bl	80099a8 <I2C_TreatErrorCallback>
}
 8009b36:	bf00      	nop
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009b3e:	b580      	push	{r7, lr}
 8009b40:	b084      	sub	sp, #16
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	60f8      	str	r0, [r7, #12]
 8009b46:	60b9      	str	r1, [r7, #8]
 8009b48:	603b      	str	r3, [r7, #0]
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009b4e:	e03b      	b.n	8009bc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b50:	69ba      	ldr	r2, [r7, #24]
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	68f8      	ldr	r0, [r7, #12]
 8009b56:	f000 f8d5 	bl	8009d04 <I2C_IsErrorOccurred>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d001      	beq.n	8009b64 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009b60:	2301      	movs	r3, #1
 8009b62:	e041      	b.n	8009be8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b6a:	d02d      	beq.n	8009bc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b6c:	f7fd fc88 	bl	8007480 <HAL_GetTick>
 8009b70:	4602      	mov	r2, r0
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d302      	bcc.n	8009b82 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d122      	bne.n	8009bc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	699a      	ldr	r2, [r3, #24]
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	4013      	ands	r3, r2
 8009b8c:	68ba      	ldr	r2, [r7, #8]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	bf0c      	ite	eq
 8009b92:	2301      	moveq	r3, #1
 8009b94:	2300      	movne	r3, #0
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	461a      	mov	r2, r3
 8009b9a:	79fb      	ldrb	r3, [r7, #7]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d113      	bne.n	8009bc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ba4:	f043 0220 	orr.w	r2, r3, #32
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2220      	movs	r2, #32
 8009bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e00f      	b.n	8009be8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	699a      	ldr	r2, [r3, #24]
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	4013      	ands	r3, r2
 8009bd2:	68ba      	ldr	r2, [r7, #8]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	bf0c      	ite	eq
 8009bd8:	2301      	moveq	r3, #1
 8009bda:	2300      	movne	r3, #0
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	461a      	mov	r2, r3
 8009be0:	79fb      	ldrb	r3, [r7, #7]
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d0b4      	beq.n	8009b50 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009be6:	2300      	movs	r3, #0
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3710      	adds	r7, #16
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b084      	sub	sp, #16
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009bfc:	e033      	b.n	8009c66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bfe:	687a      	ldr	r2, [r7, #4]
 8009c00:	68b9      	ldr	r1, [r7, #8]
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f000 f87e 	bl	8009d04 <I2C_IsErrorOccurred>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d001      	beq.n	8009c12 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e031      	b.n	8009c76 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c18:	d025      	beq.n	8009c66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c1a:	f7fd fc31 	bl	8007480 <HAL_GetTick>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	68ba      	ldr	r2, [r7, #8]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d302      	bcc.n	8009c30 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d11a      	bne.n	8009c66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	f003 0302 	and.w	r3, r3, #2
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d013      	beq.n	8009c66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c42:	f043 0220 	orr.w	r2, r3, #32
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	e007      	b.n	8009c76 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	699b      	ldr	r3, [r3, #24]
 8009c6c:	f003 0302 	and.w	r3, r3, #2
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d1c4      	bne.n	8009bfe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b084      	sub	sp, #16
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	60f8      	str	r0, [r7, #12]
 8009c86:	60b9      	str	r1, [r7, #8]
 8009c88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c8a:	e02f      	b.n	8009cec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	68b9      	ldr	r1, [r7, #8]
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f000 f837 	bl	8009d04 <I2C_IsErrorOccurred>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d001      	beq.n	8009ca0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	e02d      	b.n	8009cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ca0:	f7fd fbee 	bl	8007480 <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	68ba      	ldr	r2, [r7, #8]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d302      	bcc.n	8009cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d11a      	bne.n	8009cec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	f003 0320 	and.w	r3, r3, #32
 8009cc0:	2b20      	cmp	r3, #32
 8009cc2:	d013      	beq.n	8009cec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc8:	f043 0220 	orr.w	r2, r3, #32
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2220      	movs	r2, #32
 8009cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e007      	b.n	8009cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	699b      	ldr	r3, [r3, #24]
 8009cf2:	f003 0320 	and.w	r3, r3, #32
 8009cf6:	2b20      	cmp	r3, #32
 8009cf8:	d1c8      	bne.n	8009c8c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b08a      	sub	sp, #40	@ 0x28
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	699b      	ldr	r3, [r3, #24]
 8009d1c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	f003 0310 	and.w	r3, r3, #16
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d068      	beq.n	8009e02 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2210      	movs	r2, #16
 8009d36:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009d38:	e049      	b.n	8009dce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d40:	d045      	beq.n	8009dce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009d42:	f7fd fb9d 	bl	8007480 <HAL_GetTick>
 8009d46:	4602      	mov	r2, r0
 8009d48:	69fb      	ldr	r3, [r7, #28]
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	68ba      	ldr	r2, [r7, #8]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d302      	bcc.n	8009d58 <I2C_IsErrorOccurred+0x54>
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d13a      	bne.n	8009dce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d62:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d6a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	699b      	ldr	r3, [r3, #24]
 8009d72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d7a:	d121      	bne.n	8009dc0 <I2C_IsErrorOccurred+0xbc>
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d82:	d01d      	beq.n	8009dc0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009d84:	7cfb      	ldrb	r3, [r7, #19]
 8009d86:	2b20      	cmp	r3, #32
 8009d88:	d01a      	beq.n	8009dc0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	685a      	ldr	r2, [r3, #4]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009d98:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009d9a:	f7fd fb71 	bl	8007480 <HAL_GetTick>
 8009d9e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009da0:	e00e      	b.n	8009dc0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009da2:	f7fd fb6d 	bl	8007480 <HAL_GetTick>
 8009da6:	4602      	mov	r2, r0
 8009da8:	69fb      	ldr	r3, [r7, #28]
 8009daa:	1ad3      	subs	r3, r2, r3
 8009dac:	2b19      	cmp	r3, #25
 8009dae:	d907      	bls.n	8009dc0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009db0:	6a3b      	ldr	r3, [r7, #32]
 8009db2:	f043 0320 	orr.w	r3, r3, #32
 8009db6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009dbe:	e006      	b.n	8009dce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	f003 0320 	and.w	r3, r3, #32
 8009dca:	2b20      	cmp	r3, #32
 8009dcc:	d1e9      	bne.n	8009da2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	699b      	ldr	r3, [r3, #24]
 8009dd4:	f003 0320 	and.w	r3, r3, #32
 8009dd8:	2b20      	cmp	r3, #32
 8009dda:	d003      	beq.n	8009de4 <I2C_IsErrorOccurred+0xe0>
 8009ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d0aa      	beq.n	8009d3a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009de4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d103      	bne.n	8009df4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2220      	movs	r2, #32
 8009df2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009df4:	6a3b      	ldr	r3, [r7, #32]
 8009df6:	f043 0304 	orr.w	r3, r3, #4
 8009dfa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00b      	beq.n	8009e2c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	f043 0301 	orr.w	r3, r3, #1
 8009e1a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009e24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009e2c:	69bb      	ldr	r3, [r7, #24]
 8009e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d00b      	beq.n	8009e4e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	f043 0308 	orr.w	r3, r3, #8
 8009e3c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009e46:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00b      	beq.n	8009e70 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	f043 0302 	orr.w	r3, r3, #2
 8009e5e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009e70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d01c      	beq.n	8009eb2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f7ff fdbc 	bl	80099f6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	6859      	ldr	r1, [r3, #4]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec0 <I2C_IsErrorOccurred+0x1bc>)
 8009e8a:	400b      	ands	r3, r1
 8009e8c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e92:	6a3b      	ldr	r3, [r7, #32]
 8009e94:	431a      	orrs	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2220      	movs	r2, #32
 8009e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009eb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3728      	adds	r7, #40	@ 0x28
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop
 8009ec0:	fe00e800 	.word	0xfe00e800

08009ec4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b087      	sub	sp, #28
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	607b      	str	r3, [r7, #4]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	817b      	strh	r3, [r7, #10]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009ed6:	897b      	ldrh	r3, [r7, #10]
 8009ed8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009edc:	7a7b      	ldrb	r3, [r7, #9]
 8009ede:	041b      	lsls	r3, r3, #16
 8009ee0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009ee4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009eea:	6a3b      	ldr	r3, [r7, #32]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ef2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	685a      	ldr	r2, [r3, #4]
 8009efa:	6a3b      	ldr	r3, [r7, #32]
 8009efc:	0d5b      	lsrs	r3, r3, #21
 8009efe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009f02:	4b08      	ldr	r3, [pc, #32]	@ (8009f24 <I2C_TransferConfig+0x60>)
 8009f04:	430b      	orrs	r3, r1
 8009f06:	43db      	mvns	r3, r3
 8009f08:	ea02 0103 	and.w	r1, r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	697a      	ldr	r2, [r7, #20]
 8009f12:	430a      	orrs	r2, r1
 8009f14:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009f16:	bf00      	nop
 8009f18:	371c      	adds	r7, #28
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	03ff63ff 	.word	0x03ff63ff

08009f28 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	460b      	mov	r3, r1
 8009f32:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009f34:	2300      	movs	r3, #0
 8009f36:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f3c:	4a39      	ldr	r2, [pc, #228]	@ (800a024 <I2C_Enable_IRQ+0xfc>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d032      	beq.n	8009fa8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009f46:	4a38      	ldr	r2, [pc, #224]	@ (800a028 <I2C_Enable_IRQ+0x100>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d02d      	beq.n	8009fa8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009f50:	4a36      	ldr	r2, [pc, #216]	@ (800a02c <I2C_Enable_IRQ+0x104>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d028      	beq.n	8009fa8 <I2C_Enable_IRQ+0x80>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009f56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	da03      	bge.n	8009f66 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009f64:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009f66:	887b      	ldrh	r3, [r7, #2]
 8009f68:	f003 0301 	and.w	r3, r3, #1
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d003      	beq.n	8009f78 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009f76:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009f78:	887b      	ldrh	r3, [r7, #2]
 8009f7a:	f003 0302 	and.w	r3, r3, #2
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d003      	beq.n	8009f8a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009f88:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009f8a:	887b      	ldrh	r3, [r7, #2]
 8009f8c:	2b10      	cmp	r3, #16
 8009f8e:	d103      	bne.n	8009f98 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009f96:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009f98:	887b      	ldrh	r3, [r7, #2]
 8009f9a:	2b20      	cmp	r3, #32
 8009f9c:	d133      	bne.n	800a006 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f043 0320 	orr.w	r3, r3, #32
 8009fa4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009fa6:	e02e      	b.n	800a006 <I2C_Enable_IRQ+0xde>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009fa8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	da03      	bge.n	8009fb8 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009fb6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009fb8:	887b      	ldrh	r3, [r7, #2]
 8009fba:	f003 0301 	and.w	r3, r3, #1
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d003      	beq.n	8009fca <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009fc8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009fca:	887b      	ldrh	r3, [r7, #2]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d003      	beq.n	8009fdc <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009fda:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009fdc:	887b      	ldrh	r3, [r7, #2]
 8009fde:	2b10      	cmp	r3, #16
 8009fe0:	d103      	bne.n	8009fea <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009fe8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009fea:	887b      	ldrh	r3, [r7, #2]
 8009fec:	2b20      	cmp	r3, #32
 8009fee:	d103      	bne.n	8009ff8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009ff6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009ff8:	887b      	ldrh	r3, [r7, #2]
 8009ffa:	2b40      	cmp	r3, #64	@ 0x40
 8009ffc:	d103      	bne.n	800a006 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a004:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6819      	ldr	r1, [r3, #0]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	430a      	orrs	r2, r1
 800a014:	601a      	str	r2, [r3, #0]
}
 800a016:	bf00      	nop
 800a018:	3714      	adds	r7, #20
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr
 800a022:	bf00      	nop
 800a024:	08008a11 	.word	0x08008a11
 800a028:	08008e35 	.word	0x08008e35
 800a02c:	08008be9 	.word	0x08008be9

0800a030 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a030:	b480      	push	{r7}
 800a032:	b085      	sub	sp, #20
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	460b      	mov	r3, r1
 800a03a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a03c:	2300      	movs	r3, #0
 800a03e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a040:	887b      	ldrh	r3, [r7, #2]
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00f      	beq.n	800a06a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800a050:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a058:	b2db      	uxtb	r3, r3
 800a05a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a05e:	2b28      	cmp	r3, #40	@ 0x28
 800a060:	d003      	beq.n	800a06a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a068:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a06a:	887b      	ldrh	r3, [r7, #2]
 800a06c:	f003 0302 	and.w	r3, r3, #2
 800a070:	2b00      	cmp	r3, #0
 800a072:	d00f      	beq.n	800a094 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800a07a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a082:	b2db      	uxtb	r3, r3
 800a084:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a088:	2b28      	cmp	r3, #40	@ 0x28
 800a08a:	d003      	beq.n	800a094 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a092:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a094:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	da03      	bge.n	800a0a4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a0a2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a0a4:	887b      	ldrh	r3, [r7, #2]
 800a0a6:	2b10      	cmp	r3, #16
 800a0a8:	d103      	bne.n	800a0b2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a0b0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a0b2:	887b      	ldrh	r3, [r7, #2]
 800a0b4:	2b20      	cmp	r3, #32
 800a0b6:	d103      	bne.n	800a0c0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f043 0320 	orr.w	r3, r3, #32
 800a0be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a0c0:	887b      	ldrh	r3, [r7, #2]
 800a0c2:	2b40      	cmp	r3, #64	@ 0x40
 800a0c4:	d103      	bne.n	800a0ce <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0cc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	6819      	ldr	r1, [r3, #0]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	43da      	mvns	r2, r3
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	400a      	ands	r2, r1
 800a0de:	601a      	str	r2, [r3, #0]
}
 800a0e0:	bf00      	nop
 800a0e2:	3714      	adds	r7, #20
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0fc:	b2db      	uxtb	r3, r3
 800a0fe:	2b20      	cmp	r3, #32
 800a100:	d138      	bne.n	800a174 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d101      	bne.n	800a110 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a10c:	2302      	movs	r3, #2
 800a10e:	e032      	b.n	800a176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2224      	movs	r2, #36	@ 0x24
 800a11c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f022 0201 	bic.w	r2, r2, #1
 800a12e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a13e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6819      	ldr	r1, [r3, #0]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	683a      	ldr	r2, [r7, #0]
 800a14c:	430a      	orrs	r2, r1
 800a14e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f042 0201 	orr.w	r2, r2, #1
 800a15e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2220      	movs	r2, #32
 800a164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a170:	2300      	movs	r3, #0
 800a172:	e000      	b.n	800a176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a174:	2302      	movs	r3, #2
  }
}
 800a176:	4618      	mov	r0, r3
 800a178:	370c      	adds	r7, #12
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr

0800a182 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a182:	b480      	push	{r7}
 800a184:	b085      	sub	sp, #20
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
 800a18a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a192:	b2db      	uxtb	r3, r3
 800a194:	2b20      	cmp	r3, #32
 800a196:	d139      	bne.n	800a20c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	d101      	bne.n	800a1a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a1a2:	2302      	movs	r3, #2
 800a1a4:	e033      	b.n	800a20e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2224      	movs	r2, #36	@ 0x24
 800a1b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 0201 	bic.w	r2, r2, #1
 800a1c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a1d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	021b      	lsls	r3, r3, #8
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f042 0201 	orr.w	r2, r2, #1
 800a1f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	e000      	b.n	800a20e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a20c:	2302      	movs	r3, #2
  }
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3714      	adds	r7, #20
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
	...

0800a21c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800a224:	2300      	movs	r3, #0
 800a226:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d01e      	beq.n	800a26c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800a22e:	4b13      	ldr	r3, [pc, #76]	@ (800a27c <HAL_IPCC_Init+0x60>)
 800a230:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a238:	b2db      	uxtb	r3, r3
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d102      	bne.n	800a244 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f7fc fe88 	bl	8006f54 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800a244:	68b8      	ldr	r0, [r7, #8]
 800a246:	f000 f85b 	bl	800a300 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 f82c 	bl	800a2b4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2201      	movs	r2, #1
 800a266:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800a26a:	e001      	b.n	800a270 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800a270:	7bfb      	ldrb	r3, [r7, #15]
}
 800a272:	4618      	mov	r0, r3
 800a274:	3710      	adds	r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	58000c00 	.word	0x58000c00

0800a280 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800a280:	b480      	push	{r7}
 800a282:	b085      	sub	sp, #20
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	4613      	mov	r3, r2
 800a28c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800a28e:	bf00      	nop
 800a290:	3714      	adds	r7, #20
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr

0800a29a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b085      	sub	sp, #20
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	60f8      	str	r0, [r7, #12]
 800a2a2:	60b9      	str	r1, [r7, #8]
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800a2a8:	bf00      	nop
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr

0800a2b4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800a2bc:	2300      	movs	r3, #0
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	e00f      	b.n	800a2e2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	4413      	add	r3, r2
 800a2ca:	4a0b      	ldr	r2, [pc, #44]	@ (800a2f8 <IPCC_SetDefaultCallbacks+0x44>)
 800a2cc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	3306      	adds	r3, #6
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	4413      	add	r3, r2
 800a2d8:	4a08      	ldr	r2, [pc, #32]	@ (800a2fc <IPCC_SetDefaultCallbacks+0x48>)
 800a2da:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	60fb      	str	r3, [r7, #12]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2b05      	cmp	r3, #5
 800a2e6:	d9ec      	bls.n	800a2c2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800a2e8:	bf00      	nop
 800a2ea:	bf00      	nop
 800a2ec:	3714      	adds	r7, #20
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	0800a281 	.word	0x0800a281
 800a2fc:	0800a29b 	.word	0x0800a29b

0800a300 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800a300:	b480      	push	{r7}
 800a302:	b083      	sub	sp, #12
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2200      	movs	r2, #0
 800a30c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800a314:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	223f      	movs	r2, #63	@ 0x3f
 800a31a:	609a      	str	r2, [r3, #8]
}
 800a31c:	bf00      	nop
 800a31e:	370c      	adds	r7, #12
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr

0800a328 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a328:	b480      	push	{r7}
 800a32a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a32c:	4b05      	ldr	r3, [pc, #20]	@ (800a344 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a04      	ldr	r2, [pc, #16]	@ (800a344 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a336:	6013      	str	r3, [r2, #0]
}
 800a338:	bf00      	nop
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	58000400 	.word	0x58000400

0800a348 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a348:	b480      	push	{r7}
 800a34a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800a34c:	4b04      	ldr	r3, [pc, #16]	@ (800a360 <HAL_PWREx_GetVoltageRange+0x18>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800a354:	4618      	mov	r0, r3
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop
 800a360:	58000400 	.word	0x58000400

0800a364 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800a364:	b480      	push	{r7}
 800a366:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800a368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a372:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a376:	d101      	bne.n	800a37c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800a378:	2301      	movs	r3, #1
 800a37a:	e000      	b.n	800a37e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <LL_RCC_HSE_Enable>:
{
 800a388:	b480      	push	{r7}
 800a38a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800a38c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a39a:	6013      	str	r3, [r2, #0]
}
 800a39c:	bf00      	nop
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr

0800a3a6 <LL_RCC_HSE_Disable>:
{
 800a3a6:	b480      	push	{r7}
 800a3a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800a3aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a3b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3b8:	6013      	str	r3, [r2, #0]
}
 800a3ba:	bf00      	nop
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <LL_RCC_HSE_IsReady>:
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800a3c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3d6:	d101      	bne.n	800a3dc <LL_RCC_HSE_IsReady+0x18>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <LL_RCC_HSE_IsReady+0x1a>
 800a3dc:	2300      	movs	r3, #0
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <LL_RCC_HSI_Enable>:
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800a3ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a3f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a3fa:	6013      	str	r3, [r2, #0]
}
 800a3fc:	bf00      	nop
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr

0800a406 <LL_RCC_HSI_Disable>:
{
 800a406:	b480      	push	{r7}
 800a408:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800a40a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a418:	6013      	str	r3, [r2, #0]
}
 800a41a:	bf00      	nop
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <LL_RCC_HSI_IsReady>:
{
 800a424:	b480      	push	{r7}
 800a426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a436:	d101      	bne.n	800a43c <LL_RCC_HSI_IsReady+0x18>
 800a438:	2301      	movs	r3, #1
 800a43a:	e000      	b.n	800a43e <LL_RCC_HSI_IsReady+0x1a>
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <LL_RCC_HSI_SetCalibTrimming>:
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800a450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	061b      	lsls	r3, r3, #24
 800a45e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a462:	4313      	orrs	r3, r2
 800a464:	604b      	str	r3, [r1, #4]
}
 800a466:	bf00      	nop
 800a468:	370c      	adds	r7, #12
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <LL_RCC_HSI48_Enable>:
{
 800a472:	b480      	push	{r7}
 800a474:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800a476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a47a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a47e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a482:	f043 0301 	orr.w	r3, r3, #1
 800a486:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800a48a:	bf00      	nop
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr

0800a494 <LL_RCC_HSI48_Disable>:
{
 800a494:	b480      	push	{r7}
 800a496:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800a498:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a49c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a4a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a4a4:	f023 0301 	bic.w	r3, r3, #1
 800a4a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800a4ac:	bf00      	nop
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr

0800a4b6 <LL_RCC_HSI48_IsReady>:
{
 800a4b6:	b480      	push	{r7}
 800a4b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800a4ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a4c2:	f003 0302 	and.w	r3, r3, #2
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	d101      	bne.n	800a4ce <LL_RCC_HSI48_IsReady+0x18>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e000      	b.n	800a4d0 <LL_RCC_HSI48_IsReady+0x1a>
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <LL_RCC_LSE_Enable>:
{
 800a4da:	b480      	push	{r7}
 800a4dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a4de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a4ea:	f043 0301 	orr.w	r3, r3, #1
 800a4ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a4f2:	bf00      	nop
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <LL_RCC_LSE_Disable>:
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a500:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a508:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a50c:	f023 0301 	bic.w	r3, r3, #1
 800a510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a514:	bf00      	nop
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <LL_RCC_LSE_EnableBypass>:
{
 800a51e:	b480      	push	{r7}
 800a520:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a52a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a52e:	f043 0304 	orr.w	r3, r3, #4
 800a532:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a536:	bf00      	nop
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <LL_RCC_LSE_DisableBypass>:
{
 800a540:	b480      	push	{r7}
 800a542:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a54c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a550:	f023 0304 	bic.w	r3, r3, #4
 800a554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a558:	bf00      	nop
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr

0800a562 <LL_RCC_LSE_IsReady>:
{
 800a562:	b480      	push	{r7}
 800a564:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a566:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a56a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a56e:	f003 0302 	and.w	r3, r3, #2
 800a572:	2b02      	cmp	r3, #2
 800a574:	d101      	bne.n	800a57a <LL_RCC_LSE_IsReady+0x18>
 800a576:	2301      	movs	r3, #1
 800a578:	e000      	b.n	800a57c <LL_RCC_LSE_IsReady+0x1a>
 800a57a:	2300      	movs	r3, #0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr

0800a586 <LL_RCC_LSI1_Enable>:
{
 800a586:	b480      	push	{r7}
 800a588:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800a58a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a58e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a592:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a596:	f043 0301 	orr.w	r3, r3, #1
 800a59a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a59e:	bf00      	nop
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <LL_RCC_LSI1_Disable>:
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800a5ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a5b8:	f023 0301 	bic.w	r3, r3, #1
 800a5bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a5c0:	bf00      	nop
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr

0800a5ca <LL_RCC_LSI1_IsReady>:
{
 800a5ca:	b480      	push	{r7}
 800a5cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800a5ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5d6:	f003 0302 	and.w	r3, r3, #2
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d101      	bne.n	800a5e2 <LL_RCC_LSI1_IsReady+0x18>
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e000      	b.n	800a5e4 <LL_RCC_LSI1_IsReady+0x1a>
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr

0800a5ee <LL_RCC_LSI2_Enable>:
{
 800a5ee:	b480      	push	{r7}
 800a5f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800a5f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a5fe:	f043 0304 	orr.w	r3, r3, #4
 800a602:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a606:	bf00      	nop
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <LL_RCC_LSI2_Disable>:
{
 800a610:	b480      	push	{r7}
 800a612:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800a614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a61c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a620:	f023 0304 	bic.w	r3, r3, #4
 800a624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a628:	bf00      	nop
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr

0800a632 <LL_RCC_LSI2_IsReady>:
{
 800a632:	b480      	push	{r7}
 800a634:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800a636:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a63a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a63e:	f003 0308 	and.w	r3, r3, #8
 800a642:	2b08      	cmp	r3, #8
 800a644:	d101      	bne.n	800a64a <LL_RCC_LSI2_IsReady+0x18>
 800a646:	2301      	movs	r3, #1
 800a648:	e000      	b.n	800a64c <LL_RCC_LSI2_IsReady+0x1a>
 800a64a:	2300      	movs	r3, #0
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr

0800a656 <LL_RCC_LSI2_SetTrimming>:
{
 800a656:	b480      	push	{r7}
 800a658:	b083      	sub	sp, #12
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800a65e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a666:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	021b      	lsls	r3, r3, #8
 800a66e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a672:	4313      	orrs	r3, r2
 800a674:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a678:	bf00      	nop
 800a67a:	370c      	adds	r7, #12
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <LL_RCC_MSI_Enable>:
{
 800a684:	b480      	push	{r7}
 800a686:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a688:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a692:	f043 0301 	orr.w	r3, r3, #1
 800a696:	6013      	str	r3, [r2, #0]
}
 800a698:	bf00      	nop
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr

0800a6a2 <LL_RCC_MSI_Disable>:
{
 800a6a2:	b480      	push	{r7}
 800a6a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a6a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a6b0:	f023 0301 	bic.w	r3, r3, #1
 800a6b4:	6013      	str	r3, [r2, #0]
}
 800a6b6:	bf00      	nop
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <LL_RCC_MSI_IsReady>:
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a6c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f003 0302 	and.w	r3, r3, #2
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	d101      	bne.n	800a6d6 <LL_RCC_MSI_IsReady+0x16>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e000      	b.n	800a6d8 <LL_RCC_MSI_IsReady+0x18>
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr

0800a6e2 <LL_RCC_MSI_SetRange>:
{
 800a6e2:	b480      	push	{r7}
 800a6e4:	b083      	sub	sp, #12
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800a6ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a6f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	600b      	str	r3, [r1, #0]
}
 800a6fe:	bf00      	nop
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <LL_RCC_MSI_GetRange>:
{
 800a70a:	b480      	push	{r7}
 800a70c:	b083      	sub	sp, #12
 800a70e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a71a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2bb0      	cmp	r3, #176	@ 0xb0
 800a720:	d901      	bls.n	800a726 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a722:	23b0      	movs	r3, #176	@ 0xb0
 800a724:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a726:	687b      	ldr	r3, [r7, #4]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	370c      	adds	r7, #12
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <LL_RCC_MSI_SetCalibTrimming>:
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a73c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	021b      	lsls	r3, r3, #8
 800a74a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a74e:	4313      	orrs	r3, r2
 800a750:	604b      	str	r3, [r1, #4]
}
 800a752:	bf00      	nop
 800a754:	370c      	adds	r7, #12
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr

0800a75e <LL_RCC_SetSysClkSource>:
{
 800a75e:	b480      	push	{r7}
 800a760:	b083      	sub	sp, #12
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a76a:	689b      	ldr	r3, [r3, #8]
 800a76c:	f023 0203 	bic.w	r2, r3, #3
 800a770:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	4313      	orrs	r3, r2
 800a778:	608b      	str	r3, [r1, #8]
}
 800a77a:	bf00      	nop
 800a77c:	370c      	adds	r7, #12
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr

0800a786 <LL_RCC_GetSysClkSource>:
{
 800a786:	b480      	push	{r7}
 800a788:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a78a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	f003 030c 	and.w	r3, r3, #12
}
 800a794:	4618      	mov	r0, r3
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr

0800a79e <LL_RCC_SetAHBPrescaler>:
{
 800a79e:	b480      	push	{r7}
 800a7a0:	b083      	sub	sp, #12
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a7a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a7b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	608b      	str	r3, [r1, #8]
}
 800a7ba:	bf00      	nop
 800a7bc:	370c      	adds	r7, #12
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <LL_C2_RCC_SetAHBPrescaler>:
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b083      	sub	sp, #12
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a7ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7d2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a7d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a7da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4313      	orrs	r3, r2
 800a7e2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a7e6:	bf00      	nop
 800a7e8:	370c      	adds	r7, #12
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr

0800a7f2 <LL_RCC_SetAHB4Prescaler>:
{
 800a7f2:	b480      	push	{r7}
 800a7f4:	b083      	sub	sp, #12
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a7fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a802:	f023 020f 	bic.w	r2, r3, #15
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	091b      	lsrs	r3, r3, #4
 800a80a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a80e:	4313      	orrs	r3, r2
 800a810:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a814:	bf00      	nop
 800a816:	370c      	adds	r7, #12
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr

0800a820 <LL_RCC_SetAPB1Prescaler>:
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a832:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4313      	orrs	r3, r2
 800a83a:	608b      	str	r3, [r1, #8]
}
 800a83c:	bf00      	nop
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <LL_RCC_SetAPB2Prescaler>:
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a850:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a85a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4313      	orrs	r3, r2
 800a862:	608b      	str	r3, [r1, #8]
}
 800a864:	bf00      	nop
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <LL_RCC_GetAHBPrescaler>:
{
 800a870:	b480      	push	{r7}
 800a872:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <LL_RCC_GetAHB4Prescaler>:
{
 800a888:	b480      	push	{r7}
 800a88a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a88c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a890:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a894:	011b      	lsls	r3, r3, #4
 800a896:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a8a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a8b6:	6013      	str	r3, [r2, #0]
}
 800a8b8:	bf00      	nop
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a8c2:	b480      	push	{r7}
 800a8c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a8c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8d4:	6013      	str	r3, [r2, #0]
}
 800a8d6:	bf00      	nop
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr

0800a8e0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a8e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8f2:	d101      	bne.n	800a8f8 <LL_RCC_PLL_IsReady+0x18>
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	e000      	b.n	800a8fa <LL_RCC_PLL_IsReady+0x1a>
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr

0800a904 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a904:	b480      	push	{r7}
 800a906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a908:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	0a1b      	lsrs	r3, r3, #8
 800a910:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a914:	4618      	mov	r0, r3
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a91e:	b480      	push	{r7}
 800a920:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a922:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a926:	68db      	ldr	r3, [r3, #12]
 800a928:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr

0800a936 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a936:	b480      	push	{r7}
 800a938:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a93a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a944:	4618      	mov	r0, r3
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr

0800a94e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a94e:	b480      	push	{r7}
 800a950:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	f003 0303 	and.w	r3, r3, #3
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr

0800a966 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a966:	b480      	push	{r7}
 800a968:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a96a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a96e:	689b      	ldr	r3, [r3, #8]
 800a970:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a978:	d101      	bne.n	800a97e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a97a:	2301      	movs	r3, #1
 800a97c:	e000      	b.n	800a980 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a97e:	2300      	movs	r3, #0
}
 800a980:	4618      	mov	r0, r3
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a98a:	b480      	push	{r7}
 800a98c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a98e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a992:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a99a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a99e:	d101      	bne.n	800a9a4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	e000      	b.n	800a9a6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a9a4:	2300      	movs	r3, #0
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr

0800a9b0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a9b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9b8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a9bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9c4:	d101      	bne.n	800a9ca <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e000      	b.n	800a9cc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a9ca:	2300      	movs	r3, #0
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a9da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9e8:	d101      	bne.n	800a9ee <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e000      	b.n	800a9f0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a9ee:	2300      	movs	r3, #0
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr

0800a9fa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a9fa:	b480      	push	{r7}
 800a9fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a9fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aa08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aa0c:	d101      	bne.n	800aa12 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800aa0e:	2301      	movs	r3, #1
 800aa10:	e000      	b.n	800aa14 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800aa12:	2300      	movs	r3, #0
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr
	...

0800aa20 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa20:	b590      	push	{r4, r7, lr}
 800aa22:	b08d      	sub	sp, #52	@ 0x34
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d101      	bne.n	800aa32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e363      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 0320 	and.w	r3, r3, #32
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f000 808d 	beq.w	800ab5a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa40:	f7ff fea1 	bl	800a786 <LL_RCC_GetSysClkSource>
 800aa44:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa46:	f7ff ff82 	bl	800a94e <LL_RCC_PLL_GetMainSource>
 800aa4a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800aa4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d005      	beq.n	800aa5e <HAL_RCC_OscConfig+0x3e>
 800aa52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa54:	2b0c      	cmp	r3, #12
 800aa56:	d147      	bne.n	800aae8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800aa58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d144      	bne.n	800aae8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	69db      	ldr	r3, [r3, #28]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d101      	bne.n	800aa6a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e347      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800aa6e:	f7ff fe4c 	bl	800a70a <LL_RCC_MSI_GetRange>
 800aa72:	4603      	mov	r3, r0
 800aa74:	429c      	cmp	r4, r3
 800aa76:	d914      	bls.n	800aaa2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f000 fd03 	bl	800b488 <RCC_SetFlashLatencyFromMSIRange>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d001      	beq.n	800aa8c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e336      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa90:	4618      	mov	r0, r3
 800aa92:	f7ff fe26 	bl	800a6e2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a1b      	ldr	r3, [r3, #32]
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7ff fe4a 	bl	800a734 <LL_RCC_MSI_SetCalibTrimming>
 800aaa0:	e013      	b.n	800aaca <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff fe1b 	bl	800a6e2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6a1b      	ldr	r3, [r3, #32]
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7ff fe3f 	bl	800a734 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaba:	4618      	mov	r0, r3
 800aabc:	f000 fce4 	bl	800b488 <RCC_SetFlashLatencyFromMSIRange>
 800aac0:	4603      	mov	r3, r0
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d001      	beq.n	800aaca <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	e317      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800aaca:	f000 fcc9 	bl	800b460 <HAL_RCC_GetHCLKFreq>
 800aace:	4603      	mov	r3, r0
 800aad0:	4aa4      	ldr	r2, [pc, #656]	@ (800ad64 <HAL_RCC_OscConfig+0x344>)
 800aad2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800aad4:	4ba4      	ldr	r3, [pc, #656]	@ (800ad68 <HAL_RCC_OscConfig+0x348>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fc fc83 	bl	80073e4 <HAL_InitTick>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d039      	beq.n	800ab58 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800aae4:	2301      	movs	r3, #1
 800aae6:	e308      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	69db      	ldr	r3, [r3, #28]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d01e      	beq.n	800ab2e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800aaf0:	f7ff fdc8 	bl	800a684 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800aaf4:	f7fc fcc4 	bl	8007480 <HAL_GetTick>
 800aaf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800aafa:	e008      	b.n	800ab0e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aafc:	f7fc fcc0 	bl	8007480 <HAL_GetTick>
 800ab00:	4602      	mov	r2, r0
 800ab02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab04:	1ad3      	subs	r3, r2, r3
 800ab06:	2b02      	cmp	r3, #2
 800ab08:	d901      	bls.n	800ab0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800ab0a:	2303      	movs	r3, #3
 800ab0c:	e2f5      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800ab0e:	f7ff fdd7 	bl	800a6c0 <LL_RCC_MSI_IsReady>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d0f1      	beq.n	800aafc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7ff fde0 	bl	800a6e2 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a1b      	ldr	r3, [r3, #32]
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7ff fe04 	bl	800a734 <LL_RCC_MSI_SetCalibTrimming>
 800ab2c:	e015      	b.n	800ab5a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ab2e:	f7ff fdb8 	bl	800a6a2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ab32:	f7fc fca5 	bl	8007480 <HAL_GetTick>
 800ab36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800ab38:	e008      	b.n	800ab4c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ab3a:	f7fc fca1 	bl	8007480 <HAL_GetTick>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab42:	1ad3      	subs	r3, r2, r3
 800ab44:	2b02      	cmp	r3, #2
 800ab46:	d901      	bls.n	800ab4c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800ab48:	2303      	movs	r3, #3
 800ab4a:	e2d6      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800ab4c:	f7ff fdb8 	bl	800a6c0 <LL_RCC_MSI_IsReady>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d1f1      	bne.n	800ab3a <HAL_RCC_OscConfig+0x11a>
 800ab56:	e000      	b.n	800ab5a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800ab58:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f003 0301 	and.w	r3, r3, #1
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d047      	beq.n	800abf6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab66:	f7ff fe0e 	bl	800a786 <LL_RCC_GetSysClkSource>
 800ab6a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab6c:	f7ff feef 	bl	800a94e <LL_RCC_PLL_GetMainSource>
 800ab70:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800ab72:	6a3b      	ldr	r3, [r7, #32]
 800ab74:	2b08      	cmp	r3, #8
 800ab76:	d005      	beq.n	800ab84 <HAL_RCC_OscConfig+0x164>
 800ab78:	6a3b      	ldr	r3, [r7, #32]
 800ab7a:	2b0c      	cmp	r3, #12
 800ab7c:	d108      	bne.n	800ab90 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	2b03      	cmp	r3, #3
 800ab82:	d105      	bne.n	800ab90 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d134      	bne.n	800abf6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e2b4      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab98:	d102      	bne.n	800aba0 <HAL_RCC_OscConfig+0x180>
 800ab9a:	f7ff fbf5 	bl	800a388 <LL_RCC_HSE_Enable>
 800ab9e:	e001      	b.n	800aba4 <HAL_RCC_OscConfig+0x184>
 800aba0:	f7ff fc01 	bl	800a3a6 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d012      	beq.n	800abd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abac:	f7fc fc68 	bl	8007480 <HAL_GetTick>
 800abb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800abb2:	e008      	b.n	800abc6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800abb4:	f7fc fc64 	bl	8007480 <HAL_GetTick>
 800abb8:	4602      	mov	r2, r0
 800abba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbc:	1ad3      	subs	r3, r2, r3
 800abbe:	2b64      	cmp	r3, #100	@ 0x64
 800abc0:	d901      	bls.n	800abc6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800abc2:	2303      	movs	r3, #3
 800abc4:	e299      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800abc6:	f7ff fbfd 	bl	800a3c4 <LL_RCC_HSE_IsReady>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d0f1      	beq.n	800abb4 <HAL_RCC_OscConfig+0x194>
 800abd0:	e011      	b.n	800abf6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abd2:	f7fc fc55 	bl	8007480 <HAL_GetTick>
 800abd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800abd8:	e008      	b.n	800abec <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800abda:	f7fc fc51 	bl	8007480 <HAL_GetTick>
 800abde:	4602      	mov	r2, r0
 800abe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe2:	1ad3      	subs	r3, r2, r3
 800abe4:	2b64      	cmp	r3, #100	@ 0x64
 800abe6:	d901      	bls.n	800abec <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800abe8:	2303      	movs	r3, #3
 800abea:	e286      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800abec:	f7ff fbea 	bl	800a3c4 <LL_RCC_HSE_IsReady>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1f1      	bne.n	800abda <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f003 0302 	and.w	r3, r3, #2
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d04c      	beq.n	800ac9c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac02:	f7ff fdc0 	bl	800a786 <LL_RCC_GetSysClkSource>
 800ac06:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac08:	f7ff fea1 	bl	800a94e <LL_RCC_PLL_GetMainSource>
 800ac0c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	2b04      	cmp	r3, #4
 800ac12:	d005      	beq.n	800ac20 <HAL_RCC_OscConfig+0x200>
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	2b0c      	cmp	r3, #12
 800ac18:	d10e      	bne.n	800ac38 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	2b02      	cmp	r3, #2
 800ac1e:	d10b      	bne.n	800ac38 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	68db      	ldr	r3, [r3, #12]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d101      	bne.n	800ac2c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e266      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	4618      	mov	r0, r3
 800ac32:	f7ff fc09 	bl	800a448 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800ac36:	e031      	b.n	800ac9c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d019      	beq.n	800ac74 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ac40:	f7ff fbd2 	bl	800a3e8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac44:	f7fc fc1c 	bl	8007480 <HAL_GetTick>
 800ac48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800ac4a:	e008      	b.n	800ac5e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac4c:	f7fc fc18 	bl	8007480 <HAL_GetTick>
 800ac50:	4602      	mov	r2, r0
 800ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac54:	1ad3      	subs	r3, r2, r3
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d901      	bls.n	800ac5e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e24d      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800ac5e:	f7ff fbe1 	bl	800a424 <LL_RCC_HSI_IsReady>
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d0f1      	beq.n	800ac4c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	691b      	ldr	r3, [r3, #16]
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f7ff fbeb 	bl	800a448 <LL_RCC_HSI_SetCalibTrimming>
 800ac72:	e013      	b.n	800ac9c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ac74:	f7ff fbc7 	bl	800a406 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac78:	f7fc fc02 	bl	8007480 <HAL_GetTick>
 800ac7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800ac7e:	e008      	b.n	800ac92 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac80:	f7fc fbfe 	bl	8007480 <HAL_GetTick>
 800ac84:	4602      	mov	r2, r0
 800ac86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	2b02      	cmp	r3, #2
 800ac8c:	d901      	bls.n	800ac92 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800ac8e:	2303      	movs	r3, #3
 800ac90:	e233      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800ac92:	f7ff fbc7 	bl	800a424 <LL_RCC_HSI_IsReady>
 800ac96:	4603      	mov	r3, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d1f1      	bne.n	800ac80 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f003 0308 	and.w	r3, r3, #8
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d106      	bne.n	800acb6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f000 80a3 	beq.w	800adfc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	695b      	ldr	r3, [r3, #20]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d076      	beq.n	800adac <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f003 0310 	and.w	r3, r3, #16
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d046      	beq.n	800ad58 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800acca:	f7ff fc7e 	bl	800a5ca <LL_RCC_LSI1_IsReady>
 800acce:	4603      	mov	r3, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d113      	bne.n	800acfc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800acd4:	f7ff fc57 	bl	800a586 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800acd8:	f7fc fbd2 	bl	8007480 <HAL_GetTick>
 800acdc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800acde:	e008      	b.n	800acf2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ace0:	f7fc fbce 	bl	8007480 <HAL_GetTick>
 800ace4:	4602      	mov	r2, r0
 800ace6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace8:	1ad3      	subs	r3, r2, r3
 800acea:	2b02      	cmp	r3, #2
 800acec:	d901      	bls.n	800acf2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800acee:	2303      	movs	r3, #3
 800acf0:	e203      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800acf2:	f7ff fc6a 	bl	800a5ca <LL_RCC_LSI1_IsReady>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d0f1      	beq.n	800ace0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800acfc:	f7ff fc77 	bl	800a5ee <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad00:	f7fc fbbe 	bl	8007480 <HAL_GetTick>
 800ad04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800ad06:	e008      	b.n	800ad1a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800ad08:	f7fc fbba 	bl	8007480 <HAL_GetTick>
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	2b03      	cmp	r3, #3
 800ad14:	d901      	bls.n	800ad1a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800ad16:	2303      	movs	r3, #3
 800ad18:	e1ef      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800ad1a:	f7ff fc8a 	bl	800a632 <LL_RCC_LSI2_IsReady>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d0f1      	beq.n	800ad08 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	699b      	ldr	r3, [r3, #24]
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7ff fc94 	bl	800a656 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800ad2e:	f7ff fc3b 	bl	800a5a8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad32:	f7fc fba5 	bl	8007480 <HAL_GetTick>
 800ad36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800ad38:	e008      	b.n	800ad4c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ad3a:	f7fc fba1 	bl	8007480 <HAL_GetTick>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d901      	bls.n	800ad4c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	e1d6      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800ad4c:	f7ff fc3d 	bl	800a5ca <LL_RCC_LSI1_IsReady>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d1f1      	bne.n	800ad3a <HAL_RCC_OscConfig+0x31a>
 800ad56:	e051      	b.n	800adfc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800ad58:	f7ff fc15 	bl	800a586 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad5c:	f7fc fb90 	bl	8007480 <HAL_GetTick>
 800ad60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800ad62:	e00c      	b.n	800ad7e <HAL_RCC_OscConfig+0x35e>
 800ad64:	20000050 	.word	0x20000050
 800ad68:	20000054 	.word	0x20000054
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ad6c:	f7fc fb88 	bl	8007480 <HAL_GetTick>
 800ad70:	4602      	mov	r2, r0
 800ad72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad74:	1ad3      	subs	r3, r2, r3
 800ad76:	2b02      	cmp	r3, #2
 800ad78:	d901      	bls.n	800ad7e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800ad7a:	2303      	movs	r3, #3
 800ad7c:	e1bd      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800ad7e:	f7ff fc24 	bl	800a5ca <LL_RCC_LSI1_IsReady>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d0f1      	beq.n	800ad6c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800ad88:	f7ff fc42 	bl	800a610 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800ad8c:	e008      	b.n	800ada0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800ad8e:	f7fc fb77 	bl	8007480 <HAL_GetTick>
 800ad92:	4602      	mov	r2, r0
 800ad94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad96:	1ad3      	subs	r3, r2, r3
 800ad98:	2b03      	cmp	r3, #3
 800ad9a:	d901      	bls.n	800ada0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800ad9c:	2303      	movs	r3, #3
 800ad9e:	e1ac      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800ada0:	f7ff fc47 	bl	800a632 <LL_RCC_LSI2_IsReady>
 800ada4:	4603      	mov	r3, r0
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d1f1      	bne.n	800ad8e <HAL_RCC_OscConfig+0x36e>
 800adaa:	e027      	b.n	800adfc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800adac:	f7ff fc30 	bl	800a610 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adb0:	f7fc fb66 	bl	8007480 <HAL_GetTick>
 800adb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800adb6:	e008      	b.n	800adca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800adb8:	f7fc fb62 	bl	8007480 <HAL_GetTick>
 800adbc:	4602      	mov	r2, r0
 800adbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adc0:	1ad3      	subs	r3, r2, r3
 800adc2:	2b03      	cmp	r3, #3
 800adc4:	d901      	bls.n	800adca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800adc6:	2303      	movs	r3, #3
 800adc8:	e197      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800adca:	f7ff fc32 	bl	800a632 <LL_RCC_LSI2_IsReady>
 800adce:	4603      	mov	r3, r0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d1f1      	bne.n	800adb8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800add4:	f7ff fbe8 	bl	800a5a8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800add8:	f7fc fb52 	bl	8007480 <HAL_GetTick>
 800addc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800adde:	e008      	b.n	800adf2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ade0:	f7fc fb4e 	bl	8007480 <HAL_GetTick>
 800ade4:	4602      	mov	r2, r0
 800ade6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade8:	1ad3      	subs	r3, r2, r3
 800adea:	2b02      	cmp	r3, #2
 800adec:	d901      	bls.n	800adf2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800adee:	2303      	movs	r3, #3
 800adf0:	e183      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800adf2:	f7ff fbea 	bl	800a5ca <LL_RCC_LSI1_IsReady>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d1f1      	bne.n	800ade0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 0304 	and.w	r3, r3, #4
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d05b      	beq.n	800aec0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae08:	4ba7      	ldr	r3, [pc, #668]	@ (800b0a8 <HAL_RCC_OscConfig+0x688>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d114      	bne.n	800ae3e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ae14:	f7ff fa88 	bl	800a328 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae18:	f7fc fb32 	bl	8007480 <HAL_GetTick>
 800ae1c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae1e:	e008      	b.n	800ae32 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae20:	f7fc fb2e 	bl	8007480 <HAL_GetTick>
 800ae24:	4602      	mov	r2, r0
 800ae26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae28:	1ad3      	subs	r3, r2, r3
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	d901      	bls.n	800ae32 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800ae2e:	2303      	movs	r3, #3
 800ae30:	e163      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae32:	4b9d      	ldr	r3, [pc, #628]	@ (800b0a8 <HAL_RCC_OscConfig+0x688>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d0f0      	beq.n	800ae20 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	689b      	ldr	r3, [r3, #8]
 800ae42:	2b01      	cmp	r3, #1
 800ae44:	d102      	bne.n	800ae4c <HAL_RCC_OscConfig+0x42c>
 800ae46:	f7ff fb48 	bl	800a4da <LL_RCC_LSE_Enable>
 800ae4a:	e00c      	b.n	800ae66 <HAL_RCC_OscConfig+0x446>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	2b05      	cmp	r3, #5
 800ae52:	d104      	bne.n	800ae5e <HAL_RCC_OscConfig+0x43e>
 800ae54:	f7ff fb63 	bl	800a51e <LL_RCC_LSE_EnableBypass>
 800ae58:	f7ff fb3f 	bl	800a4da <LL_RCC_LSE_Enable>
 800ae5c:	e003      	b.n	800ae66 <HAL_RCC_OscConfig+0x446>
 800ae5e:	f7ff fb4d 	bl	800a4fc <LL_RCC_LSE_Disable>
 800ae62:	f7ff fb6d 	bl	800a540 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d014      	beq.n	800ae98 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae6e:	f7fc fb07 	bl	8007480 <HAL_GetTick>
 800ae72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800ae74:	e00a      	b.n	800ae8c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae76:	f7fc fb03 	bl	8007480 <HAL_GetTick>
 800ae7a:	4602      	mov	r2, r0
 800ae7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7e:	1ad3      	subs	r3, r2, r3
 800ae80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d901      	bls.n	800ae8c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800ae88:	2303      	movs	r3, #3
 800ae8a:	e136      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800ae8c:	f7ff fb69 	bl	800a562 <LL_RCC_LSE_IsReady>
 800ae90:	4603      	mov	r3, r0
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d0ef      	beq.n	800ae76 <HAL_RCC_OscConfig+0x456>
 800ae96:	e013      	b.n	800aec0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae98:	f7fc faf2 	bl	8007480 <HAL_GetTick>
 800ae9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800ae9e:	e00a      	b.n	800aeb6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aea0:	f7fc faee 	bl	8007480 <HAL_GetTick>
 800aea4:	4602      	mov	r2, r0
 800aea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aea8:	1ad3      	subs	r3, r2, r3
 800aeaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d901      	bls.n	800aeb6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800aeb2:	2303      	movs	r3, #3
 800aeb4:	e121      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800aeb6:	f7ff fb54 	bl	800a562 <LL_RCC_LSE_IsReady>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d1ef      	bne.n	800aea0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d02c      	beq.n	800af26 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d014      	beq.n	800aefe <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aed4:	f7ff facd 	bl	800a472 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aed8:	f7fc fad2 	bl	8007480 <HAL_GetTick>
 800aedc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800aede:	e008      	b.n	800aef2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aee0:	f7fc face 	bl	8007480 <HAL_GetTick>
 800aee4:	4602      	mov	r2, r0
 800aee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee8:	1ad3      	subs	r3, r2, r3
 800aeea:	2b02      	cmp	r3, #2
 800aeec:	d901      	bls.n	800aef2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800aeee:	2303      	movs	r3, #3
 800aef0:	e103      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800aef2:	f7ff fae0 	bl	800a4b6 <LL_RCC_HSI48_IsReady>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d0f1      	beq.n	800aee0 <HAL_RCC_OscConfig+0x4c0>
 800aefc:	e013      	b.n	800af26 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aefe:	f7ff fac9 	bl	800a494 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af02:	f7fc fabd 	bl	8007480 <HAL_GetTick>
 800af06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800af08:	e008      	b.n	800af1c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800af0a:	f7fc fab9 	bl	8007480 <HAL_GetTick>
 800af0e:	4602      	mov	r2, r0
 800af10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af12:	1ad3      	subs	r3, r2, r3
 800af14:	2b02      	cmp	r3, #2
 800af16:	d901      	bls.n	800af1c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800af18:	2303      	movs	r3, #3
 800af1a:	e0ee      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800af1c:	f7ff facb 	bl	800a4b6 <LL_RCC_HSI48_IsReady>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d1f1      	bne.n	800af0a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 80e4 	beq.w	800b0f8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af30:	f7ff fc29 	bl	800a786 <LL_RCC_GetSysClkSource>
 800af34:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800af36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af3a:	68db      	ldr	r3, [r3, #12]
 800af3c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af42:	2b02      	cmp	r3, #2
 800af44:	f040 80b4 	bne.w	800b0b0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f003 0203 	and.w	r2, r3, #3
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af52:	429a      	cmp	r2, r3
 800af54:	d123      	bne.n	800af9e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af60:	429a      	cmp	r2, r3
 800af62:	d11c      	bne.n	800af9e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	0a1b      	lsrs	r3, r3, #8
 800af68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800af70:	429a      	cmp	r2, r3
 800af72:	d114      	bne.n	800af9e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800af7e:	429a      	cmp	r2, r3
 800af80:	d10d      	bne.n	800af9e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d106      	bne.n	800af9e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d05d      	beq.n	800b05a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	2b0c      	cmp	r3, #12
 800afa2:	d058      	beq.n	800b056 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800afa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800afb2:	2301      	movs	r3, #1
 800afb4:	e0a1      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800afb6:	f7ff fc84 	bl	800a8c2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800afba:	f7fc fa61 	bl	8007480 <HAL_GetTick>
 800afbe:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afc0:	e008      	b.n	800afd4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afc2:	f7fc fa5d 	bl	8007480 <HAL_GetTick>
 800afc6:	4602      	mov	r2, r0
 800afc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afca:	1ad3      	subs	r3, r2, r3
 800afcc:	2b02      	cmp	r3, #2
 800afce:	d901      	bls.n	800afd4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800afd0:	2303      	movs	r3, #3
 800afd2:	e092      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d1ef      	bne.n	800afc2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800afe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afe6:	68da      	ldr	r2, [r3, #12]
 800afe8:	4b30      	ldr	r3, [pc, #192]	@ (800b0ac <HAL_RCC_OscConfig+0x68c>)
 800afea:	4013      	ands	r3, r2
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800aff4:	4311      	orrs	r1, r2
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800affa:	0212      	lsls	r2, r2, #8
 800affc:	4311      	orrs	r1, r2
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b002:	4311      	orrs	r1, r2
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b008:	4311      	orrs	r1, r2
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800b00e:	430a      	orrs	r2, r1
 800b010:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b014:	4313      	orrs	r3, r2
 800b016:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b018:	f7ff fc44 	bl	800a8a4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b01c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b02a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b02c:	f7fc fa28 	bl	8007480 <HAL_GetTick>
 800b030:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b032:	e008      	b.n	800b046 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b034:	f7fc fa24 	bl	8007480 <HAL_GetTick>
 800b038:	4602      	mov	r2, r0
 800b03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b03c:	1ad3      	subs	r3, r2, r3
 800b03e:	2b02      	cmp	r3, #2
 800b040:	d901      	bls.n	800b046 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800b042:	2303      	movs	r3, #3
 800b044:	e059      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b050:	2b00      	cmp	r3, #0
 800b052:	d0ef      	beq.n	800b034 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b054:	e050      	b.n	800b0f8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b056:	2301      	movs	r3, #1
 800b058:	e04f      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b05a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d147      	bne.n	800b0f8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b068:	f7ff fc1c 	bl	800a8a4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b06c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b070:	68db      	ldr	r3, [r3, #12]
 800b072:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b076:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b07a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b07c:	f7fc fa00 	bl	8007480 <HAL_GetTick>
 800b080:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b082:	e008      	b.n	800b096 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b084:	f7fc f9fc 	bl	8007480 <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d901      	bls.n	800b096 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800b092:	2303      	movs	r3, #3
 800b094:	e031      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0ef      	beq.n	800b084 <HAL_RCC_OscConfig+0x664>
 800b0a4:	e028      	b.n	800b0f8 <HAL_RCC_OscConfig+0x6d8>
 800b0a6:	bf00      	nop
 800b0a8:	58000400 	.word	0x58000400
 800b0ac:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	2b0c      	cmp	r3, #12
 800b0b4:	d01e      	beq.n	800b0f4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b0b6:	f7ff fc04 	bl	800a8c2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0ba:	f7fc f9e1 	bl	8007480 <HAL_GetTick>
 800b0be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b0c0:	e008      	b.n	800b0d4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0c2:	f7fc f9dd 	bl	8007480 <HAL_GetTick>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ca:	1ad3      	subs	r3, r2, r3
 800b0cc:	2b02      	cmp	r3, #2
 800b0ce:	d901      	bls.n	800b0d4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800b0d0:	2303      	movs	r3, #3
 800b0d2:	e012      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b0d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1ef      	bne.n	800b0c2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800b0e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0e6:	68da      	ldr	r2, [r3, #12]
 800b0e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0ec:	4b05      	ldr	r3, [pc, #20]	@ (800b104 <HAL_RCC_OscConfig+0x6e4>)
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	60cb      	str	r3, [r1, #12]
 800b0f2:	e001      	b.n	800b0f8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	e000      	b.n	800b0fa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3734      	adds	r7, #52	@ 0x34
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd90      	pop	{r4, r7, pc}
 800b102:	bf00      	nop
 800b104:	eefefffc 	.word	0xeefefffc

0800b108 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d101      	bne.n	800b11c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	e12d      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b11c:	4b98      	ldr	r3, [pc, #608]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f003 0307 	and.w	r3, r3, #7
 800b124:	683a      	ldr	r2, [r7, #0]
 800b126:	429a      	cmp	r2, r3
 800b128:	d91b      	bls.n	800b162 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b12a:	4b95      	ldr	r3, [pc, #596]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f023 0207 	bic.w	r2, r3, #7
 800b132:	4993      	ldr	r1, [pc, #588]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	4313      	orrs	r3, r2
 800b138:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b13a:	f7fc f9a1 	bl	8007480 <HAL_GetTick>
 800b13e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b140:	e008      	b.n	800b154 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b142:	f7fc f99d 	bl	8007480 <HAL_GetTick>
 800b146:	4602      	mov	r2, r0
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	1ad3      	subs	r3, r2, r3
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	d901      	bls.n	800b154 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800b150:	2303      	movs	r3, #3
 800b152:	e111      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b154:	4b8a      	ldr	r3, [pc, #552]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 0307 	and.w	r3, r3, #7
 800b15c:	683a      	ldr	r2, [r7, #0]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d1ef      	bne.n	800b142 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f003 0302 	and.w	r3, r3, #2
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d016      	beq.n	800b19c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	689b      	ldr	r3, [r3, #8]
 800b172:	4618      	mov	r0, r3
 800b174:	f7ff fb13 	bl	800a79e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b178:	f7fc f982 	bl	8007480 <HAL_GetTick>
 800b17c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b17e:	e008      	b.n	800b192 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b180:	f7fc f97e 	bl	8007480 <HAL_GetTick>
 800b184:	4602      	mov	r2, r0
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	1ad3      	subs	r3, r2, r3
 800b18a:	2b02      	cmp	r3, #2
 800b18c:	d901      	bls.n	800b192 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800b18e:	2303      	movs	r3, #3
 800b190:	e0f2      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b192:	f7ff fbe8 	bl	800a966 <LL_RCC_IsActiveFlag_HPRE>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d0f1      	beq.n	800b180 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 0320 	and.w	r3, r3, #32
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d016      	beq.n	800b1d6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	695b      	ldr	r3, [r3, #20]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7ff fb0a 	bl	800a7c6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b1b2:	f7fc f965 	bl	8007480 <HAL_GetTick>
 800b1b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b1b8:	e008      	b.n	800b1cc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b1ba:	f7fc f961 	bl	8007480 <HAL_GetTick>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	1ad3      	subs	r3, r2, r3
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d901      	bls.n	800b1cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	e0d5      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b1cc:	f7ff fbdd 	bl	800a98a <LL_RCC_IsActiveFlag_C2HPRE>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d0f1      	beq.n	800b1ba <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d016      	beq.n	800b210 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	699b      	ldr	r3, [r3, #24]
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7ff fb03 	bl	800a7f2 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b1ec:	f7fc f948 	bl	8007480 <HAL_GetTick>
 800b1f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b1f2:	e008      	b.n	800b206 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b1f4:	f7fc f944 	bl	8007480 <HAL_GetTick>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d901      	bls.n	800b206 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e0b8      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b206:	f7ff fbd3 	bl	800a9b0 <LL_RCC_IsActiveFlag_SHDHPRE>
 800b20a:	4603      	mov	r3, r0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d0f1      	beq.n	800b1f4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f003 0304 	and.w	r3, r3, #4
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d016      	beq.n	800b24a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	4618      	mov	r0, r3
 800b222:	f7ff fafd 	bl	800a820 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b226:	f7fc f92b 	bl	8007480 <HAL_GetTick>
 800b22a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b22c:	e008      	b.n	800b240 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b22e:	f7fc f927 	bl	8007480 <HAL_GetTick>
 800b232:	4602      	mov	r2, r0
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	1ad3      	subs	r3, r2, r3
 800b238:	2b02      	cmp	r3, #2
 800b23a:	d901      	bls.n	800b240 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800b23c:	2303      	movs	r3, #3
 800b23e:	e09b      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b240:	f7ff fbc9 	bl	800a9d6 <LL_RCC_IsActiveFlag_PPRE1>
 800b244:	4603      	mov	r3, r0
 800b246:	2b00      	cmp	r3, #0
 800b248:	d0f1      	beq.n	800b22e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f003 0308 	and.w	r3, r3, #8
 800b252:	2b00      	cmp	r3, #0
 800b254:	d017      	beq.n	800b286 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	691b      	ldr	r3, [r3, #16]
 800b25a:	00db      	lsls	r3, r3, #3
 800b25c:	4618      	mov	r0, r3
 800b25e:	f7ff faf3 	bl	800a848 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b262:	f7fc f90d 	bl	8007480 <HAL_GetTick>
 800b266:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b268:	e008      	b.n	800b27c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b26a:	f7fc f909 	bl	8007480 <HAL_GetTick>
 800b26e:	4602      	mov	r2, r0
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	1ad3      	subs	r3, r2, r3
 800b274:	2b02      	cmp	r3, #2
 800b276:	d901      	bls.n	800b27c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	e07d      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b27c:	f7ff fbbd 	bl	800a9fa <LL_RCC_IsActiveFlag_PPRE2>
 800b280:	4603      	mov	r3, r0
 800b282:	2b00      	cmp	r3, #0
 800b284:	d0f1      	beq.n	800b26a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f003 0301 	and.w	r3, r3, #1
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d043      	beq.n	800b31a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	2b02      	cmp	r3, #2
 800b298:	d106      	bne.n	800b2a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800b29a:	f7ff f893 	bl	800a3c4 <LL_RCC_HSE_IsReady>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d11e      	bne.n	800b2e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	e067      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	2b03      	cmp	r3, #3
 800b2ae:	d106      	bne.n	800b2be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800b2b0:	f7ff fb16 	bl	800a8e0 <LL_RCC_PLL_IsReady>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d113      	bne.n	800b2e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e05c      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	685b      	ldr	r3, [r3, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d106      	bne.n	800b2d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800b2c6:	f7ff f9fb 	bl	800a6c0 <LL_RCC_MSI_IsReady>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d108      	bne.n	800b2e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e051      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800b2d4:	f7ff f8a6 	bl	800a424 <LL_RCC_HSI_IsReady>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d101      	bne.n	800b2e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	e04a      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f7ff fa39 	bl	800a75e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2ec:	f7fc f8c8 	bl	8007480 <HAL_GetTick>
 800b2f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2f2:	e00a      	b.n	800b30a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2f4:	f7fc f8c4 	bl	8007480 <HAL_GetTick>
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	1ad3      	subs	r3, r2, r3
 800b2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b302:	4293      	cmp	r3, r2
 800b304:	d901      	bls.n	800b30a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800b306:	2303      	movs	r3, #3
 800b308:	e036      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b30a:	f7ff fa3c 	bl	800a786 <LL_RCC_GetSysClkSource>
 800b30e:	4602      	mov	r2, r0
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	685b      	ldr	r3, [r3, #4]
 800b314:	009b      	lsls	r3, r3, #2
 800b316:	429a      	cmp	r2, r3
 800b318:	d1ec      	bne.n	800b2f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b31a:	4b19      	ldr	r3, [pc, #100]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f003 0307 	and.w	r3, r3, #7
 800b322:	683a      	ldr	r2, [r7, #0]
 800b324:	429a      	cmp	r2, r3
 800b326:	d21b      	bcs.n	800b360 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b328:	4b15      	ldr	r3, [pc, #84]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f023 0207 	bic.w	r2, r3, #7
 800b330:	4913      	ldr	r1, [pc, #76]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	4313      	orrs	r3, r2
 800b336:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b338:	f7fc f8a2 	bl	8007480 <HAL_GetTick>
 800b33c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b33e:	e008      	b.n	800b352 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b340:	f7fc f89e 	bl	8007480 <HAL_GetTick>
 800b344:	4602      	mov	r2, r0
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	1ad3      	subs	r3, r2, r3
 800b34a:	2b02      	cmp	r3, #2
 800b34c:	d901      	bls.n	800b352 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800b34e:	2303      	movs	r3, #3
 800b350:	e012      	b.n	800b378 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b352:	4b0b      	ldr	r3, [pc, #44]	@ (800b380 <HAL_RCC_ClockConfig+0x278>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f003 0307 	and.w	r3, r3, #7
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d1ef      	bne.n	800b340 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b360:	f000 f87e 	bl	800b460 <HAL_RCC_GetHCLKFreq>
 800b364:	4603      	mov	r3, r0
 800b366:	4a07      	ldr	r2, [pc, #28]	@ (800b384 <HAL_RCC_ClockConfig+0x27c>)
 800b368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800b36a:	f7fc f895 	bl	8007498 <HAL_GetTickPrio>
 800b36e:	4603      	mov	r3, r0
 800b370:	4618      	mov	r0, r3
 800b372:	f7fc f837 	bl	80073e4 <HAL_InitTick>
 800b376:	4603      	mov	r3, r0
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	58004000 	.word	0x58004000
 800b384:	20000050 	.word	0x20000050

0800b388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b388:	b590      	push	{r4, r7, lr}
 800b38a:	b085      	sub	sp, #20
 800b38c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b38e:	f7ff f9fa 	bl	800a786 <LL_RCC_GetSysClkSource>
 800b392:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d10a      	bne.n	800b3b0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b39a:	f7ff f9b6 	bl	800a70a <LL_RCC_MSI_GetRange>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	091b      	lsrs	r3, r3, #4
 800b3a2:	f003 030f 	and.w	r3, r3, #15
 800b3a6:	4a2b      	ldr	r2, [pc, #172]	@ (800b454 <HAL_RCC_GetSysClockFreq+0xcc>)
 800b3a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ac:	60fb      	str	r3, [r7, #12]
 800b3ae:	e04b      	b.n	800b448 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2b04      	cmp	r3, #4
 800b3b4:	d102      	bne.n	800b3bc <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b3b6:	4b28      	ldr	r3, [pc, #160]	@ (800b458 <HAL_RCC_GetSysClockFreq+0xd0>)
 800b3b8:	60fb      	str	r3, [r7, #12]
 800b3ba:	e045      	b.n	800b448 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2b08      	cmp	r3, #8
 800b3c0:	d10a      	bne.n	800b3d8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b3c2:	f7fe ffcf 	bl	800a364 <LL_RCC_HSE_IsEnabledDiv2>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d102      	bne.n	800b3d2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800b3cc:	4b22      	ldr	r3, [pc, #136]	@ (800b458 <HAL_RCC_GetSysClockFreq+0xd0>)
 800b3ce:	60fb      	str	r3, [r7, #12]
 800b3d0:	e03a      	b.n	800b448 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800b3d2:	4b22      	ldr	r3, [pc, #136]	@ (800b45c <HAL_RCC_GetSysClockFreq+0xd4>)
 800b3d4:	60fb      	str	r3, [r7, #12]
 800b3d6:	e037      	b.n	800b448 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800b3d8:	f7ff fab9 	bl	800a94e <LL_RCC_PLL_GetMainSource>
 800b3dc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	2b02      	cmp	r3, #2
 800b3e2:	d003      	beq.n	800b3ec <HAL_RCC_GetSysClockFreq+0x64>
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	2b03      	cmp	r3, #3
 800b3e8:	d003      	beq.n	800b3f2 <HAL_RCC_GetSysClockFreq+0x6a>
 800b3ea:	e00d      	b.n	800b408 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800b3ec:	4b1a      	ldr	r3, [pc, #104]	@ (800b458 <HAL_RCC_GetSysClockFreq+0xd0>)
 800b3ee:	60bb      	str	r3, [r7, #8]
        break;
 800b3f0:	e015      	b.n	800b41e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b3f2:	f7fe ffb7 	bl	800a364 <LL_RCC_HSE_IsEnabledDiv2>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	d102      	bne.n	800b402 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800b3fc:	4b16      	ldr	r3, [pc, #88]	@ (800b458 <HAL_RCC_GetSysClockFreq+0xd0>)
 800b3fe:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800b400:	e00d      	b.n	800b41e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800b402:	4b16      	ldr	r3, [pc, #88]	@ (800b45c <HAL_RCC_GetSysClockFreq+0xd4>)
 800b404:	60bb      	str	r3, [r7, #8]
        break;
 800b406:	e00a      	b.n	800b41e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b408:	f7ff f97f 	bl	800a70a <LL_RCC_MSI_GetRange>
 800b40c:	4603      	mov	r3, r0
 800b40e:	091b      	lsrs	r3, r3, #4
 800b410:	f003 030f 	and.w	r3, r3, #15
 800b414:	4a0f      	ldr	r2, [pc, #60]	@ (800b454 <HAL_RCC_GetSysClockFreq+0xcc>)
 800b416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b41a:	60bb      	str	r3, [r7, #8]
        break;
 800b41c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800b41e:	f7ff fa71 	bl	800a904 <LL_RCC_PLL_GetN>
 800b422:	4602      	mov	r2, r0
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	fb03 f402 	mul.w	r4, r3, r2
 800b42a:	f7ff fa84 	bl	800a936 <LL_RCC_PLL_GetDivider>
 800b42e:	4603      	mov	r3, r0
 800b430:	091b      	lsrs	r3, r3, #4
 800b432:	3301      	adds	r3, #1
 800b434:	fbb4 f4f3 	udiv	r4, r4, r3
 800b438:	f7ff fa71 	bl	800a91e <LL_RCC_PLL_GetR>
 800b43c:	4603      	mov	r3, r0
 800b43e:	0f5b      	lsrs	r3, r3, #29
 800b440:	3301      	adds	r3, #1
 800b442:	fbb4 f3f3 	udiv	r3, r4, r3
 800b446:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800b448:	68fb      	ldr	r3, [r7, #12]
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3714      	adds	r7, #20
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd90      	pop	{r4, r7, pc}
 800b452:	bf00      	nop
 800b454:	08011b88 	.word	0x08011b88
 800b458:	00f42400 	.word	0x00f42400
 800b45c:	01e84800 	.word	0x01e84800

0800b460 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b460:	b598      	push	{r3, r4, r7, lr}
 800b462:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800b464:	f7ff ff90 	bl	800b388 <HAL_RCC_GetSysClockFreq>
 800b468:	4604      	mov	r4, r0
 800b46a:	f7ff fa01 	bl	800a870 <LL_RCC_GetAHBPrescaler>
 800b46e:	4603      	mov	r3, r0
 800b470:	091b      	lsrs	r3, r3, #4
 800b472:	f003 030f 	and.w	r3, r3, #15
 800b476:	4a03      	ldr	r2, [pc, #12]	@ (800b484 <HAL_RCC_GetHCLKFreq+0x24>)
 800b478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b47c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800b480:	4618      	mov	r0, r3
 800b482:	bd98      	pop	{r3, r4, r7, pc}
 800b484:	08011b48 	.word	0x08011b48

0800b488 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800b488:	b590      	push	{r4, r7, lr}
 800b48a:	b085      	sub	sp, #20
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2bb0      	cmp	r3, #176	@ 0xb0
 800b494:	d903      	bls.n	800b49e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800b496:	4b15      	ldr	r3, [pc, #84]	@ (800b4ec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800b498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b49a:	60fb      	str	r3, [r7, #12]
 800b49c:	e007      	b.n	800b4ae <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	091b      	lsrs	r3, r3, #4
 800b4a2:	f003 030f 	and.w	r3, r3, #15
 800b4a6:	4a11      	ldr	r2, [pc, #68]	@ (800b4ec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800b4a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4ac:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800b4ae:	f7ff f9eb 	bl	800a888 <LL_RCC_GetAHB4Prescaler>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	091b      	lsrs	r3, r3, #4
 800b4b6:	f003 030f 	and.w	r3, r3, #15
 800b4ba:	4a0d      	ldr	r2, [pc, #52]	@ (800b4f0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800b4bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4c6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	4a0a      	ldr	r2, [pc, #40]	@ (800b4f4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800b4cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b4d0:	0c9c      	lsrs	r4, r3, #18
 800b4d2:	f7fe ff39 	bl	800a348 <HAL_PWREx_GetVoltageRange>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	4619      	mov	r1, r3
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f000 f80c 	bl	800b4f8 <RCC_SetFlashLatency>
 800b4e0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3714      	adds	r7, #20
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd90      	pop	{r4, r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	08011b88 	.word	0x08011b88
 800b4f0:	08011b48 	.word	0x08011b48
 800b4f4:	431bde83 	.word	0x431bde83

0800b4f8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800b4f8:	b590      	push	{r4, r7, lr}
 800b4fa:	b093      	sub	sp, #76	@ 0x4c
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800b502:	4b37      	ldr	r3, [pc, #220]	@ (800b5e0 <RCC_SetFlashLatency+0xe8>)
 800b504:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800b508:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b50a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800b50e:	4a35      	ldr	r2, [pc, #212]	@ (800b5e4 <RCC_SetFlashLatency+0xec>)
 800b510:	f107 031c 	add.w	r3, r7, #28
 800b514:	ca07      	ldmia	r2, {r0, r1, r2}
 800b516:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800b51a:	4b33      	ldr	r3, [pc, #204]	@ (800b5e8 <RCC_SetFlashLatency+0xf0>)
 800b51c:	f107 040c 	add.w	r4, r7, #12
 800b520:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b522:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800b526:	2300      	movs	r3, #0
 800b528:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b530:	d11a      	bne.n	800b568 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b532:	2300      	movs	r3, #0
 800b534:	643b      	str	r3, [r7, #64]	@ 0x40
 800b536:	e013      	b.n	800b560 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800b538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	3348      	adds	r3, #72	@ 0x48
 800b53e:	443b      	add	r3, r7
 800b540:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800b544:	687a      	ldr	r2, [r7, #4]
 800b546:	429a      	cmp	r2, r3
 800b548:	d807      	bhi.n	800b55a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b54a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b54c:	009b      	lsls	r3, r3, #2
 800b54e:	3348      	adds	r3, #72	@ 0x48
 800b550:	443b      	add	r3, r7
 800b552:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800b556:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800b558:	e020      	b.n	800b59c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b55a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b55c:	3301      	adds	r3, #1
 800b55e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b562:	2b03      	cmp	r3, #3
 800b564:	d9e8      	bls.n	800b538 <RCC_SetFlashLatency+0x40>
 800b566:	e019      	b.n	800b59c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b568:	2300      	movs	r3, #0
 800b56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b56c:	e013      	b.n	800b596 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800b56e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b570:	009b      	lsls	r3, r3, #2
 800b572:	3348      	adds	r3, #72	@ 0x48
 800b574:	443b      	add	r3, r7
 800b576:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b57a:	687a      	ldr	r2, [r7, #4]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d807      	bhi.n	800b590 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	3348      	adds	r3, #72	@ 0x48
 800b586:	443b      	add	r3, r7
 800b588:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800b58c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800b58e:	e005      	b.n	800b59c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b592:	3301      	adds	r3, #1
 800b594:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d9e8      	bls.n	800b56e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800b59c:	4b13      	ldr	r3, [pc, #76]	@ (800b5ec <RCC_SetFlashLatency+0xf4>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f023 0207 	bic.w	r2, r3, #7
 800b5a4:	4911      	ldr	r1, [pc, #68]	@ (800b5ec <RCC_SetFlashLatency+0xf4>)
 800b5a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b5ac:	f7fb ff68 	bl	8007480 <HAL_GetTick>
 800b5b0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b5b2:	e008      	b.n	800b5c6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b5b4:	f7fb ff64 	bl	8007480 <HAL_GetTick>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5bc:	1ad3      	subs	r3, r2, r3
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d901      	bls.n	800b5c6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e007      	b.n	800b5d6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b5c6:	4b09      	ldr	r3, [pc, #36]	@ (800b5ec <RCC_SetFlashLatency+0xf4>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 0307 	and.w	r3, r3, #7
 800b5ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d1ef      	bne.n	800b5b4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800b5d4:	2300      	movs	r3, #0
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	374c      	adds	r7, #76	@ 0x4c
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd90      	pop	{r4, r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	080119a4 	.word	0x080119a4
 800b5e4:	080119b4 	.word	0x080119b4
 800b5e8:	080119c0 	.word	0x080119c0
 800b5ec:	58004000 	.word	0x58004000

0800b5f0 <LL_RCC_LSE_IsEnabled>:
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800b5f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b01      	cmp	r3, #1
 800b602:	d101      	bne.n	800b608 <LL_RCC_LSE_IsEnabled+0x18>
 800b604:	2301      	movs	r3, #1
 800b606:	e000      	b.n	800b60a <LL_RCC_LSE_IsEnabled+0x1a>
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <LL_RCC_LSE_IsReady>:
{
 800b614:	b480      	push	{r7}
 800b616:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b61c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b620:	f003 0302 	and.w	r3, r3, #2
 800b624:	2b02      	cmp	r3, #2
 800b626:	d101      	bne.n	800b62c <LL_RCC_LSE_IsReady+0x18>
 800b628:	2301      	movs	r3, #1
 800b62a:	e000      	b.n	800b62e <LL_RCC_LSE_IsReady+0x1a>
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <LL_RCC_SetRFWKPClockSource>:
{
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800b640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b644:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b648:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b64c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	4313      	orrs	r3, r2
 800b654:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b658:	bf00      	nop
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <LL_RCC_SetSMPSClockSource>:
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800b66c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b672:	f023 0203 	bic.w	r2, r3, #3
 800b676:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	4313      	orrs	r3, r2
 800b67e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <LL_RCC_SetSMPSPrescaler>:
{
 800b68c:	b480      	push	{r7}
 800b68e:	b083      	sub	sp, #12
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800b694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b69a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b69e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b6a8:	bf00      	nop
 800b6aa:	370c      	adds	r7, #12
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <LL_RCC_SetUSARTClockSource>:
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800b6bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6c4:	f023 0203 	bic.w	r2, r3, #3
 800b6c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b6d4:	bf00      	nop
 800b6d6:	370c      	adds	r7, #12
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr

0800b6e0 <LL_RCC_SetLPUARTClockSource>:
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b083      	sub	sp, #12
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b6e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6f0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b6f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b700:	bf00      	nop
 800b702:	370c      	adds	r7, #12
 800b704:	46bd      	mov	sp, r7
 800b706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70a:	4770      	bx	lr

0800b70c <LL_RCC_SetI2CClockSource>:
{
 800b70c:	b480      	push	{r7}
 800b70e:	b083      	sub	sp, #12
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b718:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	091b      	lsrs	r3, r3, #4
 800b720:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b724:	43db      	mvns	r3, r3
 800b726:	401a      	ands	r2, r3
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	011b      	lsls	r3, r3, #4
 800b72c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b730:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b734:	4313      	orrs	r3, r2
 800b736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b73a:	bf00      	nop
 800b73c:	370c      	adds	r7, #12
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr

0800b746 <LL_RCC_SetLPTIMClockSource>:
{
 800b746:	b480      	push	{r7}
 800b748:	b083      	sub	sp, #12
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b74e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b752:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	0c1b      	lsrs	r3, r3, #16
 800b75a:	041b      	lsls	r3, r3, #16
 800b75c:	43db      	mvns	r3, r3
 800b75e:	401a      	ands	r2, r3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	041b      	lsls	r3, r3, #16
 800b764:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b768:	4313      	orrs	r3, r2
 800b76a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b76e:	bf00      	nop
 800b770:	370c      	adds	r7, #12
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr

0800b77a <LL_RCC_SetSAIClockSource>:
{
 800b77a:	b480      	push	{r7}
 800b77c:	b083      	sub	sp, #12
 800b77e:	af00      	add	r7, sp, #0
 800b780:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800b782:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b78a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b78e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	4313      	orrs	r3, r2
 800b796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b79a:	bf00      	nop
 800b79c:	370c      	adds	r7, #12
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a4:	4770      	bx	lr

0800b7a6 <LL_RCC_SetRNGClockSource>:
{
 800b7a6:	b480      	push	{r7}
 800b7a8:	b083      	sub	sp, #12
 800b7aa:	af00      	add	r7, sp, #0
 800b7ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b7ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7b6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b7ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	4313      	orrs	r3, r2
 800b7c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b7c6:	bf00      	nop
 800b7c8:	370c      	adds	r7, #12
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr

0800b7d2 <LL_RCC_SetCLK48ClockSource>:
{
 800b7d2:	b480      	push	{r7}
 800b7d4:	b083      	sub	sp, #12
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800b7da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b7e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b7f2:	bf00      	nop
 800b7f4:	370c      	adds	r7, #12
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr

0800b7fe <LL_RCC_SetUSBClockSource>:
{
 800b7fe:	b580      	push	{r7, lr}
 800b800:	b082      	sub	sp, #8
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f7ff ffe3 	bl	800b7d2 <LL_RCC_SetCLK48ClockSource>
}
 800b80c:	bf00      	nop
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <LL_RCC_SetADCClockSource>:
{
 800b814:	b480      	push	{r7}
 800b816:	b083      	sub	sp, #12
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b81c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b824:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b828:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4313      	orrs	r3, r2
 800b830:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b834:	bf00      	nop
 800b836:	370c      	adds	r7, #12
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <LL_RCC_SetRTCClockSource>:
{
 800b840:	b480      	push	{r7}
 800b842:	b083      	sub	sp, #12
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b84c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b850:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b854:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr

0800b86c <LL_RCC_GetRTCClockSource>:
{
 800b86c:	b480      	push	{r7}
 800b86e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b870:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr

0800b886 <LL_RCC_ForceBackupDomainReset>:
{
 800b886:	b480      	push	{r7}
 800b888:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b88a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b88e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b892:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b89a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b89e:	bf00      	nop
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <LL_RCC_ReleaseBackupDomainReset>:
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b8ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b8c0:	bf00      	nop
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c8:	4770      	bx	lr

0800b8ca <LL_RCC_PLLSAI1_Enable>:
{
 800b8ca:	b480      	push	{r7}
 800b8cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b8ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b8dc:	6013      	str	r3, [r2, #0]
}
 800b8de:	bf00      	nop
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <LL_RCC_PLLSAI1_Disable>:
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b8ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b8fa:	6013      	str	r3, [r2, #0]
}
 800b8fc:	bf00      	nop
 800b8fe:	46bd      	mov	sp, r7
 800b900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b904:	4770      	bx	lr

0800b906 <LL_RCC_PLLSAI1_IsReady>:
{
 800b906:	b480      	push	{r7}
 800b908:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b90a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b918:	d101      	bne.n	800b91e <LL_RCC_PLLSAI1_IsReady+0x18>
 800b91a:	2301      	movs	r3, #1
 800b91c:	e000      	b.n	800b920 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b91e:	2300      	movs	r3, #0
}
 800b920:	4618      	mov	r0, r3
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr

0800b92a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b92a:	b580      	push	{r7, lr}
 800b92c:	b088      	sub	sp, #32
 800b92e:	af00      	add	r7, sp, #0
 800b930:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b932:	2300      	movs	r3, #0
 800b934:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b936:	2300      	movs	r3, #0
 800b938:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b942:	2b00      	cmp	r3, #0
 800b944:	d034      	beq.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b94a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b94e:	d021      	beq.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b950:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b954:	d81b      	bhi.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b956:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b95a:	d01d      	beq.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b95c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b960:	d815      	bhi.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00b      	beq.n	800b97e <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b966:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b96a:	d110      	bne.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b96c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b97a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b97c:	e00d      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	3304      	adds	r3, #4
 800b982:	4618      	mov	r0, r3
 800b984:	f000 f947 	bl	800bc16 <RCCEx_PLLSAI1_ConfigNP>
 800b988:	4603      	mov	r3, r0
 800b98a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b98c:	e005      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b98e:	2301      	movs	r3, #1
 800b990:	77fb      	strb	r3, [r7, #31]
        break;
 800b992:	e002      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b994:	bf00      	nop
 800b996:	e000      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b99a:	7ffb      	ldrb	r3, [r7, #31]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d105      	bne.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7ff fee8 	bl	800b77a <LL_RCC_SetSAIClockSource>
 800b9aa:	e001      	b.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ac:	7ffb      	ldrb	r3, [r7, #31]
 800b9ae:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d046      	beq.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b9bc:	f7ff ff56 	bl	800b86c <LL_RCC_GetRTCClockSource>
 800b9c0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9c6:	69ba      	ldr	r2, [r7, #24]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d03c      	beq.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b9cc:	f7fe fcac 	bl	800a328 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b9d0:	69bb      	ldr	r3, [r7, #24]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d105      	bne.n	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7ff ff30 	bl	800b840 <LL_RCC_SetRTCClockSource>
 800b9e0:	e02e      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b9e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9ea:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b9ec:	f7ff ff4b 	bl	800b886 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b9f0:	f7ff ff5a 	bl	800b8a8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9fe:	4313      	orrs	r3, r2
 800ba00:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ba02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ba0c:	f7ff fdf0 	bl	800b5f0 <LL_RCC_LSE_IsEnabled>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d114      	bne.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ba16:	f7fb fd33 	bl	8007480 <HAL_GetTick>
 800ba1a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ba1c:	e00b      	b.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba1e:	f7fb fd2f 	bl	8007480 <HAL_GetTick>
 800ba22:	4602      	mov	r2, r0
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	1ad3      	subs	r3, r2, r3
 800ba28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d902      	bls.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ba30:	2303      	movs	r3, #3
 800ba32:	77fb      	strb	r3, [r7, #31]
              break;
 800ba34:	e004      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800ba36:	f7ff fded 	bl	800b614 <LL_RCC_LSE_IsReady>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d1ee      	bne.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ba40:	7ffb      	ldrb	r3, [r7, #31]
 800ba42:	77bb      	strb	r3, [r7, #30]
 800ba44:	e001      	b.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba46:	7ffb      	ldrb	r3, [r7, #31]
 800ba48:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f003 0301 	and.w	r3, r3, #1
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d004      	beq.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	699b      	ldr	r3, [r3, #24]
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7ff fe2a 	bl	800b6b4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f003 0302 	and.w	r3, r3, #2
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d004      	beq.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	69db      	ldr	r3, [r3, #28]
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7ff fe35 	bl	800b6e0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 0310 	and.w	r3, r3, #16
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d004      	beq.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7ff fe5d 	bl	800b746 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f003 0320 	and.w	r3, r3, #32
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d004      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7ff fe52 	bl	800b746 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f003 0304 	and.w	r3, r3, #4
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d004      	beq.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6a1b      	ldr	r3, [r3, #32]
 800bab2:	4618      	mov	r0, r3
 800bab4:	f7ff fe2a 	bl	800b70c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f003 0308 	and.w	r3, r3, #8
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d004      	beq.n	800bace <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bac8:	4618      	mov	r0, r3
 800baca:	f7ff fe1f 	bl	800b70c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d022      	beq.n	800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bade:	4618      	mov	r0, r3
 800bae0:	f7ff fe8d 	bl	800b7fe <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bae8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800baec:	d107      	bne.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800baee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800baf8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bafc:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bb06:	d10b      	bne.n	800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f000 f8dd 	bl	800bccc <RCCEx_PLLSAI1_ConfigNQ>
 800bb12:	4603      	mov	r3, r0
 800bb14:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800bb16:	7ffb      	ldrb	r3, [r7, #31]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d001      	beq.n	800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800bb1c:	7ffb      	ldrb	r3, [r7, #31]
 800bb1e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d02b      	beq.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb34:	d008      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb3e:	d003      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d105      	bne.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f7ff fe2a 	bl	800b7a6 <LL_RCC_SetRNGClockSource>
 800bb52:	e00a      	b.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x240>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	2000      	movs	r0, #0
 800bb60:	f7ff fe21 	bl	800b7a6 <LL_RCC_SetRNGClockSource>
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f7ff fe34 	bl	800b7d2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb6e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800bb72:	d107      	bne.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800bb74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb78:	68db      	ldr	r3, [r3, #12]
 800bb7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d022      	beq.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7ff fe3d 	bl	800b814 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bba2:	d107      	bne.n	800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bba8:	68db      	ldr	r3, [r3, #12]
 800bbaa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bbae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbb2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbbc:	d10b      	bne.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f000 f8dd 	bl	800bd82 <RCCEx_PLLSAI1_ConfigNR>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800bbcc:	7ffb      	ldrb	r3, [r7, #31]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d001      	beq.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800bbd2:	7ffb      	ldrb	r3, [r7, #31]
 800bbd4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d004      	beq.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f7ff fd26 	bl	800b638 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d009      	beq.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f7ff fd45 	bl	800b68c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7ff fd2c 	bl	800b664 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800bc0c:	7fbb      	ldrb	r3, [r7, #30]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3720      	adds	r7, #32
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}

0800bc16 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800bc16:	b580      	push	{r7, lr}
 800bc18:	b084      	sub	sp, #16
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800bc22:	f7ff fe61 	bl	800b8e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bc26:	f7fb fc2b 	bl	8007480 <HAL_GetTick>
 800bc2a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bc2c:	e009      	b.n	800bc42 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bc2e:	f7fb fc27 	bl	8007480 <HAL_GetTick>
 800bc32:	4602      	mov	r2, r0
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	2b02      	cmp	r3, #2
 800bc3a:	d902      	bls.n	800bc42 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800bc3c:	2303      	movs	r3, #3
 800bc3e:	73fb      	strb	r3, [r7, #15]
      break;
 800bc40:	e004      	b.n	800bc4c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bc42:	f7ff fe60 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800bc46:	4603      	mov	r3, r0
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d1f0      	bne.n	800bc2e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800bc4c:	7bfb      	ldrb	r3, [r7, #15]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d137      	bne.n	800bcc2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800bc52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc56:	691b      	ldr	r3, [r3, #16]
 800bc58:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	021b      	lsls	r3, r3, #8
 800bc62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bc66:	4313      	orrs	r3, r2
 800bc68:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800bc6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc6e:	691b      	ldr	r3, [r3, #16]
 800bc70:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bc7c:	4313      	orrs	r3, r2
 800bc7e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800bc80:	f7ff fe23 	bl	800b8ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc84:	f7fb fbfc 	bl	8007480 <HAL_GetTick>
 800bc88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800bc8a:	e009      	b.n	800bca0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bc8c:	f7fb fbf8 	bl	8007480 <HAL_GetTick>
 800bc90:	4602      	mov	r2, r0
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	2b02      	cmp	r3, #2
 800bc98:	d902      	bls.n	800bca0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	73fb      	strb	r3, [r7, #15]
        break;
 800bc9e:	e004      	b.n	800bcaa <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800bca0:	f7ff fe31 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800bca4:	4603      	mov	r3, r0
 800bca6:	2b01      	cmp	r3, #1
 800bca8:	d1f0      	bne.n	800bc8c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800bcaa:	7bfb      	ldrb	r3, [r7, #15]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d108      	bne.n	800bcc2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800bcb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcb4:	691a      	ldr	r2, [r3, #16]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	691b      	ldr	r3, [r3, #16]
 800bcba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800bcc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3710      	adds	r7, #16
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b084      	sub	sp, #16
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800bcd8:	f7ff fe06 	bl	800b8e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bcdc:	f7fb fbd0 	bl	8007480 <HAL_GetTick>
 800bce0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bce2:	e009      	b.n	800bcf8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bce4:	f7fb fbcc 	bl	8007480 <HAL_GetTick>
 800bce8:	4602      	mov	r2, r0
 800bcea:	68bb      	ldr	r3, [r7, #8]
 800bcec:	1ad3      	subs	r3, r2, r3
 800bcee:	2b02      	cmp	r3, #2
 800bcf0:	d902      	bls.n	800bcf8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800bcf2:	2303      	movs	r3, #3
 800bcf4:	73fb      	strb	r3, [r7, #15]
      break;
 800bcf6:	e004      	b.n	800bd02 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bcf8:	f7ff fe05 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d1f0      	bne.n	800bce4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800bd02:	7bfb      	ldrb	r3, [r7, #15]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d137      	bne.n	800bd78 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800bd08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd0c:	691b      	ldr	r3, [r3, #16]
 800bd0e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	021b      	lsls	r3, r3, #8
 800bd18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800bd20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd24:	691b      	ldr	r3, [r3, #16]
 800bd26:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	689b      	ldr	r3, [r3, #8]
 800bd2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd32:	4313      	orrs	r3, r2
 800bd34:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800bd36:	f7ff fdc8 	bl	800b8ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd3a:	f7fb fba1 	bl	8007480 <HAL_GetTick>
 800bd3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800bd40:	e009      	b.n	800bd56 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bd42:	f7fb fb9d 	bl	8007480 <HAL_GetTick>
 800bd46:	4602      	mov	r2, r0
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	d902      	bls.n	800bd56 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800bd50:	2303      	movs	r3, #3
 800bd52:	73fb      	strb	r3, [r7, #15]
        break;
 800bd54:	e004      	b.n	800bd60 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800bd56:	f7ff fdd6 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d1f0      	bne.n	800bd42 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800bd60:	7bfb      	ldrb	r3, [r7, #15]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d108      	bne.n	800bd78 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800bd66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd6a:	691a      	ldr	r2, [r3, #16]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	691b      	ldr	r3, [r3, #16]
 800bd70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd74:	4313      	orrs	r3, r2
 800bd76:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800bd78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3710      	adds	r7, #16
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}

0800bd82 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b084      	sub	sp, #16
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800bd8e:	f7ff fdab 	bl	800b8e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bd92:	f7fb fb75 	bl	8007480 <HAL_GetTick>
 800bd96:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bd98:	e009      	b.n	800bdae <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bd9a:	f7fb fb71 	bl	8007480 <HAL_GetTick>
 800bd9e:	4602      	mov	r2, r0
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	1ad3      	subs	r3, r2, r3
 800bda4:	2b02      	cmp	r3, #2
 800bda6:	d902      	bls.n	800bdae <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800bda8:	2303      	movs	r3, #3
 800bdaa:	73fb      	strb	r3, [r7, #15]
      break;
 800bdac:	e004      	b.n	800bdb8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800bdae:	f7ff fdaa 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d1f0      	bne.n	800bd9a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800bdb8:	7bfb      	ldrb	r3, [r7, #15]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d137      	bne.n	800be2e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800bdbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdc2:	691b      	ldr	r3, [r3, #16]
 800bdc4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	021b      	lsls	r3, r3, #8
 800bdce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800bdd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdda:	691b      	ldr	r3, [r3, #16]
 800bddc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bde8:	4313      	orrs	r3, r2
 800bdea:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800bdec:	f7ff fd6d 	bl	800b8ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdf0:	f7fb fb46 	bl	8007480 <HAL_GetTick>
 800bdf4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800bdf6:	e009      	b.n	800be0c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bdf8:	f7fb fb42 	bl	8007480 <HAL_GetTick>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	1ad3      	subs	r3, r2, r3
 800be02:	2b02      	cmp	r3, #2
 800be04:	d902      	bls.n	800be0c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800be06:	2303      	movs	r3, #3
 800be08:	73fb      	strb	r3, [r7, #15]
        break;
 800be0a:	e004      	b.n	800be16 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800be0c:	f7ff fd7b 	bl	800b906 <LL_RCC_PLLSAI1_IsReady>
 800be10:	4603      	mov	r3, r0
 800be12:	2b01      	cmp	r3, #1
 800be14:	d1f0      	bne.n	800bdf8 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800be16:	7bfb      	ldrb	r3, [r7, #15]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d108      	bne.n	800be2e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800be1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be20:	691a      	ldr	r2, [r3, #16]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	691b      	ldr	r3, [r3, #16]
 800be26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800be2a:	4313      	orrs	r3, r2
 800be2c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800be2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3710      	adds	r7, #16
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b084      	sub	sp, #16
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d101      	bne.n	800be4a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800be46:	2301      	movs	r3, #1
 800be48:	e09f      	b.n	800bf8a <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800be50:	b2db      	uxtb	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	d106      	bne.n	800be64 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2200      	movs	r2, #0
 800be5a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f7fb f89c 	bl	8006f9c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2202      	movs	r2, #2
 800be68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800be6c:	4b49      	ldr	r3, [pc, #292]	@ (800bf94 <HAL_RTC_Init+0x15c>)
 800be6e:	68db      	ldr	r3, [r3, #12]
 800be70:	f003 0310 	and.w	r3, r3, #16
 800be74:	2b10      	cmp	r3, #16
 800be76:	d07e      	beq.n	800bf76 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	22ca      	movs	r2, #202	@ 0xca
 800be7e:	625a      	str	r2, [r3, #36]	@ 0x24
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2253      	movs	r2, #83	@ 0x53
 800be86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f000 f8ab 	bl	800bfe4 <RTC_EnterInitMode>
 800be8e:	4603      	mov	r3, r0
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00a      	beq.n	800beaa <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	22ff      	movs	r2, #255	@ 0xff
 800be9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2204      	movs	r2, #4
 800bea0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800bea4:	2301      	movs	r3, #1
 800bea6:	73fb      	strb	r3, [r7, #15]
 800bea8:	e067      	b.n	800bf7a <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	6812      	ldr	r2, [r2, #0]
 800beb4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800beb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bebc:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	6899      	ldr	r1, [r3, #8]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	685a      	ldr	r2, [r3, #4]
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	691b      	ldr	r3, [r3, #16]
 800becc:	431a      	orrs	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	699b      	ldr	r3, [r3, #24]
 800bed2:	431a      	orrs	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	430a      	orrs	r2, r1
 800beda:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	687a      	ldr	r2, [r7, #4]
 800bee2:	68d2      	ldr	r2, [r2, #12]
 800bee4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	6919      	ldr	r1, [r3, #16]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	689b      	ldr	r3, [r3, #8]
 800bef0:	041a      	lsls	r2, r3, #16
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	430a      	orrs	r2, r1
 800bef8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	68da      	ldr	r2, [r3, #12]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bf08:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f022 0203 	bic.w	r2, r2, #3
 800bf18:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	69da      	ldr	r2, [r3, #28]
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	695b      	ldr	r3, [r3, #20]
 800bf28:	431a      	orrs	r2, r3
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	430a      	orrs	r2, r1
 800bf30:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	f003 0320 	and.w	r3, r3, #32
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d113      	bne.n	800bf68 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 f829 	bl	800bf98 <HAL_RTC_WaitForSynchro>
 800bf46:	4603      	mov	r3, r0
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d00d      	beq.n	800bf68 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	22ff      	movs	r2, #255	@ 0xff
 800bf52:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2204      	movs	r2, #4
 800bf58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2200      	movs	r2, #0
 800bf60:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800bf64:	2301      	movs	r3, #1
 800bf66:	e010      	b.n	800bf8a <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	22ff      	movs	r2, #255	@ 0xff
 800bf6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73fb      	strb	r3, [r7, #15]
 800bf74:	e001      	b.n	800bf7a <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800bf76:	2300      	movs	r3, #0
 800bf78:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bf7a:	7bfb      	ldrb	r3, [r7, #15]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d103      	bne.n	800bf88 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800bf88:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3710      	adds	r7, #16
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	40002800 	.word	0x40002800

0800bf98 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b084      	sub	sp, #16
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	68da      	ldr	r2, [r3, #12]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800bfae:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800bfb0:	f7fb fa66 	bl	8007480 <HAL_GetTick>
 800bfb4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bfb6:	e009      	b.n	800bfcc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bfb8:	f7fb fa62 	bl	8007480 <HAL_GetTick>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	1ad3      	subs	r3, r2, r3
 800bfc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bfc6:	d901      	bls.n	800bfcc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800bfc8:	2303      	movs	r3, #3
 800bfca:	e007      	b.n	800bfdc <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	68db      	ldr	r3, [r3, #12]
 800bfd2:	f003 0320 	and.w	r3, r3, #32
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d0ee      	beq.n	800bfb8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3710      	adds	r7, #16
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	68db      	ldr	r3, [r3, #12]
 800bff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d119      	bne.n	800c02e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f04f 32ff 	mov.w	r2, #4294967295
 800c002:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800c004:	f7fb fa3c 	bl	8007480 <HAL_GetTick>
 800c008:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800c00a:	e009      	b.n	800c020 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c00c:	f7fb fa38 	bl	8007480 <HAL_GetTick>
 800c010:	4602      	mov	r2, r0
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	1ad3      	subs	r3, r2, r3
 800c016:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c01a:	d901      	bls.n	800c020 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800c01c:	2303      	movs	r3, #3
 800c01e:	e007      	b.n	800c030 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	68db      	ldr	r3, [r3, #12]
 800c026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d0ee      	beq.n	800c00c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b086      	sub	sp, #24
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	60f8      	str	r0, [r7, #12]
 800c040:	60b9      	str	r1, [r7, #8]
 800c042:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c04a:	2b01      	cmp	r3, #1
 800c04c:	d101      	bne.n	800c052 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800c04e:	2302      	movs	r3, #2
 800c050:	e0a8      	b.n	800c1a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2201      	movs	r2, #1
 800c056:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2202      	movs	r2, #2
 800c05e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	22ca      	movs	r2, #202	@ 0xca
 800c068:	625a      	str	r2, [r3, #36]	@ 0x24
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2253      	movs	r2, #83	@ 0x53
 800c070:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d020      	beq.n	800c0c2 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 800c080:	f7fb f9fe 	bl	8007480 <HAL_GetTick>
 800c084:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800c086:	e015      	b.n	800c0b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c088:	f7fb f9fa 	bl	8007480 <HAL_GetTick>
 800c08c:	4602      	mov	r2, r0
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	1ad3      	subs	r3, r2, r3
 800c092:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c096:	d90d      	bls.n	800c0b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	22ff      	movs	r2, #255	@ 0xff
 800c09e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2203      	movs	r2, #3
 800c0a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800c0b0:	2303      	movs	r3, #3
 800c0b2:	e077      	b.n	800c1a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	68db      	ldr	r3, [r3, #12]
 800c0ba:	f003 0304 	and.w	r3, r3, #4
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d1e2      	bne.n	800c088 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	689a      	ldr	r2, [r3, #8]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c0d0:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	68db      	ldr	r3, [r3, #12]
 800c0d8:	b2da      	uxtb	r2, r3
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800c0e2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800c0e4:	f7fb f9cc 	bl	8007480 <HAL_GetTick>
 800c0e8:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800c0ea:	e015      	b.n	800c118 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c0ec:	f7fb f9c8 	bl	8007480 <HAL_GetTick>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	1ad3      	subs	r3, r2, r3
 800c0f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c0fa:	d90d      	bls.n	800c118 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	22ff      	movs	r2, #255	@ 0xff
 800c102:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2203      	movs	r2, #3
 800c108:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	2200      	movs	r2, #0
 800c110:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800c114:	2303      	movs	r3, #3
 800c116:	e045      	b.n	800c1a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68db      	ldr	r3, [r3, #12]
 800c11e:	f003 0304 	and.w	r3, r3, #4
 800c122:	2b00      	cmp	r3, #0
 800c124:	d0e2      	beq.n	800c0ec <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68ba      	ldr	r2, [r7, #8]
 800c12c:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	689a      	ldr	r2, [r3, #8]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f022 0207 	bic.w	r2, r2, #7
 800c13c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	6899      	ldr	r1, [r3, #8]
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	430a      	orrs	r2, r1
 800c14c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800c14e:	4b17      	ldr	r3, [pc, #92]	@ (800c1ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c154:	4a15      	ldr	r2, [pc, #84]	@ (800c1ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c156:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c15a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800c15e:	4b13      	ldr	r3, [pc, #76]	@ (800c1ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	4a12      	ldr	r2, [pc, #72]	@ (800c1ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c164:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c168:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	689a      	ldr	r2, [r3, #8]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c178:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	689a      	ldr	r2, [r3, #8]
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c188:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	22ff      	movs	r2, #255	@ 0xff
 800c190:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	2201      	movs	r2, #1
 800c196:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2200      	movs	r2, #0
 800c19e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800c1a2:	2300      	movs	r3, #0
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3718      	adds	r7, #24
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	58000800 	.word	0x58000800

0800c1b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b082      	sub	sp, #8
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d101      	bne.n	800c1c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e049      	b.n	800c256 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d106      	bne.n	800c1dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f7fa ff14 	bl	8007004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2202      	movs	r2, #2
 800c1e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681a      	ldr	r2, [r3, #0]
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	3304      	adds	r3, #4
 800c1ec:	4619      	mov	r1, r3
 800c1ee:	4610      	mov	r0, r2
 800c1f0:	f000 f946 	bl	800c480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2201      	movs	r2, #1
 800c200:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2201      	movs	r2, #1
 800c208:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2201      	movs	r2, #1
 800c210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2201      	movs	r2, #1
 800c218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2201      	movs	r2, #1
 800c220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2201      	movs	r2, #1
 800c228:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2201      	movs	r2, #1
 800c230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2201      	movs	r2, #1
 800c238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2201      	movs	r2, #1
 800c240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2201      	movs	r2, #1
 800c248:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c254:	2300      	movs	r3, #0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3708      	adds	r7, #8
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}
	...

0800c260 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	2b01      	cmp	r3, #1
 800c272:	d001      	beq.n	800c278 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	e02e      	b.n	800c2d6 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2202      	movs	r2, #2
 800c27c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4a17      	ldr	r2, [pc, #92]	@ (800c2e4 <HAL_TIM_Base_Start+0x84>)
 800c286:	4293      	cmp	r3, r2
 800c288:	d004      	beq.n	800c294 <HAL_TIM_Base_Start+0x34>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c292:	d115      	bne.n	800c2c0 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	689a      	ldr	r2, [r3, #8]
 800c29a:	4b13      	ldr	r3, [pc, #76]	@ (800c2e8 <HAL_TIM_Base_Start+0x88>)
 800c29c:	4013      	ands	r3, r2
 800c29e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2b06      	cmp	r3, #6
 800c2a4:	d015      	beq.n	800c2d2 <HAL_TIM_Base_Start+0x72>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2ac:	d011      	beq.n	800c2d2 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	681a      	ldr	r2, [r3, #0]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f042 0201 	orr.w	r2, r2, #1
 800c2bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2be:	e008      	b.n	800c2d2 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f042 0201 	orr.w	r2, r2, #1
 800c2ce:	601a      	str	r2, [r3, #0]
 800c2d0:	e000      	b.n	800c2d4 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c2d4:	2300      	movs	r3, #0
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3714      	adds	r7, #20
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e0:	4770      	bx	lr
 800c2e2:	bf00      	nop
 800c2e4:	40012c00 	.word	0x40012c00
 800c2e8:	00010007 	.word	0x00010007

0800c2ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c300:	2b01      	cmp	r3, #1
 800c302:	d101      	bne.n	800c308 <HAL_TIM_ConfigClockSource+0x1c>
 800c304:	2302      	movs	r3, #2
 800c306:	e0b6      	b.n	800c476 <HAL_TIM_ConfigClockSource+0x18a>
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2201      	movs	r2, #1
 800c30c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2202      	movs	r2, #2
 800c314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	689b      	ldr	r3, [r3, #8]
 800c31e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c326:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c32a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c332:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	68ba      	ldr	r2, [r7, #8]
 800c33a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c344:	d03e      	beq.n	800c3c4 <HAL_TIM_ConfigClockSource+0xd8>
 800c346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c34a:	f200 8087 	bhi.w	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c34e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c352:	f000 8086 	beq.w	800c462 <HAL_TIM_ConfigClockSource+0x176>
 800c356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c35a:	d87f      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c35c:	2b70      	cmp	r3, #112	@ 0x70
 800c35e:	d01a      	beq.n	800c396 <HAL_TIM_ConfigClockSource+0xaa>
 800c360:	2b70      	cmp	r3, #112	@ 0x70
 800c362:	d87b      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c364:	2b60      	cmp	r3, #96	@ 0x60
 800c366:	d050      	beq.n	800c40a <HAL_TIM_ConfigClockSource+0x11e>
 800c368:	2b60      	cmp	r3, #96	@ 0x60
 800c36a:	d877      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c36c:	2b50      	cmp	r3, #80	@ 0x50
 800c36e:	d03c      	beq.n	800c3ea <HAL_TIM_ConfigClockSource+0xfe>
 800c370:	2b50      	cmp	r3, #80	@ 0x50
 800c372:	d873      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c374:	2b40      	cmp	r3, #64	@ 0x40
 800c376:	d058      	beq.n	800c42a <HAL_TIM_ConfigClockSource+0x13e>
 800c378:	2b40      	cmp	r3, #64	@ 0x40
 800c37a:	d86f      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c37c:	2b30      	cmp	r3, #48	@ 0x30
 800c37e:	d064      	beq.n	800c44a <HAL_TIM_ConfigClockSource+0x15e>
 800c380:	2b30      	cmp	r3, #48	@ 0x30
 800c382:	d86b      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c384:	2b20      	cmp	r3, #32
 800c386:	d060      	beq.n	800c44a <HAL_TIM_ConfigClockSource+0x15e>
 800c388:	2b20      	cmp	r3, #32
 800c38a:	d867      	bhi.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d05c      	beq.n	800c44a <HAL_TIM_ConfigClockSource+0x15e>
 800c390:	2b10      	cmp	r3, #16
 800c392:	d05a      	beq.n	800c44a <HAL_TIM_ConfigClockSource+0x15e>
 800c394:	e062      	b.n	800c45c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c3a6:	f000 f957 	bl	800c658 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	689b      	ldr	r3, [r3, #8]
 800c3b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c3b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	68ba      	ldr	r2, [r7, #8]
 800c3c0:	609a      	str	r2, [r3, #8]
      break;
 800c3c2:	e04f      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c3d4:	f000 f940 	bl	800c658 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	689a      	ldr	r2, [r3, #8]
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c3e6:	609a      	str	r2, [r3, #8]
      break;
 800c3e8:	e03c      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	f000 f8b2 	bl	800c560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2150      	movs	r1, #80	@ 0x50
 800c402:	4618      	mov	r0, r3
 800c404:	f000 f90b 	bl	800c61e <TIM_ITRx_SetConfig>
      break;
 800c408:	e02c      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c416:	461a      	mov	r2, r3
 800c418:	f000 f8d1 	bl	800c5be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	2160      	movs	r1, #96	@ 0x60
 800c422:	4618      	mov	r0, r3
 800c424:	f000 f8fb 	bl	800c61e <TIM_ITRx_SetConfig>
      break;
 800c428:	e01c      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c436:	461a      	mov	r2, r3
 800c438:	f000 f892 	bl	800c560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	2140      	movs	r1, #64	@ 0x40
 800c442:	4618      	mov	r0, r3
 800c444:	f000 f8eb 	bl	800c61e <TIM_ITRx_SetConfig>
      break;
 800c448:	e00c      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681a      	ldr	r2, [r3, #0]
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	4619      	mov	r1, r3
 800c454:	4610      	mov	r0, r2
 800c456:	f000 f8e2 	bl	800c61e <TIM_ITRx_SetConfig>
      break;
 800c45a:	e003      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c45c:	2301      	movs	r3, #1
 800c45e:	73fb      	strb	r3, [r7, #15]
      break;
 800c460:	e000      	b.n	800c464 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2201      	movs	r2, #1
 800c468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c474:	7bfb      	ldrb	r3, [r7, #15]
}
 800c476:	4618      	mov	r0, r3
 800c478:	3710      	adds	r7, #16
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
	...

0800c480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c480:	b480      	push	{r7}
 800c482:	b085      	sub	sp, #20
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	4a30      	ldr	r2, [pc, #192]	@ (800c554 <TIM_Base_SetConfig+0xd4>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d003      	beq.n	800c4a0 <TIM_Base_SetConfig+0x20>
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c49e:	d108      	bne.n	800c4b2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	685b      	ldr	r3, [r3, #4]
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	4a27      	ldr	r2, [pc, #156]	@ (800c554 <TIM_Base_SetConfig+0xd4>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d00b      	beq.n	800c4d2 <TIM_Base_SetConfig+0x52>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4c0:	d007      	beq.n	800c4d2 <TIM_Base_SetConfig+0x52>
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	4a24      	ldr	r2, [pc, #144]	@ (800c558 <TIM_Base_SetConfig+0xd8>)
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	d003      	beq.n	800c4d2 <TIM_Base_SetConfig+0x52>
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	4a23      	ldr	r2, [pc, #140]	@ (800c55c <TIM_Base_SetConfig+0xdc>)
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d108      	bne.n	800c4e4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c4d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	68fa      	ldr	r2, [r7, #12]
 800c4e0:	4313      	orrs	r3, r2
 800c4e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	695b      	ldr	r3, [r3, #20]
 800c4ee:	4313      	orrs	r3, r2
 800c4f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	68fa      	ldr	r2, [r7, #12]
 800c4f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	689a      	ldr	r2, [r3, #8]
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	681a      	ldr	r2, [r3, #0]
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	4a12      	ldr	r2, [pc, #72]	@ (800c554 <TIM_Base_SetConfig+0xd4>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d007      	beq.n	800c520 <TIM_Base_SetConfig+0xa0>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	4a11      	ldr	r2, [pc, #68]	@ (800c558 <TIM_Base_SetConfig+0xd8>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d003      	beq.n	800c520 <TIM_Base_SetConfig+0xa0>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4a10      	ldr	r2, [pc, #64]	@ (800c55c <TIM_Base_SetConfig+0xdc>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d103      	bne.n	800c528 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	691a      	ldr	r2, [r3, #16]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2201      	movs	r2, #1
 800c52c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	691b      	ldr	r3, [r3, #16]
 800c532:	f003 0301 	and.w	r3, r3, #1
 800c536:	2b01      	cmp	r3, #1
 800c538:	d105      	bne.n	800c546 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	691b      	ldr	r3, [r3, #16]
 800c53e:	f023 0201 	bic.w	r2, r3, #1
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	611a      	str	r2, [r3, #16]
  }
}
 800c546:	bf00      	nop
 800c548:	3714      	adds	r7, #20
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr
 800c552:	bf00      	nop
 800c554:	40012c00 	.word	0x40012c00
 800c558:	40014400 	.word	0x40014400
 800c55c:	40014800 	.word	0x40014800

0800c560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c560:	b480      	push	{r7}
 800c562:	b087      	sub	sp, #28
 800c564:	af00      	add	r7, sp, #0
 800c566:	60f8      	str	r0, [r7, #12]
 800c568:	60b9      	str	r1, [r7, #8]
 800c56a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	6a1b      	ldr	r3, [r3, #32]
 800c570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	6a1b      	ldr	r3, [r3, #32]
 800c576:	f023 0201 	bic.w	r2, r3, #1
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c58a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	011b      	lsls	r3, r3, #4
 800c590:	693a      	ldr	r2, [r7, #16]
 800c592:	4313      	orrs	r3, r2
 800c594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	f023 030a 	bic.w	r3, r3, #10
 800c59c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c59e:	697a      	ldr	r2, [r7, #20]
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	693a      	ldr	r2, [r7, #16]
 800c5aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	697a      	ldr	r2, [r7, #20]
 800c5b0:	621a      	str	r2, [r3, #32]
}
 800c5b2:	bf00      	nop
 800c5b4:	371c      	adds	r7, #28
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5bc:	4770      	bx	lr

0800c5be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c5be:	b480      	push	{r7}
 800c5c0:	b087      	sub	sp, #28
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	60f8      	str	r0, [r7, #12]
 800c5c6:	60b9      	str	r1, [r7, #8]
 800c5c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	6a1b      	ldr	r3, [r3, #32]
 800c5ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	6a1b      	ldr	r3, [r3, #32]
 800c5d4:	f023 0210 	bic.w	r2, r3, #16
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	699b      	ldr	r3, [r3, #24]
 800c5e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c5e2:	693b      	ldr	r3, [r7, #16]
 800c5e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c5e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	031b      	lsls	r3, r3, #12
 800c5ee:	693a      	ldr	r2, [r7, #16]
 800c5f0:	4313      	orrs	r3, r2
 800c5f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c5fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	011b      	lsls	r3, r3, #4
 800c600:	697a      	ldr	r2, [r7, #20]
 800c602:	4313      	orrs	r3, r2
 800c604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	693a      	ldr	r2, [r7, #16]
 800c60a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	621a      	str	r2, [r3, #32]
}
 800c612:	bf00      	nop
 800c614:	371c      	adds	r7, #28
 800c616:	46bd      	mov	sp, r7
 800c618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61c:	4770      	bx	lr

0800c61e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c61e:	b480      	push	{r7}
 800c620:	b085      	sub	sp, #20
 800c622:	af00      	add	r7, sp, #0
 800c624:	6078      	str	r0, [r7, #4]
 800c626:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	689b      	ldr	r3, [r3, #8]
 800c62c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c634:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c638:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c63a:	683a      	ldr	r2, [r7, #0]
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	4313      	orrs	r3, r2
 800c640:	f043 0307 	orr.w	r3, r3, #7
 800c644:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	68fa      	ldr	r2, [r7, #12]
 800c64a:	609a      	str	r2, [r3, #8]
}
 800c64c:	bf00      	nop
 800c64e:	3714      	adds	r7, #20
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c658:	b480      	push	{r7}
 800c65a:	b087      	sub	sp, #28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
 800c664:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	689b      	ldr	r3, [r3, #8]
 800c66a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c672:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	021a      	lsls	r2, r3, #8
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	431a      	orrs	r2, r3
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	4313      	orrs	r3, r2
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	4313      	orrs	r3, r2
 800c684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	697a      	ldr	r2, [r7, #20]
 800c68a:	609a      	str	r2, [r3, #8]
}
 800c68c:	bf00      	nop
 800c68e:	371c      	adds	r7, #28
 800c690:	46bd      	mov	sp, r7
 800c692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c696:	4770      	bx	lr

0800c698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c698:	b480      	push	{r7}
 800c69a:	b085      	sub	sp, #20
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6a8:	2b01      	cmp	r3, #1
 800c6aa:	d101      	bne.n	800c6b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c6ac:	2302      	movs	r3, #2
 800c6ae:	e04a      	b.n	800c746 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2202      	movs	r2, #2
 800c6bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	4a1f      	ldr	r2, [pc, #124]	@ (800c754 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c6d6:	4293      	cmp	r3, r2
 800c6d8:	d108      	bne.n	800c6ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c6e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	68fa      	ldr	r2, [r7, #12]
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	68fa      	ldr	r2, [r7, #12]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	68fa      	ldr	r2, [r7, #12]
 800c704:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a12      	ldr	r2, [pc, #72]	@ (800c754 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d004      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c718:	d10c      	bne.n	800c734 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c720:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	689b      	ldr	r3, [r3, #8]
 800c726:	68ba      	ldr	r2, [r7, #8]
 800c728:	4313      	orrs	r3, r2
 800c72a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	68ba      	ldr	r2, [r7, #8]
 800c732:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2201      	movs	r2, #1
 800c738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2200      	movs	r2, #0
 800c740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c744:	2300      	movs	r3, #0
}
 800c746:	4618      	mov	r0, r3
 800c748:	3714      	adds	r7, #20
 800c74a:	46bd      	mov	sp, r7
 800c74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c750:	4770      	bx	lr
 800c752:	bf00      	nop
 800c754:	40012c00 	.word	0x40012c00

0800c758 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b088      	sub	sp, #32
 800c75c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c75e:	2300      	movs	r3, #0
 800c760:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c762:	f107 0308 	add.w	r3, r7, #8
 800c766:	2218      	movs	r2, #24
 800c768:	2100      	movs	r1, #0
 800c76a:	4618      	mov	r0, r3
 800c76c:	f001 f92d 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800c770:	233f      	movs	r3, #63	@ 0x3f
 800c772:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800c774:	2381      	movs	r3, #129	@ 0x81
 800c776:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c778:	1dfb      	adds	r3, r7, #7
 800c77a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c77c:	2301      	movs	r3, #1
 800c77e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c780:	f107 0308 	add.w	r3, r7, #8
 800c784:	2100      	movs	r1, #0
 800c786:	4618      	mov	r0, r3
 800c788:	f001 fba8 	bl	800dedc <hci_send_req>
 800c78c:	4603      	mov	r3, r0
 800c78e:	2b00      	cmp	r3, #0
 800c790:	da01      	bge.n	800c796 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c792:	23ff      	movs	r3, #255	@ 0xff
 800c794:	e000      	b.n	800c798 <aci_gap_set_non_discoverable+0x40>
  return status;
 800c796:	79fb      	ldrb	r3, [r7, #7]
}
 800c798:	4618      	mov	r0, r3
 800c79a:	3720      	adds	r7, #32
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}

0800c7a0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800c7a0:	b5b0      	push	{r4, r5, r7, lr}
 800c7a2:	b0ce      	sub	sp, #312	@ 0x138
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	4605      	mov	r5, r0
 800c7a8:	460c      	mov	r4, r1
 800c7aa:	4610      	mov	r0, r2
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7b2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c7b6:	462a      	mov	r2, r5
 800c7b8:	701a      	strb	r2, [r3, #0]
 800c7ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7c2:	4622      	mov	r2, r4
 800c7c4:	801a      	strh	r2, [r3, #0]
 800c7c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7ca:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	801a      	strh	r2, [r3, #0]
 800c7d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7d6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800c7da:	460a      	mov	r2, r1
 800c7dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800c7de:	f107 0310 	add.w	r3, r7, #16
 800c7e2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800c7e6:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c7ea:	3308      	adds	r3, #8
 800c7ec:	f107 0210 	add.w	r2, r7, #16
 800c7f0:	4413      	add	r3, r2
 800c7f2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800c7f6:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c7fa:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c7fe:	4413      	add	r3, r2
 800c800:	3309      	adds	r3, #9
 800c802:	f107 0210 	add.w	r2, r7, #16
 800c806:	4413      	add	r3, r2
 800c808:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c80c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c810:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c814:	2200      	movs	r2, #0
 800c816:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c818:	2300      	movs	r3, #0
 800c81a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800c81e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c822:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c826:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800c82a:	7812      	ldrb	r2, [r2, #0]
 800c82c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c82e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c832:	3301      	adds	r3, #1
 800c834:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800c838:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c83c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c840:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800c844:	8812      	ldrh	r2, [r2, #0]
 800c846:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800c84a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c84e:	3302      	adds	r3, #2
 800c850:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800c854:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c858:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c85c:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800c860:	8812      	ldrh	r2, [r2, #0]
 800c862:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800c866:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c86a:	3302      	adds	r3, #2
 800c86c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800c870:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c874:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c878:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800c87c:	7812      	ldrb	r2, [r2, #0]
 800c87e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c880:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c884:	3301      	adds	r3, #1
 800c886:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800c88a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c88e:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800c892:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c894:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c898:	3301      	adds	r3, #1
 800c89a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800c89e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c8a2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c8a6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800c8a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800c8b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c8b6:	3308      	adds	r3, #8
 800c8b8:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c8bc:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	f001 f872 	bl	800d9aa <Osal_MemCpy>
    index_input += Local_Name_Length;
 800c8c6:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c8ca:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c8ce:	4413      	add	r3, r2
 800c8d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800c8d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c8d8:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c8dc:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c8de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800c8e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c8ec:	3301      	adds	r3, #1
 800c8ee:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c8f2:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f001 f857 	bl	800d9aa <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800c8fc:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c900:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c904:	4413      	add	r3, r2
 800c906:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800c90a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c90e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800c912:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c914:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c918:	3302      	adds	r3, #2
 800c91a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800c91e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c922:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800c926:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800c928:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c92c:	3302      	adds	r3, #2
 800c92e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c932:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c936:	2218      	movs	r2, #24
 800c938:	2100      	movs	r1, #0
 800c93a:	4618      	mov	r0, r3
 800c93c:	f001 f845 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800c940:	233f      	movs	r3, #63	@ 0x3f
 800c942:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800c946:	2383      	movs	r3, #131	@ 0x83
 800c948:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c94c:	f107 0310 	add.w	r3, r7, #16
 800c950:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c954:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c958:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c95c:	f107 030f 	add.w	r3, r7, #15
 800c960:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c964:	2301      	movs	r3, #1
 800c966:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c96a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c96e:	2100      	movs	r1, #0
 800c970:	4618      	mov	r0, r3
 800c972:	f001 fab3 	bl	800dedc <hci_send_req>
 800c976:	4603      	mov	r3, r0
 800c978:	2b00      	cmp	r3, #0
 800c97a:	da01      	bge.n	800c980 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800c97c:	23ff      	movs	r3, #255	@ 0xff
 800c97e:	e004      	b.n	800c98a <aci_gap_set_discoverable+0x1ea>
  return status;
 800c980:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c984:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c988:	781b      	ldrb	r3, [r3, #0]
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800c990:	46bd      	mov	sp, r7
 800c992:	bdb0      	pop	{r4, r5, r7, pc}

0800c994 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b0cc      	sub	sp, #304	@ 0x130
 800c998:	af00      	add	r7, sp, #0
 800c99a:	4602      	mov	r2, r0
 800c99c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9a0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c9a4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800c9a6:	f107 0310 	add.w	r3, r7, #16
 800c9aa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c9ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9b2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800c9c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c9c4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c9c8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c9cc:	7812      	ldrb	r2, [r2, #0]
 800c9ce:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c9d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c9da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c9de:	2218      	movs	r2, #24
 800c9e0:	2100      	movs	r1, #0
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f000 fff1 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800c9e8:	233f      	movs	r3, #63	@ 0x3f
 800c9ea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800c9ee:	2385      	movs	r3, #133	@ 0x85
 800c9f0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c9f4:	f107 0310 	add.w	r3, r7, #16
 800c9f8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c9fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ca00:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ca04:	f107 030f 	add.w	r3, r7, #15
 800ca08:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ca12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ca16:	2100      	movs	r1, #0
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f001 fa5f 	bl	800dedc <hci_send_req>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	da01      	bge.n	800ca28 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800ca24:	23ff      	movs	r3, #255	@ 0xff
 800ca26:	e004      	b.n	800ca32 <aci_gap_set_io_capability+0x9e>
  return status;
 800ca28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca2c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ca30:	781b      	ldrb	r3, [r3, #0]
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800ca3c:	b5b0      	push	{r4, r5, r7, lr}
 800ca3e:	b0cc      	sub	sp, #304	@ 0x130
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	4605      	mov	r5, r0
 800ca44:	460c      	mov	r4, r1
 800ca46:	4610      	mov	r0, r2
 800ca48:	4619      	mov	r1, r3
 800ca4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca4e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ca52:	462a      	mov	r2, r5
 800ca54:	701a      	strb	r2, [r3, #0]
 800ca56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca5a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ca5e:	4622      	mov	r2, r4
 800ca60:	701a      	strb	r2, [r3, #0]
 800ca62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca66:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	701a      	strb	r2, [r3, #0]
 800ca6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca72:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ca76:	460a      	mov	r2, r1
 800ca78:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800ca7a:	f107 0310 	add.w	r3, r7, #16
 800ca7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ca82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800ca94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ca98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ca9c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800caa0:	7812      	ldrb	r2, [r2, #0]
 800caa2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800caa4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800caa8:	3301      	adds	r3, #1
 800caaa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800caae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cab2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cab6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800caba:	7812      	ldrb	r2, [r2, #0]
 800cabc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cabe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cac2:	3301      	adds	r3, #1
 800cac4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800cac8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cacc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cad0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cad4:	7812      	ldrb	r2, [r2, #0]
 800cad6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cad8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cadc:	3301      	adds	r3, #1
 800cade:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800cae2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cae6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800caea:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800caee:	7812      	ldrb	r2, [r2, #0]
 800caf0:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800caf2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800caf6:	3301      	adds	r3, #1
 800caf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800cafc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb00:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800cb04:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800cb06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800cb10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb14:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800cb18:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800cb1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb1e:	3301      	adds	r3, #1
 800cb20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800cb24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb28:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800cb2c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800cb2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb32:	3301      	adds	r3, #1
 800cb34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800cb38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb3c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800cb40:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800cb44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb48:	3304      	adds	r3, #4
 800cb4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800cb4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb52:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800cb56:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800cb58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb5c:	3301      	adds	r3, #1
 800cb5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cb62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cb66:	2218      	movs	r2, #24
 800cb68:	2100      	movs	r1, #0
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f000 ff2d 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cb70:	233f      	movs	r3, #63	@ 0x3f
 800cb72:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800cb76:	2386      	movs	r3, #134	@ 0x86
 800cb78:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cb7c:	f107 0310 	add.w	r3, r7, #16
 800cb80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cb84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb88:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cb8c:	f107 030f 	add.w	r3, r7, #15
 800cb90:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cb94:	2301      	movs	r3, #1
 800cb96:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cb9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cb9e:	2100      	movs	r1, #0
 800cba0:	4618      	mov	r0, r3
 800cba2:	f001 f99b 	bl	800dedc <hci_send_req>
 800cba6:	4603      	mov	r3, r0
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	da01      	bge.n	800cbb0 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800cbac:	23ff      	movs	r3, #255	@ 0xff
 800cbae:	e004      	b.n	800cbba <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800cbb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbb4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cbb8:	781b      	ldrb	r3, [r3, #0]
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bdb0      	pop	{r4, r5, r7, pc}

0800cbc4 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b0cc      	sub	sp, #304	@ 0x130
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	4602      	mov	r2, r0
 800cbcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbd0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cbd4:	6019      	str	r1, [r3, #0]
 800cbd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbda:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cbde:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800cbe0:	f107 0310 	add.w	r3, r7, #16
 800cbe4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cbe8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbec:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800cbfa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cbfe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc02:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cc06:	8812      	ldrh	r2, [r2, #0]
 800cc08:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cc0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc0e:	3302      	adds	r3, #2
 800cc10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800cc14:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc18:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc1c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800cc20:	6812      	ldr	r2, [r2, #0]
 800cc22:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800cc26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc2a:	3304      	adds	r3, #4
 800cc2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cc30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc34:	2218      	movs	r2, #24
 800cc36:	2100      	movs	r1, #0
 800cc38:	4618      	mov	r0, r3
 800cc3a:	f000 fec6 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cc3e:	233f      	movs	r3, #63	@ 0x3f
 800cc40:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800cc44:	2388      	movs	r3, #136	@ 0x88
 800cc46:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cc4a:	f107 0310 	add.w	r3, r7, #16
 800cc4e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cc52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cc5a:	f107 030f 	add.w	r3, r7, #15
 800cc5e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cc62:	2301      	movs	r3, #1
 800cc64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cc68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc6c:	2100      	movs	r1, #0
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f001 f934 	bl	800dedc <hci_send_req>
 800cc74:	4603      	mov	r3, r0
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	da01      	bge.n	800cc7e <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800cc7a:	23ff      	movs	r3, #255	@ 0xff
 800cc7c:	e004      	b.n	800cc88 <aci_gap_pass_key_resp+0xc4>
  return status;
 800cc7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cc82:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cc86:	781b      	ldrb	r3, [r3, #0]
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}

0800cc92 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800cc92:	b590      	push	{r4, r7, lr}
 800cc94:	b0cd      	sub	sp, #308	@ 0x134
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	4604      	mov	r4, r0
 800cc9a:	4608      	mov	r0, r1
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cca2:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800cca6:	6013      	str	r3, [r2, #0]
 800cca8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccac:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ccb0:	4622      	mov	r2, r4
 800ccb2:	701a      	strb	r2, [r3, #0]
 800ccb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccb8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ccbc:	4602      	mov	r2, r0
 800ccbe:	701a      	strb	r2, [r3, #0]
 800ccc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccc4:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ccc8:	460a      	mov	r2, r1
 800ccca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800cccc:	f107 0310 	add.w	r3, r7, #16
 800ccd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800ccd4:	f107 0308 	add.w	r3, r7, #8
 800ccd8:	2207      	movs	r2, #7
 800ccda:	2100      	movs	r1, #0
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f000 fe74 	bl	800d9ca <Osal_MemSet>
  int index_input = 0;
 800cce2:	2300      	movs	r3, #0
 800cce4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800cce8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ccec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ccf0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800ccf4:	7812      	ldrb	r2, [r2, #0]
 800ccf6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ccf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800cd02:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd06:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd0a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cd0e:	7812      	ldrb	r2, [r2, #0]
 800cd10:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cd12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd16:	3301      	adds	r3, #1
 800cd18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800cd1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd20:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd24:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cd28:	7812      	ldrb	r2, [r2, #0]
 800cd2a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cd2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd30:	3301      	adds	r3, #1
 800cd32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cd36:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cd3a:	2218      	movs	r2, #24
 800cd3c:	2100      	movs	r1, #0
 800cd3e:	4618      	mov	r0, r3
 800cd40:	f000 fe43 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cd44:	233f      	movs	r3, #63	@ 0x3f
 800cd46:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800cd4a:	238a      	movs	r3, #138	@ 0x8a
 800cd4c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cd50:	f107 0310 	add.w	r3, r7, #16
 800cd54:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cd58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd5c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800cd60:	f107 0308 	add.w	r3, r7, #8
 800cd64:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800cd68:	2307      	movs	r3, #7
 800cd6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cd6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cd72:	2100      	movs	r1, #0
 800cd74:	4618      	mov	r0, r3
 800cd76:	f001 f8b1 	bl	800dedc <hci_send_req>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	da01      	bge.n	800cd84 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800cd80:	23ff      	movs	r3, #255	@ 0xff
 800cd82:	e02e      	b.n	800cde2 <aci_gap_init+0x150>
  if ( resp.Status )
 800cd84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd88:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d005      	beq.n	800cd9e <aci_gap_init+0x10c>
    return resp.Status;
 800cd92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd96:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	e021      	b.n	800cde2 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800cd9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cda2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cda6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cdaa:	b29a      	uxth	r2, r3
 800cdac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdb0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800cdb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdbc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cdc0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800cdc4:	b29a      	uxth	r2, r3
 800cdc6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800cdca:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800cdcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdd0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cdd4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800cdde:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd90      	pop	{r4, r7, pc}

0800cdec <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b0cc      	sub	sp, #304	@ 0x130
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdf8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cdfc:	6019      	str	r1, [r3, #0]
 800cdfe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce02:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ce06:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800ce08:	f107 0310 	add.w	r3, r7, #16
 800ce0c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ce10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ce18:	2200      	movs	r2, #0
 800ce1a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800ce22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ce26:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ce2a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800ce2e:	7812      	ldrb	r2, [r2, #0]
 800ce30:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ce32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ce36:	3301      	adds	r3, #1
 800ce38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800ce3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ce40:	1c58      	adds	r0, r3, #1
 800ce42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce46:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ce4a:	781a      	ldrb	r2, [r3, #0]
 800ce4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce50:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ce54:	6819      	ldr	r1, [r3, #0]
 800ce56:	f000 fda8 	bl	800d9aa <Osal_MemCpy>
  index_input += AdvDataLen;
 800ce5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce5e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ce62:	781b      	ldrb	r3, [r3, #0]
 800ce64:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ce68:	4413      	add	r3, r2
 800ce6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ce6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ce72:	2218      	movs	r2, #24
 800ce74:	2100      	movs	r1, #0
 800ce76:	4618      	mov	r0, r3
 800ce78:	f000 fda7 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800ce7c:	233f      	movs	r3, #63	@ 0x3f
 800ce7e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800ce82:	238e      	movs	r3, #142	@ 0x8e
 800ce84:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ce88:	f107 0310 	add.w	r3, r7, #16
 800ce8c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ce90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ce94:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ce98:	f107 030f 	add.w	r3, r7, #15
 800ce9c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cea0:	2301      	movs	r3, #1
 800cea2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cea6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ceaa:	2100      	movs	r1, #0
 800ceac:	4618      	mov	r0, r3
 800ceae:	f001 f815 	bl	800dedc <hci_send_req>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	da01      	bge.n	800cebc <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800ceb8:	23ff      	movs	r3, #255	@ 0xff
 800ceba:	e004      	b.n	800cec6 <aci_gap_update_adv_data+0xda>
  return status;
 800cebc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cec0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cec4:	781b      	ldrb	r3, [r3, #0]
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}

0800ced0 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b088      	sub	sp, #32
 800ced4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ced6:	2300      	movs	r3, #0
 800ced8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ceda:	f107 0308 	add.w	r3, r7, #8
 800cede:	2218      	movs	r2, #24
 800cee0:	2100      	movs	r1, #0
 800cee2:	4618      	mov	r0, r3
 800cee4:	f000 fd71 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cee8:	233f      	movs	r3, #63	@ 0x3f
 800ceea:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800ceec:	2392      	movs	r3, #146	@ 0x92
 800ceee:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cef0:	1dfb      	adds	r3, r7, #7
 800cef2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cef4:	2301      	movs	r3, #1
 800cef6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cef8:	f107 0308 	add.w	r3, r7, #8
 800cefc:	2100      	movs	r1, #0
 800cefe:	4618      	mov	r0, r3
 800cf00:	f000 ffec 	bl	800dedc <hci_send_req>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	da01      	bge.n	800cf0e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800cf0a:	23ff      	movs	r3, #255	@ 0xff
 800cf0c:	e000      	b.n	800cf10 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800cf0e:	79fb      	ldrb	r3, [r7, #7]
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	3720      	adds	r7, #32
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}

0800cf18 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b0cc      	sub	sp, #304	@ 0x130
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	4602      	mov	r2, r0
 800cf20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cf24:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cf28:	801a      	strh	r2, [r3, #0]
 800cf2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cf2e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800cf32:	460a      	mov	r2, r1
 800cf34:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800cf36:	f107 0310 	add.w	r3, r7, #16
 800cf3a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cf3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cf42:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cf46:	2200      	movs	r2, #0
 800cf48:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800cf50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cf54:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cf58:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cf5c:	8812      	ldrh	r2, [r2, #0]
 800cf5e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cf60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cf64:	3302      	adds	r3, #2
 800cf66:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800cf6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cf6e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cf72:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cf76:	7812      	ldrb	r2, [r2, #0]
 800cf78:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cf7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cf7e:	3301      	adds	r3, #1
 800cf80:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cf84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cf88:	2218      	movs	r2, #24
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f000 fd1c 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cf92:	233f      	movs	r3, #63	@ 0x3f
 800cf94:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800cf98:	23a5      	movs	r3, #165	@ 0xa5
 800cf9a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cf9e:	f107 0310 	add.w	r3, r7, #16
 800cfa2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cfa6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cfaa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cfae:	f107 030f 	add.w	r3, r7, #15
 800cfb2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cfbc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cfc0:	2100      	movs	r1, #0
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	f000 ff8a 	bl	800dedc <hci_send_req>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	da01      	bge.n	800cfd2 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800cfce:	23ff      	movs	r3, #255	@ 0xff
 800cfd0:	e004      	b.n	800cfdc <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800cfd2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cfd6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cfda:	781b      	ldrb	r3, [r3, #0]
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}

0800cfe6 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800cfe6:	b580      	push	{r7, lr}
 800cfe8:	b088      	sub	sp, #32
 800cfea:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800cfec:	2300      	movs	r3, #0
 800cfee:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cff0:	f107 0308 	add.w	r3, r7, #8
 800cff4:	2218      	movs	r2, #24
 800cff6:	2100      	movs	r1, #0
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 fce6 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800cffe:	233f      	movs	r3, #63	@ 0x3f
 800d000:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800d002:	f240 1301 	movw	r3, #257	@ 0x101
 800d006:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d008:	1dfb      	adds	r3, r7, #7
 800d00a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d00c:	2301      	movs	r3, #1
 800d00e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d010:	f107 0308 	add.w	r3, r7, #8
 800d014:	2100      	movs	r1, #0
 800d016:	4618      	mov	r0, r3
 800d018:	f000 ff60 	bl	800dedc <hci_send_req>
 800d01c:	4603      	mov	r3, r0
 800d01e:	2b00      	cmp	r3, #0
 800d020:	da01      	bge.n	800d026 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800d022:	23ff      	movs	r3, #255	@ 0xff
 800d024:	e000      	b.n	800d028 <aci_gatt_init+0x42>
  return status;
 800d026:	79fb      	ldrb	r3, [r7, #7]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3720      	adds	r7, #32
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800d030:	b590      	push	{r4, r7, lr}
 800d032:	b0cf      	sub	sp, #316	@ 0x13c
 800d034:	af00      	add	r7, sp, #0
 800d036:	4604      	mov	r4, r0
 800d038:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800d03c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d040:	6001      	str	r1, [r0, #0]
 800d042:	4610      	mov	r0, r2
 800d044:	4619      	mov	r1, r3
 800d046:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d04a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d04e:	4622      	mov	r2, r4
 800d050:	701a      	strb	r2, [r3, #0]
 800d052:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d056:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d05a:	4602      	mov	r2, r0
 800d05c:	701a      	strb	r2, [r3, #0]
 800d05e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d062:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d066:	460a      	mov	r2, r1
 800d068:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800d06a:	f107 0310 	add.w	r3, r7, #16
 800d06e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800d072:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d076:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d00a      	beq.n	800d096 <aci_gatt_add_service+0x66>
 800d080:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d084:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d088:	781b      	ldrb	r3, [r3, #0]
 800d08a:	2b02      	cmp	r3, #2
 800d08c:	d101      	bne.n	800d092 <aci_gatt_add_service+0x62>
 800d08e:	2311      	movs	r3, #17
 800d090:	e002      	b.n	800d098 <aci_gatt_add_service+0x68>
 800d092:	2301      	movs	r3, #1
 800d094:	e000      	b.n	800d098 <aci_gatt_add_service+0x68>
 800d096:	2303      	movs	r3, #3
 800d098:	f107 0210 	add.w	r2, r7, #16
 800d09c:	4413      	add	r3, r2
 800d09e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d0a2:	f107 030c 	add.w	r3, r7, #12
 800d0a6:	2203      	movs	r2, #3
 800d0a8:	2100      	movs	r1, #0
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f000 fc8d 	bl	800d9ca <Osal_MemSet>
  int index_input = 0;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800d0b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d0ba:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d0be:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d0c2:	7812      	ldrb	r2, [r2, #0]
 800d0c4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d0c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800d0d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0d4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d002      	beq.n	800d0e4 <aci_gatt_add_service+0xb4>
 800d0de:	2b02      	cmp	r3, #2
 800d0e0:	d004      	beq.n	800d0ec <aci_gatt_add_service+0xbc>
 800d0e2:	e007      	b.n	800d0f4 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800d0e4:	2302      	movs	r3, #2
 800d0e6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800d0ea:	e005      	b.n	800d0f8 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800d0ec:	2310      	movs	r3, #16
 800d0ee:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800d0f2:	e001      	b.n	800d0f8 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800d0f4:	2397      	movs	r3, #151	@ 0x97
 800d0f6:	e06c      	b.n	800d1d2 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800d0f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d0fc:	1c58      	adds	r0, r3, #1
 800d0fe:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800d102:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d106:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d10a:	6819      	ldr	r1, [r3, #0]
 800d10c:	f000 fc4d 	bl	800d9aa <Osal_MemCpy>
    index_input += size;
 800d110:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800d114:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d118:	4413      	add	r3, r2
 800d11a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800d11e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d122:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d126:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d12a:	7812      	ldrb	r2, [r2, #0]
 800d12c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d12e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d132:	3301      	adds	r3, #1
 800d134:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800d138:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d13c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d140:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d144:	7812      	ldrb	r2, [r2, #0]
 800d146:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800d148:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d14c:	3301      	adds	r3, #1
 800d14e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d152:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d156:	2218      	movs	r2, #24
 800d158:	2100      	movs	r1, #0
 800d15a:	4618      	mov	r0, r3
 800d15c:	f000 fc35 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d160:	233f      	movs	r3, #63	@ 0x3f
 800d162:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800d166:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800d16a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d16e:	f107 0310 	add.w	r3, r7, #16
 800d172:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d176:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d17a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800d17e:	f107 030c 	add.w	r3, r7, #12
 800d182:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800d186:	2303      	movs	r3, #3
 800d188:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d18c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d190:	2100      	movs	r1, #0
 800d192:	4618      	mov	r0, r3
 800d194:	f000 fea2 	bl	800dedc <hci_send_req>
 800d198:	4603      	mov	r3, r0
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	da01      	bge.n	800d1a2 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800d19e:	23ff      	movs	r3, #255	@ 0xff
 800d1a0:	e017      	b.n	800d1d2 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800d1a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d005      	beq.n	800d1bc <aci_gatt_add_service+0x18c>
    return resp.Status;
 800d1b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	e00a      	b.n	800d1d2 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800d1bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d1c4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d1c8:	b29a      	uxth	r2, r3
 800d1ca:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800d1ce:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d1d0:	2300      	movs	r3, #0
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd90      	pop	{r4, r7, pc}

0800d1dc <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800d1dc:	b590      	push	{r4, r7, lr}
 800d1de:	b0d1      	sub	sp, #324	@ 0x144
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	4604      	mov	r4, r0
 800d1e4:	4608      	mov	r0, r1
 800d1e6:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d1ea:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800d1ee:	600a      	str	r2, [r1, #0]
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d1f6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d1fa:	4622      	mov	r2, r4
 800d1fc:	801a      	strh	r2, [r3, #0]
 800d1fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d202:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d206:	4602      	mov	r2, r0
 800d208:	701a      	strb	r2, [r3, #0]
 800d20a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d20e:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800d212:	460a      	mov	r2, r1
 800d214:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800d216:	f107 0318 	add.w	r3, r7, #24
 800d21a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800d21e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d222:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d226:	781b      	ldrb	r3, [r3, #0]
 800d228:	2b01      	cmp	r3, #1
 800d22a:	d00a      	beq.n	800d242 <aci_gatt_add_char+0x66>
 800d22c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d230:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d234:	781b      	ldrb	r3, [r3, #0]
 800d236:	2b02      	cmp	r3, #2
 800d238:	d101      	bne.n	800d23e <aci_gatt_add_char+0x62>
 800d23a:	2313      	movs	r3, #19
 800d23c:	e002      	b.n	800d244 <aci_gatt_add_char+0x68>
 800d23e:	2303      	movs	r3, #3
 800d240:	e000      	b.n	800d244 <aci_gatt_add_char+0x68>
 800d242:	2305      	movs	r3, #5
 800d244:	f107 0218 	add.w	r2, r7, #24
 800d248:	4413      	add	r3, r2
 800d24a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d24e:	f107 0314 	add.w	r3, r7, #20
 800d252:	2203      	movs	r2, #3
 800d254:	2100      	movs	r1, #0
 800d256:	4618      	mov	r0, r3
 800d258:	f000 fbb7 	bl	800d9ca <Osal_MemSet>
  int index_input = 0;
 800d25c:	2300      	movs	r3, #0
 800d25e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800d262:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d266:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d26a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d26e:	8812      	ldrh	r2, [r2, #0]
 800d270:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d272:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d276:	3302      	adds	r3, #2
 800d278:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800d27c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d280:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d284:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d288:	7812      	ldrb	r2, [r2, #0]
 800d28a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d28c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d290:	3301      	adds	r3, #1
 800d292:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800d296:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d29a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	2b01      	cmp	r3, #1
 800d2a2:	d002      	beq.n	800d2aa <aci_gatt_add_char+0xce>
 800d2a4:	2b02      	cmp	r3, #2
 800d2a6:	d004      	beq.n	800d2b2 <aci_gatt_add_char+0xd6>
 800d2a8:	e007      	b.n	800d2ba <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800d2aa:	2302      	movs	r3, #2
 800d2ac:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d2b0:	e005      	b.n	800d2be <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800d2b2:	2310      	movs	r3, #16
 800d2b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d2b8:	e001      	b.n	800d2be <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800d2ba:	2397      	movs	r3, #151	@ 0x97
 800d2bc:	e091      	b.n	800d3e2 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800d2be:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d2c2:	1cd8      	adds	r0, r3, #3
 800d2c4:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800d2c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d2cc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d2d0:	6819      	ldr	r1, [r3, #0]
 800d2d2:	f000 fb6a 	bl	800d9aa <Osal_MemCpy>
    index_input += size;
 800d2d6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d2da:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800d2de:	4413      	add	r3, r2
 800d2e0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800d2e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d2e8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d2ec:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800d2f0:	8812      	ldrh	r2, [r2, #0]
 800d2f2:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d2f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d2f8:	3302      	adds	r3, #2
 800d2fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800d2fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d302:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d306:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800d308:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d30c:	3301      	adds	r3, #1
 800d30e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800d312:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d316:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d31a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800d31c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d320:	3301      	adds	r3, #1
 800d322:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800d326:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d32a:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800d32e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800d330:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d334:	3301      	adds	r3, #1
 800d336:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800d33a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d33e:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800d342:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800d344:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d348:	3301      	adds	r3, #1
 800d34a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800d34e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d352:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800d356:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800d358:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d35c:	3301      	adds	r3, #1
 800d35e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d362:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d366:	2218      	movs	r2, #24
 800d368:	2100      	movs	r1, #0
 800d36a:	4618      	mov	r0, r3
 800d36c:	f000 fb2d 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d370:	233f      	movs	r3, #63	@ 0x3f
 800d372:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800d376:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800d37a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800d37e:	f107 0318 	add.w	r3, r7, #24
 800d382:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800d386:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d38a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800d38e:	f107 0314 	add.w	r3, r7, #20
 800d392:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800d396:	2303      	movs	r3, #3
 800d398:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d39c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d3a0:	2100      	movs	r1, #0
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f000 fd9a 	bl	800dedc <hci_send_req>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	da01      	bge.n	800d3b2 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800d3ae:	23ff      	movs	r3, #255	@ 0xff
 800d3b0:	e017      	b.n	800d3e2 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800d3b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d005      	beq.n	800d3cc <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800d3c0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	e00a      	b.n	800d3e2 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800d3cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d3d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d3d8:	b29a      	uxth	r2, r3
 800d3da:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800d3de:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd90      	pop	{r4, r7, pc}

0800d3ec <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800d3ec:	b5b0      	push	{r4, r5, r7, lr}
 800d3ee:	b0cc      	sub	sp, #304	@ 0x130
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	4605      	mov	r5, r0
 800d3f4:	460c      	mov	r4, r1
 800d3f6:	4610      	mov	r0, r2
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d3fe:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d402:	462a      	mov	r2, r5
 800d404:	801a      	strh	r2, [r3, #0]
 800d406:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d40a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d40e:	4622      	mov	r2, r4
 800d410:	801a      	strh	r2, [r3, #0]
 800d412:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d416:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d41a:	4602      	mov	r2, r0
 800d41c:	701a      	strb	r2, [r3, #0]
 800d41e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d422:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d426:	460a      	mov	r2, r1
 800d428:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800d42a:	f107 0310 	add.w	r3, r7, #16
 800d42e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d432:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d436:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d43a:	2200      	movs	r2, #0
 800d43c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d43e:	2300      	movs	r3, #0
 800d440:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800d444:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d448:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d44c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d450:	8812      	ldrh	r2, [r2, #0]
 800d452:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d454:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d458:	3302      	adds	r3, #2
 800d45a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800d45e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d462:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d466:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d46a:	8812      	ldrh	r2, [r2, #0]
 800d46c:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d46e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d472:	3302      	adds	r3, #2
 800d474:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800d478:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d47c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d480:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800d484:	7812      	ldrb	r2, [r2, #0]
 800d486:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d488:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d48c:	3301      	adds	r3, #1
 800d48e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800d492:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d496:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d49a:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800d49e:	7812      	ldrb	r2, [r2, #0]
 800d4a0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d4a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800d4ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4b0:	1d98      	adds	r0, r3, #6
 800d4b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4b6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	461a      	mov	r2, r3
 800d4be:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800d4c2:	f000 fa72 	bl	800d9aa <Osal_MemCpy>
  index_input += Char_Value_Length;
 800d4c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4ca:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d4ce:	781b      	ldrb	r3, [r3, #0]
 800d4d0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d4d4:	4413      	add	r3, r2
 800d4d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d4da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d4de:	2218      	movs	r2, #24
 800d4e0:	2100      	movs	r1, #0
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f000 fa71 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d4e8:	233f      	movs	r3, #63	@ 0x3f
 800d4ea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800d4ee:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800d4f2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d4f6:	f107 0310 	add.w	r3, r7, #16
 800d4fa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d4fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d502:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d506:	f107 030f 	add.w	r3, r7, #15
 800d50a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d50e:	2301      	movs	r3, #1
 800d510:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d514:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d518:	2100      	movs	r1, #0
 800d51a:	4618      	mov	r0, r3
 800d51c:	f000 fcde 	bl	800dedc <hci_send_req>
 800d520:	4603      	mov	r3, r0
 800d522:	2b00      	cmp	r3, #0
 800d524:	da01      	bge.n	800d52a <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800d526:	23ff      	movs	r3, #255	@ 0xff
 800d528:	e004      	b.n	800d534 <aci_gatt_update_char_value+0x148>
  return status;
 800d52a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d52e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d532:	781b      	ldrb	r3, [r3, #0]
}
 800d534:	4618      	mov	r0, r3
 800d536:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bdb0      	pop	{r4, r5, r7, pc}

0800d53e <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b0cc      	sub	sp, #304	@ 0x130
 800d542:	af00      	add	r7, sp, #0
 800d544:	4602      	mov	r2, r0
 800d546:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d54a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d54e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800d550:	f107 0310 	add.w	r3, r7, #16
 800d554:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d558:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d55c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d560:	2200      	movs	r2, #0
 800d562:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d564:	2300      	movs	r3, #0
 800d566:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d56a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d56e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d572:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d576:	8812      	ldrh	r2, [r2, #0]
 800d578:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d57a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d57e:	3302      	adds	r3, #2
 800d580:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d584:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d588:	2218      	movs	r2, #24
 800d58a:	2100      	movs	r1, #0
 800d58c:	4618      	mov	r0, r3
 800d58e:	f000 fa1c 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d592:	233f      	movs	r3, #63	@ 0x3f
 800d594:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800d598:	f240 1325 	movw	r3, #293	@ 0x125
 800d59c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d5a0:	f107 0310 	add.w	r3, r7, #16
 800d5a4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d5a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d5ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d5b0:	f107 030f 	add.w	r3, r7, #15
 800d5b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d5be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d5c2:	2100      	movs	r1, #0
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f000 fc89 	bl	800dedc <hci_send_req>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	da01      	bge.n	800d5d4 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800d5d0:	23ff      	movs	r3, #255	@ 0xff
 800d5d2:	e004      	b.n	800d5de <aci_gatt_confirm_indication+0xa0>
  return status;
 800d5d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5d8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d5dc:	781b      	ldrb	r3, [r3, #0]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}

0800d5e8 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b0cc      	sub	sp, #304	@ 0x130
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d5f6:	601a      	str	r2, [r3, #0]
 800d5f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5fc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d600:	4602      	mov	r2, r0
 800d602:	701a      	strb	r2, [r3, #0]
 800d604:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d608:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d60c:	460a      	mov	r2, r1
 800d60e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800d610:	f107 0310 	add.w	r3, r7, #16
 800d614:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d618:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d61c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d620:	2200      	movs	r2, #0
 800d622:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d624:	2300      	movs	r3, #0
 800d626:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800d62a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d62e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d632:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d636:	7812      	ldrb	r2, [r2, #0]
 800d638:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d63a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d63e:	3301      	adds	r3, #1
 800d640:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800d644:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d648:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d64c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d650:	7812      	ldrb	r2, [r2, #0]
 800d652:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d654:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d658:	3301      	adds	r3, #1
 800d65a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800d65e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d662:	1c98      	adds	r0, r3, #2
 800d664:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d668:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d66c:	781a      	ldrb	r2, [r3, #0]
 800d66e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d672:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d676:	6819      	ldr	r1, [r3, #0]
 800d678:	f000 f997 	bl	800d9aa <Osal_MemCpy>
  index_input += Length;
 800d67c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d680:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d68a:	4413      	add	r3, r2
 800d68c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d690:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d694:	2218      	movs	r2, #24
 800d696:	2100      	movs	r1, #0
 800d698:	4618      	mov	r0, r3
 800d69a:	f000 f996 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d69e:	233f      	movs	r3, #63	@ 0x3f
 800d6a0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800d6a4:	230c      	movs	r3, #12
 800d6a6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d6aa:	f107 0310 	add.w	r3, r7, #16
 800d6ae:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d6b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d6b6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d6ba:	f107 030f 	add.w	r3, r7, #15
 800d6be:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d6c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d6cc:	2100      	movs	r1, #0
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f000 fc04 	bl	800dedc <hci_send_req>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	da01      	bge.n	800d6de <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800d6da:	23ff      	movs	r3, #255	@ 0xff
 800d6dc:	e004      	b.n	800d6e8 <aci_hal_write_config_data+0x100>
  return status;
 800d6de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6e2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d6e6:	781b      	ldrb	r3, [r3, #0]
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}

0800d6f2 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800d6f2:	b580      	push	{r7, lr}
 800d6f4:	b0cc      	sub	sp, #304	@ 0x130
 800d6f6:	af00      	add	r7, sp, #0
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6fe:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d702:	701a      	strb	r2, [r3, #0]
 800d704:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d708:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d70c:	460a      	mov	r2, r1
 800d70e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800d710:	f107 0310 	add.w	r3, r7, #16
 800d714:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d718:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d71c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d720:	2200      	movs	r2, #0
 800d722:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d724:	2300      	movs	r3, #0
 800d726:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800d72a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d72e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d732:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d736:	7812      	ldrb	r2, [r2, #0]
 800d738:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d73a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d73e:	3301      	adds	r3, #1
 800d740:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800d744:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d748:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d74c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d750:	7812      	ldrb	r2, [r2, #0]
 800d752:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d754:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d758:	3301      	adds	r3, #1
 800d75a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d75e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d762:	2218      	movs	r2, #24
 800d764:	2100      	movs	r1, #0
 800d766:	4618      	mov	r0, r3
 800d768:	f000 f92f 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d76c:	233f      	movs	r3, #63	@ 0x3f
 800d76e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800d772:	230f      	movs	r3, #15
 800d774:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d778:	f107 0310 	add.w	r3, r7, #16
 800d77c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d780:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d784:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d788:	f107 030f 	add.w	r3, r7, #15
 800d78c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d790:	2301      	movs	r3, #1
 800d792:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d796:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d79a:	2100      	movs	r1, #0
 800d79c:	4618      	mov	r0, r3
 800d79e:	f000 fb9d 	bl	800dedc <hci_send_req>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	da01      	bge.n	800d7ac <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800d7a8:	23ff      	movs	r3, #255	@ 0xff
 800d7aa:	e004      	b.n	800d7b6 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800d7ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d7b4:	781b      	ldrb	r3, [r3, #0]
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b0cc      	sub	sp, #304	@ 0x130
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	4602      	mov	r2, r0
 800d7c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7cc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d7d0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800d7d2:	f107 0310 	add.w	r3, r7, #16
 800d7d6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d7da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7de:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800d7ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d7f0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d7f4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d7f8:	8812      	ldrh	r2, [r2, #0]
 800d7fa:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d7fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d800:	3302      	adds	r3, #2
 800d802:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d806:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d80a:	2218      	movs	r2, #24
 800d80c:	2100      	movs	r1, #0
 800d80e:	4618      	mov	r0, r3
 800d810:	f000 f8db 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x3f;
 800d814:	233f      	movs	r3, #63	@ 0x3f
 800d816:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800d81a:	2318      	movs	r3, #24
 800d81c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d820:	f107 0310 	add.w	r3, r7, #16
 800d824:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d828:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d82c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d830:	f107 030f 	add.w	r3, r7, #15
 800d834:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d838:	2301      	movs	r3, #1
 800d83a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d83e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d842:	2100      	movs	r1, #0
 800d844:	4618      	mov	r0, r3
 800d846:	f000 fb49 	bl	800dedc <hci_send_req>
 800d84a:	4603      	mov	r3, r0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	da01      	bge.n	800d854 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800d850:	23ff      	movs	r3, #255	@ 0xff
 800d852:	e004      	b.n	800d85e <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800d854:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d858:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d85c:	781b      	ldrb	r3, [r3, #0]
}
 800d85e:	4618      	mov	r0, r3
 800d860:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b088      	sub	sp, #32
 800d86c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d86e:	2300      	movs	r3, #0
 800d870:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d872:	f107 0308 	add.w	r3, r7, #8
 800d876:	2218      	movs	r2, #24
 800d878:	2100      	movs	r1, #0
 800d87a:	4618      	mov	r0, r3
 800d87c:	f000 f8a5 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x03;
 800d880:	2303      	movs	r3, #3
 800d882:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800d884:	2303      	movs	r3, #3
 800d886:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d888:	1dfb      	adds	r3, r7, #7
 800d88a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d88c:	2301      	movs	r3, #1
 800d88e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d890:	f107 0308 	add.w	r3, r7, #8
 800d894:	2100      	movs	r1, #0
 800d896:	4618      	mov	r0, r3
 800d898:	f000 fb20 	bl	800dedc <hci_send_req>
 800d89c:	4603      	mov	r3, r0
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	da01      	bge.n	800d8a6 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d8a2:	23ff      	movs	r3, #255	@ 0xff
 800d8a4:	e000      	b.n	800d8a8 <hci_reset+0x40>
  return status;
 800d8a6:	79fb      	ldrb	r3, [r7, #7]
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	3720      	adds	r7, #32
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}

0800d8b0 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800d8b0:	b590      	push	{r4, r7, lr}
 800d8b2:	b0cd      	sub	sp, #308	@ 0x134
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	4604      	mov	r4, r0
 800d8b8:	4608      	mov	r0, r1
 800d8ba:	4611      	mov	r1, r2
 800d8bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8c0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d8c4:	4622      	mov	r2, r4
 800d8c6:	701a      	strb	r2, [r3, #0]
 800d8c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8cc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	701a      	strb	r2, [r3, #0]
 800d8d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8d8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d8dc:	460a      	mov	r2, r1
 800d8de:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800d8e0:	f107 0310 	add.w	r3, r7, #16
 800d8e4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d8e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8ec:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800d8fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d8fe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d902:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d906:	7812      	ldrb	r2, [r2, #0]
 800d908:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d90a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d90e:	3301      	adds	r3, #1
 800d910:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800d914:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d918:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d91c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d920:	7812      	ldrb	r2, [r2, #0]
 800d922:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d924:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d928:	3301      	adds	r3, #1
 800d92a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800d92e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d932:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d936:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d93a:	7812      	ldrb	r2, [r2, #0]
 800d93c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d93e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d942:	3301      	adds	r3, #1
 800d944:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d948:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d94c:	2218      	movs	r2, #24
 800d94e:	2100      	movs	r1, #0
 800d950:	4618      	mov	r0, r3
 800d952:	f000 f83a 	bl	800d9ca <Osal_MemSet>
  rq.ogf = 0x08;
 800d956:	2308      	movs	r3, #8
 800d958:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800d95c:	2331      	movs	r3, #49	@ 0x31
 800d95e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d962:	f107 0310 	add.w	r3, r7, #16
 800d966:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d96a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d96e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d972:	f107 030f 	add.w	r3, r7, #15
 800d976:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d97a:	2301      	movs	r3, #1
 800d97c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d980:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d984:	2100      	movs	r1, #0
 800d986:	4618      	mov	r0, r3
 800d988:	f000 faa8 	bl	800dedc <hci_send_req>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	da01      	bge.n	800d996 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800d992:	23ff      	movs	r3, #255	@ 0xff
 800d994:	e004      	b.n	800d9a0 <hci_le_set_default_phy+0xf0>
  return status;
 800d996:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d99a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d99e:	781b      	ldrb	r3, [r3, #0]
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd90      	pop	{r4, r7, pc}

0800d9aa <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b084      	sub	sp, #16
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	60f8      	str	r0, [r7, #12]
 800d9b2:	60b9      	str	r1, [r7, #8]
 800d9b4:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800d9b6:	687a      	ldr	r2, [r7, #4]
 800d9b8:	68b9      	ldr	r1, [r7, #8]
 800d9ba:	68f8      	ldr	r0, [r7, #12]
 800d9bc:	f002 fcbb 	bl	8010336 <memcpy>
 800d9c0:	4603      	mov	r3, r0
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	3710      	adds	r7, #16
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd80      	pop	{r7, pc}

0800d9ca <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800d9ca:	b580      	push	{r7, lr}
 800d9cc:	b084      	sub	sp, #16
 800d9ce:	af00      	add	r7, sp, #0
 800d9d0:	60f8      	str	r0, [r7, #12]
 800d9d2:	60b9      	str	r1, [r7, #8]
 800d9d4:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	68b9      	ldr	r1, [r7, #8]
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f002 fc2f 	bl	801023e <memset>
 800d9e0:	4603      	mov	r3, r0
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3710      	adds	r7, #16
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}

0800d9ea <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800d9ea:	b480      	push	{r7}
 800d9ec:	af00      	add	r7, sp, #0
  return;
 800d9ee:	bf00      	nop
}
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	af00      	add	r7, sp, #0
  return;
 800d9fc:	bf00      	nop
}
 800d9fe:	46bd      	mov	sp, r7
 800da00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da04:	4770      	bx	lr

0800da06 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800da06:	b480      	push	{r7}
 800da08:	af00      	add	r7, sp, #0
  return;
 800da0a:	bf00      	nop
}
 800da0c:	46bd      	mov	sp, r7
 800da0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da12:	4770      	bx	lr

0800da14 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800da14:	b480      	push	{r7}
 800da16:	af00      	add	r7, sp, #0
  return;
 800da18:	bf00      	nop
}
 800da1a:	46bd      	mov	sp, r7
 800da1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da20:	4770      	bx	lr

0800da22 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800da22:	b480      	push	{r7}
 800da24:	af00      	add	r7, sp, #0
  return;
 800da26:	bf00      	nop
}
 800da28:	46bd      	mov	sp, r7
 800da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2e:	4770      	bx	lr

0800da30 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800da30:	b480      	push	{r7}
 800da32:	af00      	add	r7, sp, #0
  return;
 800da34:	bf00      	nop
}
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr

0800da3e <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800da3e:	b480      	push	{r7}
 800da40:	af00      	add	r7, sp, #0
  return;
 800da42:	bf00      	nop
}
 800da44:	46bd      	mov	sp, r7
 800da46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4a:	4770      	bx	lr

0800da4c <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800da4c:	b480      	push	{r7}
 800da4e:	af00      	add	r7, sp, #0
  return;
 800da50:	bf00      	nop
}
 800da52:	46bd      	mov	sp, r7
 800da54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da58:	4770      	bx	lr

0800da5a <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800da5a:	b480      	push	{r7}
 800da5c:	af00      	add	r7, sp, #0
  return;
 800da5e:	bf00      	nop
}
 800da60:	46bd      	mov	sp, r7
 800da62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da66:	4770      	bx	lr

0800da68 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800da68:	b480      	push	{r7}
 800da6a:	af00      	add	r7, sp, #0
  return;
 800da6c:	bf00      	nop
}
 800da6e:	46bd      	mov	sp, r7
 800da70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da74:	4770      	bx	lr

0800da76 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800da76:	b480      	push	{r7}
 800da78:	af00      	add	r7, sp, #0
  return;
 800da7a:	bf00      	nop
}
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr

0800da84 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800da84:	b480      	push	{r7}
 800da86:	af00      	add	r7, sp, #0
  return;
 800da88:	bf00      	nop
}
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr

0800da92 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800da92:	b480      	push	{r7}
 800da94:	af00      	add	r7, sp, #0
  return;
 800da96:	bf00      	nop
}
 800da98:	46bd      	mov	sp, r7
 800da9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9e:	4770      	bx	lr

0800daa0 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800daa0:	b480      	push	{r7}
 800daa2:	af00      	add	r7, sp, #0
  return;
 800daa4:	bf00      	nop
}
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr

0800daae <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800daae:	b480      	push	{r7}
 800dab0:	af00      	add	r7, sp, #0
  return;
 800dab2:	bf00      	nop
}
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr

0800dabc <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800dabc:	b480      	push	{r7}
 800dabe:	af00      	add	r7, sp, #0
  return;
 800dac0:	bf00      	nop
}
 800dac2:	46bd      	mov	sp, r7
 800dac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac8:	4770      	bx	lr

0800daca <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800daca:	b480      	push	{r7}
 800dacc:	af00      	add	r7, sp, #0
  return;
 800dace:	bf00      	nop
}
 800dad0:	46bd      	mov	sp, r7
 800dad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad6:	4770      	bx	lr

0800dad8 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800dadc:	4b04      	ldr	r3, [pc, #16]	@ (800daf0 <SVCCTL_Init+0x18>)
 800dade:	2200      	movs	r2, #0
 800dae0:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800dae2:	4b04      	ldr	r3, [pc, #16]	@ (800daf4 <SVCCTL_Init+0x1c>)
 800dae4:	2200      	movs	r2, #0
 800dae6:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800dae8:	f000 f806 	bl	800daf8 <SVCCTL_SvcInit>

  return;
 800daec:	bf00      	nop
}
 800daee:	bd80      	pop	{r7, pc}
 800daf0:	200000e0 	.word	0x200000e0
 800daf4:	20000100 	.word	0x20000100

0800daf8 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	af00      	add	r7, sp, #0
  BAS_Init();
 800dafc:	f7ff ff75 	bl	800d9ea <BAS_Init>

  BLS_Init();
 800db00:	f7ff ff7a 	bl	800d9f8 <BLS_Init>

  CRS_STM_Init();
 800db04:	f7ff ff7f 	bl	800da06 <CRS_STM_Init>

  DIS_Init();
 800db08:	f7ff ff84 	bl	800da14 <DIS_Init>

  EDS_STM_Init();
 800db0c:	f7ff ff89 	bl	800da22 <EDS_STM_Init>

  HIDS_Init();
 800db10:	f7ff ff8e 	bl	800da30 <HIDS_Init>

  HRS_Init();
 800db14:	f7ff ff93 	bl	800da3e <HRS_Init>

  HTS_Init();
 800db18:	f7ff ff98 	bl	800da4c <HTS_Init>

  IAS_Init();
 800db1c:	f7ff ff9d 	bl	800da5a <IAS_Init>

  LLS_Init();
 800db20:	f7ff ffa2 	bl	800da68 <LLS_Init>

  TPS_Init();
 800db24:	f7ff ffa7 	bl	800da76 <TPS_Init>

  MOTENV_STM_Init();
 800db28:	f7ff ffac 	bl	800da84 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800db2c:	f7ff ffb1 	bl	800da92 <P2PS_STM_Init>

  ZDD_STM_Init();
 800db30:	f7ff ffb6 	bl	800daa0 <ZDD_STM_Init>

  OTAS_STM_Init();
 800db34:	f7ff ffbb 	bl	800daae <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800db38:	f7ff ffc7 	bl	800daca <BVOPUS_STM_Init>

  MESH_Init();
 800db3c:	f7ff ffbe 	bl	800dabc <MESH_Init>

  SVCCTL_InitCustomSvc();
 800db40:	f001 fc80 	bl	800f444 <SVCCTL_InitCustomSvc>
  
  return;
 800db44:	bf00      	nop
}
 800db46:	bd80      	pop	{r7, pc}

0800db48 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800db48:	b480      	push	{r7}
 800db4a:	b083      	sub	sp, #12
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800db50:	4b09      	ldr	r3, [pc, #36]	@ (800db78 <SVCCTL_RegisterSvcHandler+0x30>)
 800db52:	7f1b      	ldrb	r3, [r3, #28]
 800db54:	4619      	mov	r1, r3
 800db56:	4a08      	ldr	r2, [pc, #32]	@ (800db78 <SVCCTL_RegisterSvcHandler+0x30>)
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800db5e:	4b06      	ldr	r3, [pc, #24]	@ (800db78 <SVCCTL_RegisterSvcHandler+0x30>)
 800db60:	7f1b      	ldrb	r3, [r3, #28]
 800db62:	3301      	adds	r3, #1
 800db64:	b2da      	uxtb	r2, r3
 800db66:	4b04      	ldr	r3, [pc, #16]	@ (800db78 <SVCCTL_RegisterSvcHandler+0x30>)
 800db68:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800db6a:	bf00      	nop
}
 800db6c:	370c      	adds	r7, #12
 800db6e:	46bd      	mov	sp, r7
 800db70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	200000e0 	.word	0x200000e0

0800db7c <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b086      	sub	sp, #24
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	3301      	adds	r3, #1
 800db88:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800db8a:	2300      	movs	r3, #0
 800db8c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	2bff      	cmp	r3, #255	@ 0xff
 800db94:	d125      	bne.n	800dbe2 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800db96:	693b      	ldr	r3, [r7, #16]
 800db98:	3302      	adds	r3, #2
 800db9a:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	881b      	ldrh	r3, [r3, #0]
 800dba0:	b29b      	uxth	r3, r3
 800dba2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800dba6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800dbaa:	d118      	bne.n	800dbde <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800dbac:	2300      	movs	r3, #0
 800dbae:	757b      	strb	r3, [r7, #21]
 800dbb0:	e00d      	b.n	800dbce <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800dbb2:	7d7b      	ldrb	r3, [r7, #21]
 800dbb4:	4a1a      	ldr	r2, [pc, #104]	@ (800dc20 <SVCCTL_UserEvtRx+0xa4>)
 800dbb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	4798      	blx	r3
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800dbc2:	7dfb      	ldrb	r3, [r7, #23]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d108      	bne.n	800dbda <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800dbc8:	7d7b      	ldrb	r3, [r7, #21]
 800dbca:	3301      	adds	r3, #1
 800dbcc:	757b      	strb	r3, [r7, #21]
 800dbce:	4b14      	ldr	r3, [pc, #80]	@ (800dc20 <SVCCTL_UserEvtRx+0xa4>)
 800dbd0:	7f1b      	ldrb	r3, [r3, #28]
 800dbd2:	7d7a      	ldrb	r2, [r7, #21]
 800dbd4:	429a      	cmp	r2, r3
 800dbd6:	d3ec      	bcc.n	800dbb2 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800dbd8:	e002      	b.n	800dbe0 <SVCCTL_UserEvtRx+0x64>
              break;
 800dbda:	bf00      	nop
          break;
 800dbdc:	e000      	b.n	800dbe0 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800dbde:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800dbe0:	e000      	b.n	800dbe4 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800dbe2:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800dbe4:	7dfb      	ldrb	r3, [r7, #23]
 800dbe6:	2b02      	cmp	r3, #2
 800dbe8:	d00f      	beq.n	800dc0a <SVCCTL_UserEvtRx+0x8e>
 800dbea:	2b02      	cmp	r3, #2
 800dbec:	dc10      	bgt.n	800dc10 <SVCCTL_UserEvtRx+0x94>
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d002      	beq.n	800dbf8 <SVCCTL_UserEvtRx+0x7c>
 800dbf2:	2b01      	cmp	r3, #1
 800dbf4:	d006      	beq.n	800dc04 <SVCCTL_UserEvtRx+0x88>
 800dbf6:	e00b      	b.n	800dc10 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 ff9b 	bl	800eb34 <SVCCTL_App_Notification>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	75bb      	strb	r3, [r7, #22]
      break;
 800dc02:	e008      	b.n	800dc16 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800dc04:	2301      	movs	r3, #1
 800dc06:	75bb      	strb	r3, [r7, #22]
      break;
 800dc08:	e005      	b.n	800dc16 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	75bb      	strb	r3, [r7, #22]
      break;
 800dc0e:	e002      	b.n	800dc16 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800dc10:	2301      	movs	r3, #1
 800dc12:	75bb      	strb	r3, [r7, #22]
      break;
 800dc14:	bf00      	nop
  }

  return (return_status);
 800dc16:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3718      	adds	r7, #24
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}
 800dc20:	200000e0 	.word	0x200000e0

0800dc24 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b088      	sub	sp, #32
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dc2c:	f107 030c 	add.w	r3, r7, #12
 800dc30:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800dc38:	69fb      	ldr	r3, [r7, #28]
 800dc3a:	212e      	movs	r1, #46	@ 0x2e
 800dc3c:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800dc40:	f000 fae8 	bl	800e214 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dc44:	69fb      	ldr	r3, [r7, #28]
 800dc46:	330b      	adds	r3, #11
 800dc48:	78db      	ldrb	r3, [r3, #3]
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3720      	adds	r7, #32
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}

0800dc52 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800dc52:	b580      	push	{r7, lr}
 800dc54:	b088      	sub	sp, #32
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dc5a:	f107 030c 	add.w	r3, r7, #12
 800dc5e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800dc66:	69fb      	ldr	r3, [r7, #28]
 800dc68:	210f      	movs	r1, #15
 800dc6a:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800dc6e:	f000 fad1 	bl	800e214 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dc72:	69fb      	ldr	r3, [r7, #28]
 800dc74:	330b      	adds	r3, #11
 800dc76:	78db      	ldrb	r3, [r3, #3]
}
 800dc78:	4618      	mov	r0, r3
 800dc7a:	3720      	adds	r7, #32
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	bd80      	pop	{r7, pc}

0800dc80 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b088      	sub	sp, #32
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800dc88:	f107 030c 	add.w	r3, r7, #12
 800dc8c:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800dc8e:	69fb      	ldr	r3, [r7, #28]
 800dc90:	687a      	ldr	r2, [r7, #4]
 800dc92:	2110      	movs	r1, #16
 800dc94:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800dc98:	f000 fabc 	bl	800e214 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800dc9c:	69fb      	ldr	r3, [r7, #28]
 800dc9e:	330b      	adds	r3, #11
 800dca0:	78db      	ldrb	r3, [r3, #3]
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3720      	adds	r7, #32
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}
	...

0800dcac <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800dcac:	b480      	push	{r7}
 800dcae:	b08b      	sub	sp, #44	@ 0x2c
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800dcc8:	2300      	movs	r3, #0
 800dcca:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800dccc:	2300      	movs	r3, #0
 800dcce:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800dcd4:	4b4a      	ldr	r3, [pc, #296]	@ (800de00 <SHCI_GetWirelessFwInfo+0x154>)
 800dcd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcd8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800dcdc:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800dcde:	693b      	ldr	r3, [r7, #16]
 800dce0:	009b      	lsls	r3, r3, #2
 800dce2:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800dce6:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	4a44      	ldr	r2, [pc, #272]	@ (800de04 <SHCI_GetWirelessFwInfo+0x158>)
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d10f      	bne.n	800dd18 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	695b      	ldr	r3, [r3, #20]
 800dcfc:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	699b      	ldr	r3, [r3, #24]
 800dd02:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	69db      	ldr	r3, [r3, #28]
 800dd08:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	68db      	ldr	r3, [r3, #12]
 800dd0e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	691b      	ldr	r3, [r3, #16]
 800dd14:	617b      	str	r3, [r7, #20]
 800dd16:	e01a      	b.n	800dd4e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800dd18:	693b      	ldr	r3, [r7, #16]
 800dd1a:	009b      	lsls	r3, r3, #2
 800dd1c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800dd20:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800dd24:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	691b      	ldr	r3, [r3, #16]
 800dd2c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	695b      	ldr	r3, [r3, #20]
 800dd34:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	699b      	ldr	r3, [r3, #24]
 800dd3c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	685b      	ldr	r3, [r3, #4]
 800dd44:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	689b      	ldr	r3, [r3, #8]
 800dd4c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800dd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd50:	0e1b      	lsrs	r3, r3, #24
 800dd52:	b2da      	uxtb	r2, r3
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800dd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5a:	0c1b      	lsrs	r3, r3, #16
 800dd5c:	b2da      	uxtb	r2, r3
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800dd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd64:	0a1b      	lsrs	r3, r3, #8
 800dd66:	b2da      	uxtb	r2, r3
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800dd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6e:	091b      	lsrs	r3, r3, #4
 800dd70:	b2db      	uxtb	r3, r3
 800dd72:	f003 030f 	and.w	r3, r3, #15
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800dd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	f003 030f 	and.w	r3, r3, #15
 800dd84:	b2da      	uxtb	r2, r3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800dd8a:	6a3b      	ldr	r3, [r7, #32]
 800dd8c:	0e1b      	lsrs	r3, r3, #24
 800dd8e:	b2da      	uxtb	r2, r3
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800dd94:	6a3b      	ldr	r3, [r7, #32]
 800dd96:	0c1b      	lsrs	r3, r3, #16
 800dd98:	b2da      	uxtb	r2, r3
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800dd9e:	6a3b      	ldr	r3, [r7, #32]
 800dda0:	0a1b      	lsrs	r3, r3, #8
 800dda2:	b2da      	uxtb	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800dda8:	6a3b      	ldr	r3, [r7, #32]
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ddb0:	69fb      	ldr	r3, [r7, #28]
 800ddb2:	b2da      	uxtb	r2, r3
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ddb8:	69bb      	ldr	r3, [r7, #24]
 800ddba:	0e1b      	lsrs	r3, r3, #24
 800ddbc:	b2da      	uxtb	r2, r3
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ddc2:	69bb      	ldr	r3, [r7, #24]
 800ddc4:	0c1b      	lsrs	r3, r3, #16
 800ddc6:	b2da      	uxtb	r2, r3
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ddcc:	69bb      	ldr	r3, [r7, #24]
 800ddce:	0a1b      	lsrs	r3, r3, #8
 800ddd0:	b2da      	uxtb	r2, r3
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	0e1b      	lsrs	r3, r3, #24
 800ddda:	b2da      	uxtb	r2, r3
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800dde0:	697b      	ldr	r3, [r7, #20]
 800dde2:	0c1b      	lsrs	r3, r3, #16
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	b2da      	uxtb	r2, r3
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	372c      	adds	r7, #44	@ 0x2c
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfe:	4770      	bx	lr
 800de00:	58004000 	.word	0x58004000
 800de04:	a94656b9 	.word	0xa94656b9

0800de08 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b082      	sub	sp, #8
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	4a08      	ldr	r2, [pc, #32]	@ (800de38 <hci_init+0x30>)
 800de18:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800de1a:	4a08      	ldr	r2, [pc, #32]	@ (800de3c <hci_init+0x34>)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800de20:	4806      	ldr	r0, [pc, #24]	@ (800de3c <hci_init+0x34>)
 800de22:	f000 f979 	bl	800e118 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f000 f8da 	bl	800dfe4 <TlInit>

  return;
 800de30:	bf00      	nop
}
 800de32:	3708      	adds	r7, #8
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	20001d08 	.word	0x20001d08
 800de3c:	20001ce0 	.word	0x20001ce0

0800de40 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800de46:	4822      	ldr	r0, [pc, #136]	@ (800ded0 <hci_user_evt_proc+0x90>)
 800de48:	f000 fd32 	bl	800e8b0 <LST_is_empty>
 800de4c:	4603      	mov	r3, r0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d12b      	bne.n	800deaa <hci_user_evt_proc+0x6a>
 800de52:	4b20      	ldr	r3, [pc, #128]	@ (800ded4 <hci_user_evt_proc+0x94>)
 800de54:	781b      	ldrb	r3, [r3, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d027      	beq.n	800deaa <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800de5a:	f107 030c 	add.w	r3, r7, #12
 800de5e:	4619      	mov	r1, r3
 800de60:	481b      	ldr	r0, [pc, #108]	@ (800ded0 <hci_user_evt_proc+0x90>)
 800de62:	f000 fdb4 	bl	800e9ce <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800de66:	4b1c      	ldr	r3, [pc, #112]	@ (800ded8 <hci_user_evt_proc+0x98>)
 800de68:	69db      	ldr	r3, [r3, #28]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d00c      	beq.n	800de88 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800de72:	2301      	movs	r3, #1
 800de74:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800de76:	4b18      	ldr	r3, [pc, #96]	@ (800ded8 <hci_user_evt_proc+0x98>)
 800de78:	69db      	ldr	r3, [r3, #28]
 800de7a:	1d3a      	adds	r2, r7, #4
 800de7c:	4610      	mov	r0, r2
 800de7e:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800de80:	793a      	ldrb	r2, [r7, #4]
 800de82:	4b14      	ldr	r3, [pc, #80]	@ (800ded4 <hci_user_evt_proc+0x94>)
 800de84:	701a      	strb	r2, [r3, #0]
 800de86:	e002      	b.n	800de8e <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800de88:	4b12      	ldr	r3, [pc, #72]	@ (800ded4 <hci_user_evt_proc+0x94>)
 800de8a:	2201      	movs	r2, #1
 800de8c:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800de8e:	4b11      	ldr	r3, [pc, #68]	@ (800ded4 <hci_user_evt_proc+0x94>)
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d004      	beq.n	800dea0 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	4618      	mov	r0, r3
 800de9a:	f000 fc0d 	bl	800e6b8 <TL_MM_EvtDone>
 800de9e:	e004      	b.n	800deaa <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	4619      	mov	r1, r3
 800dea4:	480a      	ldr	r0, [pc, #40]	@ (800ded0 <hci_user_evt_proc+0x90>)
 800dea6:	f000 fd25 	bl	800e8f4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800deaa:	4809      	ldr	r0, [pc, #36]	@ (800ded0 <hci_user_evt_proc+0x90>)
 800deac:	f000 fd00 	bl	800e8b0 <LST_is_empty>
 800deb0:	4603      	mov	r3, r0
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d107      	bne.n	800dec6 <hci_user_evt_proc+0x86>
 800deb6:	4b07      	ldr	r3, [pc, #28]	@ (800ded4 <hci_user_evt_proc+0x94>)
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d003      	beq.n	800dec6 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800debe:	4804      	ldr	r0, [pc, #16]	@ (800ded0 <hci_user_evt_proc+0x90>)
 800dec0:	f001 f85e 	bl	800ef80 <hci_notify_asynch_evt>
  }


  return;
 800dec4:	bf00      	nop
 800dec6:	bf00      	nop
}
 800dec8:	3710      	adds	r7, #16
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}
 800dece:	bf00      	nop
 800ded0:	20000108 	.word	0x20000108
 800ded4:	20000114 	.word	0x20000114
 800ded8:	20001ce0 	.word	0x20001ce0

0800dedc <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b088      	sub	sp, #32
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	460b      	mov	r3, r1
 800dee6:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800dee8:	2000      	movs	r0, #0
 800deea:	f000 f8d1 	bl	800e090 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800deee:	2300      	movs	r3, #0
 800def0:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	885b      	ldrh	r3, [r3, #2]
 800def6:	b21b      	sxth	r3, r3
 800def8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800defc:	b21a      	sxth	r2, r3
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	881b      	ldrh	r3, [r3, #0]
 800df02:	029b      	lsls	r3, r3, #10
 800df04:	b21b      	sxth	r3, r3
 800df06:	4313      	orrs	r3, r2
 800df08:	b21b      	sxth	r3, r3
 800df0a:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800df0c:	4b33      	ldr	r3, [pc, #204]	@ (800dfdc <hci_send_req+0x100>)
 800df0e:	2201      	movs	r2, #1
 800df10:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	68db      	ldr	r3, [r3, #12]
 800df16:	b2d9      	uxtb	r1, r3
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	689a      	ldr	r2, [r3, #8]
 800df1c:	8bbb      	ldrh	r3, [r7, #28]
 800df1e:	4618      	mov	r0, r3
 800df20:	f000 f890 	bl	800e044 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800df24:	e04e      	b.n	800dfc4 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800df26:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800df2a:	f001 f840 	bl	800efae <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800df2e:	e043      	b.n	800dfb8 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800df30:	f107 030c 	add.w	r3, r7, #12
 800df34:	4619      	mov	r1, r3
 800df36:	482a      	ldr	r0, [pc, #168]	@ (800dfe0 <hci_send_req+0x104>)
 800df38:	f000 fd49 	bl	800e9ce <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	7a5b      	ldrb	r3, [r3, #9]
 800df40:	2b0f      	cmp	r3, #15
 800df42:	d114      	bne.n	800df6e <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	330b      	adds	r3, #11
 800df48:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800df4a:	693b      	ldr	r3, [r7, #16]
 800df4c:	885b      	ldrh	r3, [r3, #2]
 800df4e:	b29b      	uxth	r3, r3
 800df50:	8bba      	ldrh	r2, [r7, #28]
 800df52:	429a      	cmp	r2, r3
 800df54:	d104      	bne.n	800df60 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	691b      	ldr	r3, [r3, #16]
 800df5a:	693a      	ldr	r2, [r7, #16]
 800df5c:	7812      	ldrb	r2, [r2, #0]
 800df5e:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800df60:	693b      	ldr	r3, [r7, #16]
 800df62:	785b      	ldrb	r3, [r3, #1]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d027      	beq.n	800dfb8 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800df68:	2301      	movs	r3, #1
 800df6a:	77fb      	strb	r3, [r7, #31]
 800df6c:	e024      	b.n	800dfb8 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	330b      	adds	r3, #11
 800df72:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800df7a:	b29b      	uxth	r3, r3
 800df7c:	8bba      	ldrh	r2, [r7, #28]
 800df7e:	429a      	cmp	r2, r3
 800df80:	d114      	bne.n	800dfac <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	7a9b      	ldrb	r3, [r3, #10]
 800df86:	3b03      	subs	r3, #3
 800df88:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	695a      	ldr	r2, [r3, #20]
 800df8e:	7dfb      	ldrb	r3, [r7, #23]
 800df90:	429a      	cmp	r2, r3
 800df92:	bfa8      	it	ge
 800df94:	461a      	movge	r2, r3
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6918      	ldr	r0, [r3, #16]
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	1cd9      	adds	r1, r3, #3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	695b      	ldr	r3, [r3, #20]
 800dfa6:	461a      	mov	r2, r3
 800dfa8:	f002 f9c5 	bl	8010336 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800dfac:	69bb      	ldr	r3, [r7, #24]
 800dfae:	781b      	ldrb	r3, [r3, #0]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d001      	beq.n	800dfb8 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800dfb8:	4809      	ldr	r0, [pc, #36]	@ (800dfe0 <hci_send_req+0x104>)
 800dfba:	f000 fc79 	bl	800e8b0 <LST_is_empty>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d0b5      	beq.n	800df30 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800dfc4:	7ffb      	ldrb	r3, [r7, #31]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d0ad      	beq.n	800df26 <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800dfca:	2001      	movs	r0, #1
 800dfcc:	f000 f860 	bl	800e090 <NotifyCmdStatus>

  return 0;
 800dfd0:	2300      	movs	r3, #0
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3720      	adds	r7, #32
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}
 800dfda:	bf00      	nop
 800dfdc:	20001d0c 	.word	0x20001d0c
 800dfe0:	20001d00 	.word	0x20001d00

0800dfe4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b086      	sub	sp, #24
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800dfec:	480f      	ldr	r0, [pc, #60]	@ (800e02c <TlInit+0x48>)
 800dfee:	f000 fc4f 	bl	800e890 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800dff2:	4a0f      	ldr	r2, [pc, #60]	@ (800e030 <TlInit+0x4c>)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800dff8:	480e      	ldr	r0, [pc, #56]	@ (800e034 <TlInit+0x50>)
 800dffa:	f000 fc49 	bl	800e890 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800dffe:	4b0e      	ldr	r3, [pc, #56]	@ (800e038 <TlInit+0x54>)
 800e000:	2201      	movs	r2, #1
 800e002:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800e004:	4b0d      	ldr	r3, [pc, #52]	@ (800e03c <TlInit+0x58>)
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d00a      	beq.n	800e022 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800e010:	4b0b      	ldr	r3, [pc, #44]	@ (800e040 <TlInit+0x5c>)
 800e012:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800e014:	4b09      	ldr	r3, [pc, #36]	@ (800e03c <TlInit+0x58>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f107 0208 	add.w	r2, r7, #8
 800e01c:	4610      	mov	r0, r2
 800e01e:	4798      	blx	r3
  }

  return;
 800e020:	bf00      	nop
 800e022:	bf00      	nop
}
 800e024:	3718      	adds	r7, #24
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	bf00      	nop
 800e02c:	20001d00 	.word	0x20001d00
 800e030:	20000110 	.word	0x20000110
 800e034:	20000108 	.word	0x20000108
 800e038:	20000114 	.word	0x20000114
 800e03c:	20001ce0 	.word	0x20001ce0
 800e040:	0800e0d1 	.word	0x0800e0d1

0800e044 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b082      	sub	sp, #8
 800e048:	af00      	add	r7, sp, #0
 800e04a:	4603      	mov	r3, r0
 800e04c:	603a      	str	r2, [r7, #0]
 800e04e:	80fb      	strh	r3, [r7, #6]
 800e050:	460b      	mov	r3, r1
 800e052:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800e054:	4b0c      	ldr	r3, [pc, #48]	@ (800e088 <SendCmd+0x44>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	88fa      	ldrh	r2, [r7, #6]
 800e05a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800e05e:	4b0a      	ldr	r3, [pc, #40]	@ (800e088 <SendCmd+0x44>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	797a      	ldrb	r2, [r7, #5]
 800e064:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800e066:	4b08      	ldr	r3, [pc, #32]	@ (800e088 <SendCmd+0x44>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	330c      	adds	r3, #12
 800e06c:	797a      	ldrb	r2, [r7, #5]
 800e06e:	6839      	ldr	r1, [r7, #0]
 800e070:	4618      	mov	r0, r3
 800e072:	f002 f960 	bl	8010336 <memcpy>

  hciContext.io.Send(0,0);
 800e076:	4b05      	ldr	r3, [pc, #20]	@ (800e08c <SendCmd+0x48>)
 800e078:	691b      	ldr	r3, [r3, #16]
 800e07a:	2100      	movs	r1, #0
 800e07c:	2000      	movs	r0, #0
 800e07e:	4798      	blx	r3

  return;
 800e080:	bf00      	nop
}
 800e082:	3708      	adds	r7, #8
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}
 800e088:	20000110 	.word	0x20000110
 800e08c:	20001ce0 	.word	0x20001ce0

0800e090 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	4603      	mov	r3, r0
 800e098:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800e09a:	79fb      	ldrb	r3, [r7, #7]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d108      	bne.n	800e0b2 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800e0a0:	4b0a      	ldr	r3, [pc, #40]	@ (800e0cc <NotifyCmdStatus+0x3c>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00d      	beq.n	800e0c4 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800e0a8:	4b08      	ldr	r3, [pc, #32]	@ (800e0cc <NotifyCmdStatus+0x3c>)
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	2000      	movs	r0, #0
 800e0ae:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800e0b0:	e008      	b.n	800e0c4 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800e0b2:	4b06      	ldr	r3, [pc, #24]	@ (800e0cc <NotifyCmdStatus+0x3c>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d004      	beq.n	800e0c4 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800e0ba:	4b04      	ldr	r3, [pc, #16]	@ (800e0cc <NotifyCmdStatus+0x3c>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2001      	movs	r0, #1
 800e0c0:	4798      	blx	r3
  return;
 800e0c2:	bf00      	nop
 800e0c4:	bf00      	nop
}
 800e0c6:	3708      	adds	r7, #8
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}
 800e0cc:	20001d08 	.word	0x20001d08

0800e0d0 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b082      	sub	sp, #8
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7a5b      	ldrb	r3, [r3, #9]
 800e0dc:	2b0f      	cmp	r3, #15
 800e0de:	d003      	beq.n	800e0e8 <TlEvtReceived+0x18>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	7a5b      	ldrb	r3, [r3, #9]
 800e0e4:	2b0e      	cmp	r3, #14
 800e0e6:	d107      	bne.n	800e0f8 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800e0e8:	6879      	ldr	r1, [r7, #4]
 800e0ea:	4809      	ldr	r0, [pc, #36]	@ (800e110 <TlEvtReceived+0x40>)
 800e0ec:	f000 fc28 	bl	800e940 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800e0f0:	2000      	movs	r0, #0
 800e0f2:	f000 ff51 	bl	800ef98 <hci_cmd_resp_release>
 800e0f6:	e006      	b.n	800e106 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800e0f8:	6879      	ldr	r1, [r7, #4]
 800e0fa:	4806      	ldr	r0, [pc, #24]	@ (800e114 <TlEvtReceived+0x44>)
 800e0fc:	f000 fc20 	bl	800e940 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e100:	4804      	ldr	r0, [pc, #16]	@ (800e114 <TlEvtReceived+0x44>)
 800e102:	f000 ff3d 	bl	800ef80 <hci_notify_asynch_evt>
  }

  return;
 800e106:	bf00      	nop
}
 800e108:	3708      	adds	r7, #8
 800e10a:	46bd      	mov	sp, r7
 800e10c:	bd80      	pop	{r7, pc}
 800e10e:	bf00      	nop
 800e110:	20001d00 	.word	0x20001d00
 800e114:	20000108 	.word	0x20000108

0800e118 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800e118:	b480      	push	{r7}
 800e11a:	b083      	sub	sp, #12
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a05      	ldr	r2, [pc, #20]	@ (800e138 <hci_register_io_bus+0x20>)
 800e124:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	4a04      	ldr	r2, [pc, #16]	@ (800e13c <hci_register_io_bus+0x24>)
 800e12a:	611a      	str	r2, [r3, #16]

  return;
 800e12c:	bf00      	nop
}
 800e12e:	370c      	adds	r7, #12
 800e130:	46bd      	mov	sp, r7
 800e132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e136:	4770      	bx	lr
 800e138:	0800e431 	.word	0x0800e431
 800e13c:	0800e499 	.word	0x0800e499

0800e140 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b082      	sub	sp, #8
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	4a08      	ldr	r2, [pc, #32]	@ (800e170 <shci_init+0x30>)
 800e150:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800e152:	4a08      	ldr	r2, [pc, #32]	@ (800e174 <shci_init+0x34>)
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800e158:	4806      	ldr	r0, [pc, #24]	@ (800e174 <shci_init+0x34>)
 800e15a:	f000 f915 	bl	800e388 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4618      	mov	r0, r3
 800e164:	f000 f898 	bl	800e298 <TlInit>

  return;
 800e168:	bf00      	nop
}
 800e16a:	3708      	adds	r7, #8
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	20001d30 	.word	0x20001d30
 800e174:	20001d10 	.word	0x20001d10

0800e178 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b084      	sub	sp, #16
 800e17c:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800e17e:	4822      	ldr	r0, [pc, #136]	@ (800e208 <shci_user_evt_proc+0x90>)
 800e180:	f000 fb96 	bl	800e8b0 <LST_is_empty>
 800e184:	4603      	mov	r3, r0
 800e186:	2b00      	cmp	r3, #0
 800e188:	d12b      	bne.n	800e1e2 <shci_user_evt_proc+0x6a>
 800e18a:	4b20      	ldr	r3, [pc, #128]	@ (800e20c <shci_user_evt_proc+0x94>)
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d027      	beq.n	800e1e2 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800e192:	f107 030c 	add.w	r3, r7, #12
 800e196:	4619      	mov	r1, r3
 800e198:	481b      	ldr	r0, [pc, #108]	@ (800e208 <shci_user_evt_proc+0x90>)
 800e19a:	f000 fc18 	bl	800e9ce <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800e19e:	4b1c      	ldr	r3, [pc, #112]	@ (800e210 <shci_user_evt_proc+0x98>)
 800e1a0:	69db      	ldr	r3, [r3, #28]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d00c      	beq.n	800e1c0 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800e1ae:	4b18      	ldr	r3, [pc, #96]	@ (800e210 <shci_user_evt_proc+0x98>)
 800e1b0:	69db      	ldr	r3, [r3, #28]
 800e1b2:	1d3a      	adds	r2, r7, #4
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800e1b8:	793a      	ldrb	r2, [r7, #4]
 800e1ba:	4b14      	ldr	r3, [pc, #80]	@ (800e20c <shci_user_evt_proc+0x94>)
 800e1bc:	701a      	strb	r2, [r3, #0]
 800e1be:	e002      	b.n	800e1c6 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800e1c0:	4b12      	ldr	r3, [pc, #72]	@ (800e20c <shci_user_evt_proc+0x94>)
 800e1c2:	2201      	movs	r2, #1
 800e1c4:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800e1c6:	4b11      	ldr	r3, [pc, #68]	@ (800e20c <shci_user_evt_proc+0x94>)
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d004      	beq.n	800e1d8 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f000 fa71 	bl	800e6b8 <TL_MM_EvtDone>
 800e1d6:	e004      	b.n	800e1e2 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	4619      	mov	r1, r3
 800e1dc:	480a      	ldr	r0, [pc, #40]	@ (800e208 <shci_user_evt_proc+0x90>)
 800e1de:	f000 fb89 	bl	800e8f4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800e1e2:	4809      	ldr	r0, [pc, #36]	@ (800e208 <shci_user_evt_proc+0x90>)
 800e1e4:	f000 fb64 	bl	800e8b0 <LST_is_empty>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d107      	bne.n	800e1fe <shci_user_evt_proc+0x86>
 800e1ee:	4b07      	ldr	r3, [pc, #28]	@ (800e20c <shci_user_evt_proc+0x94>)
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d003      	beq.n	800e1fe <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800e1f6:	4804      	ldr	r0, [pc, #16]	@ (800e208 <shci_user_evt_proc+0x90>)
 800e1f8:	f7f2 ff26 	bl	8001048 <shci_notify_asynch_evt>
  }


  return;
 800e1fc:	bf00      	nop
 800e1fe:	bf00      	nop
}
 800e200:	3710      	adds	r7, #16
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}
 800e206:	bf00      	nop
 800e208:	20000118 	.word	0x20000118
 800e20c:	20000128 	.word	0x20000128
 800e210:	20001d10 	.word	0x20001d10

0800e214 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	60ba      	str	r2, [r7, #8]
 800e21c:	607b      	str	r3, [r7, #4]
 800e21e:	4603      	mov	r3, r0
 800e220:	81fb      	strh	r3, [r7, #14]
 800e222:	460b      	mov	r3, r1
 800e224:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800e226:	2000      	movs	r0, #0
 800e228:	f000 f868 	bl	800e2fc <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800e22c:	4b17      	ldr	r3, [pc, #92]	@ (800e28c <shci_send+0x78>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	89fa      	ldrh	r2, [r7, #14]
 800e232:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800e236:	4b15      	ldr	r3, [pc, #84]	@ (800e28c <shci_send+0x78>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	7b7a      	ldrb	r2, [r7, #13]
 800e23c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800e23e:	4b13      	ldr	r3, [pc, #76]	@ (800e28c <shci_send+0x78>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	330c      	adds	r3, #12
 800e244:	7b7a      	ldrb	r2, [r7, #13]
 800e246:	68b9      	ldr	r1, [r7, #8]
 800e248:	4618      	mov	r0, r3
 800e24a:	f002 f874 	bl	8010336 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800e24e:	4b10      	ldr	r3, [pc, #64]	@ (800e290 <shci_send+0x7c>)
 800e250:	2201      	movs	r2, #1
 800e252:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800e254:	4b0f      	ldr	r3, [pc, #60]	@ (800e294 <shci_send+0x80>)
 800e256:	691b      	ldr	r3, [r3, #16]
 800e258:	2100      	movs	r1, #0
 800e25a:	2000      	movs	r0, #0
 800e25c:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800e25e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800e262:	f7f2 ff08 	bl	8001076 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f103 0008 	add.w	r0, r3, #8
 800e26c:	4b07      	ldr	r3, [pc, #28]	@ (800e28c <shci_send+0x78>)
 800e26e:	6819      	ldr	r1, [r3, #0]
 800e270:	4b06      	ldr	r3, [pc, #24]	@ (800e28c <shci_send+0x78>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	789b      	ldrb	r3, [r3, #2]
 800e276:	3303      	adds	r3, #3
 800e278:	461a      	mov	r2, r3
 800e27a:	f002 f85c 	bl	8010336 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e27e:	2001      	movs	r0, #1
 800e280:	f000 f83c 	bl	800e2fc <Cmd_SetStatus>

  return;
 800e284:	bf00      	nop
}
 800e286:	3710      	adds	r7, #16
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}
 800e28c:	20000124 	.word	0x20000124
 800e290:	20001d34 	.word	0x20001d34
 800e294:	20001d10 	.word	0x20001d10

0800e298 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b086      	sub	sp, #24
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800e2a0:	4a10      	ldr	r2, [pc, #64]	@ (800e2e4 <TlInit+0x4c>)
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800e2a6:	4810      	ldr	r0, [pc, #64]	@ (800e2e8 <TlInit+0x50>)
 800e2a8:	f000 faf2 	bl	800e890 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e2ac:	2001      	movs	r0, #1
 800e2ae:	f000 f825 	bl	800e2fc <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800e2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800e2ec <TlInit+0x54>)
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800e2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800e2f0 <TlInit+0x58>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d00c      	beq.n	800e2da <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800e2c4:	4b0b      	ldr	r3, [pc, #44]	@ (800e2f4 <TlInit+0x5c>)
 800e2c6:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800e2c8:	4b0b      	ldr	r3, [pc, #44]	@ (800e2f8 <TlInit+0x60>)
 800e2ca:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800e2cc:	4b08      	ldr	r3, [pc, #32]	@ (800e2f0 <TlInit+0x58>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	f107 020c 	add.w	r2, r7, #12
 800e2d4:	4610      	mov	r0, r2
 800e2d6:	4798      	blx	r3
  }

  return;
 800e2d8:	bf00      	nop
 800e2da:	bf00      	nop
}
 800e2dc:	3718      	adds	r7, #24
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}
 800e2e2:	bf00      	nop
 800e2e4:	20000124 	.word	0x20000124
 800e2e8:	20000118 	.word	0x20000118
 800e2ec:	20000128 	.word	0x20000128
 800e2f0:	20001d10 	.word	0x20001d10
 800e2f4:	0800e34d 	.word	0x0800e34d
 800e2f8:	0800e365 	.word	0x0800e365

0800e2fc <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b082      	sub	sp, #8
 800e300:	af00      	add	r7, sp, #0
 800e302:	4603      	mov	r3, r0
 800e304:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800e306:	79fb      	ldrb	r3, [r7, #7]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d10b      	bne.n	800e324 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800e30c:	4b0d      	ldr	r3, [pc, #52]	@ (800e344 <Cmd_SetStatus+0x48>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d003      	beq.n	800e31c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800e314:	4b0b      	ldr	r3, [pc, #44]	@ (800e344 <Cmd_SetStatus+0x48>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	2000      	movs	r0, #0
 800e31a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800e31c:	4b0a      	ldr	r3, [pc, #40]	@ (800e348 <Cmd_SetStatus+0x4c>)
 800e31e:	2200      	movs	r2, #0
 800e320:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800e322:	e00b      	b.n	800e33c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800e324:	4b08      	ldr	r3, [pc, #32]	@ (800e348 <Cmd_SetStatus+0x4c>)
 800e326:	2201      	movs	r2, #1
 800e328:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800e32a:	4b06      	ldr	r3, [pc, #24]	@ (800e344 <Cmd_SetStatus+0x48>)
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d004      	beq.n	800e33c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800e332:	4b04      	ldr	r3, [pc, #16]	@ (800e344 <Cmd_SetStatus+0x48>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	2001      	movs	r0, #1
 800e338:	4798      	blx	r3
  return;
 800e33a:	bf00      	nop
 800e33c:	bf00      	nop
}
 800e33e:	3708      	adds	r7, #8
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}
 800e344:	20001d30 	.word	0x20001d30
 800e348:	20000120 	.word	0x20000120

0800e34c <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800e354:	2000      	movs	r0, #0
 800e356:	f7f2 fe83 	bl	8001060 <shci_cmd_resp_release>

  return;
 800e35a:	bf00      	nop
}
 800e35c:	3708      	adds	r7, #8
 800e35e:	46bd      	mov	sp, r7
 800e360:	bd80      	pop	{r7, pc}
	...

0800e364 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800e36c:	6879      	ldr	r1, [r7, #4]
 800e36e:	4805      	ldr	r0, [pc, #20]	@ (800e384 <TlUserEvtReceived+0x20>)
 800e370:	f000 fae6 	bl	800e940 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e374:	4803      	ldr	r0, [pc, #12]	@ (800e384 <TlUserEvtReceived+0x20>)
 800e376:	f7f2 fe67 	bl	8001048 <shci_notify_asynch_evt>

  return;
 800e37a:	bf00      	nop
}
 800e37c:	3708      	adds	r7, #8
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	20000118 	.word	0x20000118

0800e388 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800e388:	b480      	push	{r7}
 800e38a:	b083      	sub	sp, #12
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	4a05      	ldr	r2, [pc, #20]	@ (800e3a8 <shci_register_io_bus+0x20>)
 800e394:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	4a04      	ldr	r2, [pc, #16]	@ (800e3ac <shci_register_io_bus+0x24>)
 800e39a:	611a      	str	r2, [r3, #16]

  return;
 800e39c:	bf00      	nop
}
 800e39e:	370c      	adds	r7, #12
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a6:	4770      	bx	lr
 800e3a8:	0800e545 	.word	0x0800e545
 800e3ac:	0800e599 	.word	0x0800e599

0800e3b0 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800e3b4:	f001 fab2 	bl	800f91c <HW_IPCC_Enable>

  return;
 800e3b8:	bf00      	nop
}
 800e3ba:	bd80      	pop	{r7, pc}

0800e3bc <TL_Init>:


void TL_Init( void )
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800e3c0:	4b10      	ldr	r3, [pc, #64]	@ (800e404 <TL_Init+0x48>)
 800e3c2:	4a11      	ldr	r2, [pc, #68]	@ (800e408 <TL_Init+0x4c>)
 800e3c4:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800e3c6:	4b0f      	ldr	r3, [pc, #60]	@ (800e404 <TL_Init+0x48>)
 800e3c8:	4a10      	ldr	r2, [pc, #64]	@ (800e40c <TL_Init+0x50>)
 800e3ca:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800e3cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e404 <TL_Init+0x48>)
 800e3ce:	4a10      	ldr	r2, [pc, #64]	@ (800e410 <TL_Init+0x54>)
 800e3d0:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800e3d2:	4b0c      	ldr	r3, [pc, #48]	@ (800e404 <TL_Init+0x48>)
 800e3d4:	4a0f      	ldr	r2, [pc, #60]	@ (800e414 <TL_Init+0x58>)
 800e3d6:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800e3d8:	4b0a      	ldr	r3, [pc, #40]	@ (800e404 <TL_Init+0x48>)
 800e3da:	4a0f      	ldr	r2, [pc, #60]	@ (800e418 <TL_Init+0x5c>)
 800e3dc:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800e3de:	4b09      	ldr	r3, [pc, #36]	@ (800e404 <TL_Init+0x48>)
 800e3e0:	4a0e      	ldr	r2, [pc, #56]	@ (800e41c <TL_Init+0x60>)
 800e3e2:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800e3e4:	4b07      	ldr	r3, [pc, #28]	@ (800e404 <TL_Init+0x48>)
 800e3e6:	4a0e      	ldr	r2, [pc, #56]	@ (800e420 <TL_Init+0x64>)
 800e3e8:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800e3ea:	4b06      	ldr	r3, [pc, #24]	@ (800e404 <TL_Init+0x48>)
 800e3ec:	4a0d      	ldr	r2, [pc, #52]	@ (800e424 <TL_Init+0x68>)
 800e3ee:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800e3f0:	4b04      	ldr	r3, [pc, #16]	@ (800e404 <TL_Init+0x48>)
 800e3f2:	4a0d      	ldr	r2, [pc, #52]	@ (800e428 <TL_Init+0x6c>)
 800e3f4:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800e3f6:	4b03      	ldr	r3, [pc, #12]	@ (800e404 <TL_Init+0x48>)
 800e3f8:	4a0c      	ldr	r2, [pc, #48]	@ (800e42c <TL_Init+0x70>)
 800e3fa:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800e3fc:	f001 faa2 	bl	800f944 <HW_IPCC_Init>

  return;
 800e400:	bf00      	nop
}
 800e402:	bd80      	pop	{r7, pc}
 800e404:	20030000 	.word	0x20030000
 800e408:	20030028 	.word	0x20030028
 800e40c:	20030048 	.word	0x20030048
 800e410:	20030058 	.word	0x20030058
 800e414:	20030068 	.word	0x20030068
 800e418:	20030070 	.word	0x20030070
 800e41c:	20030078 	.word	0x20030078
 800e420:	20030080 	.word	0x20030080
 800e424:	2003009c 	.word	0x2003009c
 800e428:	200300a0 	.word	0x200300a0
 800e42c:	200300ac 	.word	0x200300ac

0800e430 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800e43c:	4811      	ldr	r0, [pc, #68]	@ (800e484 <TL_BLE_Init+0x54>)
 800e43e:	f000 fa27 	bl	800e890 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800e442:	4b11      	ldr	r3, [pc, #68]	@ (800e488 <TL_BLE_Init+0x58>)
 800e444:	685b      	ldr	r3, [r3, #4]
 800e446:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	689a      	ldr	r2, [r3, #8]
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	68da      	ldr	r2, [r3, #12]
 800e454:	68bb      	ldr	r3, [r7, #8]
 800e456:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	4a0c      	ldr	r2, [pc, #48]	@ (800e48c <TL_BLE_Init+0x5c>)
 800e45c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	4a08      	ldr	r2, [pc, #32]	@ (800e484 <TL_BLE_Init+0x54>)
 800e462:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800e464:	f001 fa84 	bl	800f970 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	4a08      	ldr	r2, [pc, #32]	@ (800e490 <TL_BLE_Init+0x60>)
 800e46e:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	685b      	ldr	r3, [r3, #4]
 800e474:	4a07      	ldr	r2, [pc, #28]	@ (800e494 <TL_BLE_Init+0x64>)
 800e476:	6013      	str	r3, [r2, #0]

  return 0;
 800e478:	2300      	movs	r3, #0
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3710      	adds	r7, #16
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}
 800e482:	bf00      	nop
 800e484:	200300c8 	.word	0x200300c8
 800e488:	20030000 	.word	0x20030000
 800e48c:	20030a58 	.word	0x20030a58
 800e490:	20001d40 	.word	0x20001d40
 800e494:	20001d44 	.word	0x20001d44

0800e498 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b082      	sub	sp, #8
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800e4a4:	4b09      	ldr	r3, [pc, #36]	@ (800e4cc <TL_BLE_SendCmd+0x34>)
 800e4a6:	685b      	ldr	r3, [r3, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800e4ae:	4b07      	ldr	r3, [pc, #28]	@ (800e4cc <TL_BLE_SendCmd+0x34>)
 800e4b0:	685b      	ldr	r3, [r3, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	4619      	mov	r1, r3
 800e4b6:	2001      	movs	r0, #1
 800e4b8:	f000 f96c 	bl	800e794 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800e4bc:	f001 fa62 	bl	800f984 <HW_IPCC_BLE_SendCmd>

  return 0;
 800e4c0:	2300      	movs	r3, #0
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3708      	adds	r7, #8
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	20030000 	.word	0x20030000

0800e4d0 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b082      	sub	sp, #8
 800e4d4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800e4d6:	e01c      	b.n	800e512 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800e4d8:	1d3b      	adds	r3, r7, #4
 800e4da:	4619      	mov	r1, r3
 800e4dc:	4812      	ldr	r0, [pc, #72]	@ (800e528 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e4de:	f000 fa76 	bl	800e9ce <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	7a5b      	ldrb	r3, [r3, #9]
 800e4e6:	2b0f      	cmp	r3, #15
 800e4e8:	d003      	beq.n	800e4f2 <HW_IPCC_BLE_RxEvtNot+0x22>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	7a5b      	ldrb	r3, [r3, #9]
 800e4ee:	2b0e      	cmp	r3, #14
 800e4f0:	d105      	bne.n	800e4fe <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	2002      	movs	r0, #2
 800e4f8:	f000 f94c 	bl	800e794 <OutputDbgTrace>
 800e4fc:	e004      	b.n	800e508 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	4619      	mov	r1, r3
 800e502:	2003      	movs	r0, #3
 800e504:	f000 f946 	bl	800e794 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800e508:	4b08      	ldr	r3, [pc, #32]	@ (800e52c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	687a      	ldr	r2, [r7, #4]
 800e50e:	4610      	mov	r0, r2
 800e510:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800e512:	4805      	ldr	r0, [pc, #20]	@ (800e528 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e514:	f000 f9cc 	bl	800e8b0 <LST_is_empty>
 800e518:	4603      	mov	r3, r0
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d0dc      	beq.n	800e4d8 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800e51e:	bf00      	nop
}
 800e520:	3708      	adds	r7, #8
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}
 800e526:	bf00      	nop
 800e528:	200300c8 	.word	0x200300c8
 800e52c:	20001d40 	.word	0x20001d40

0800e530 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800e534:	4b02      	ldr	r3, [pc, #8]	@ (800e540 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	4798      	blx	r3

  return;
 800e53a:	bf00      	nop
}
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	20001d44 	.word	0x20001d44

0800e544 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b084      	sub	sp, #16
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800e550:	480d      	ldr	r0, [pc, #52]	@ (800e588 <TL_SYS_Init+0x44>)
 800e552:	f000 f99d 	bl	800e890 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800e556:	4b0d      	ldr	r3, [pc, #52]	@ (800e58c <TL_SYS_Init+0x48>)
 800e558:	68db      	ldr	r3, [r3, #12]
 800e55a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	689a      	ldr	r2, [r3, #8]
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	4a08      	ldr	r2, [pc, #32]	@ (800e588 <TL_SYS_Init+0x44>)
 800e568:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800e56a:	f001 fa2d 	bl	800f9c8 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	4a07      	ldr	r2, [pc, #28]	@ (800e590 <TL_SYS_Init+0x4c>)
 800e574:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	685b      	ldr	r3, [r3, #4]
 800e57a:	4a06      	ldr	r2, [pc, #24]	@ (800e594 <TL_SYS_Init+0x50>)
 800e57c:	6013      	str	r3, [r2, #0]

  return 0;
 800e57e:	2300      	movs	r3, #0
}
 800e580:	4618      	mov	r0, r3
 800e582:	3710      	adds	r7, #16
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}
 800e588:	200300d0 	.word	0x200300d0
 800e58c:	20030000 	.word	0x20030000
 800e590:	20001d48 	.word	0x20001d48
 800e594:	20001d4c 	.word	0x20001d4c

0800e598 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	b082      	sub	sp, #8
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
 800e5a0:	460b      	mov	r3, r1
 800e5a2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800e5a4:	4b09      	ldr	r3, [pc, #36]	@ (800e5cc <TL_SYS_SendCmd+0x34>)
 800e5a6:	68db      	ldr	r3, [r3, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	2210      	movs	r2, #16
 800e5ac:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800e5ae:	4b07      	ldr	r3, [pc, #28]	@ (800e5cc <TL_SYS_SendCmd+0x34>)
 800e5b0:	68db      	ldr	r3, [r3, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	4619      	mov	r1, r3
 800e5b6:	2004      	movs	r0, #4
 800e5b8:	f000 f8ec 	bl	800e794 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800e5bc:	f001 fa0e 	bl	800f9dc <HW_IPCC_SYS_SendCmd>

  return 0;
 800e5c0:	2300      	movs	r3, #0
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3708      	adds	r7, #8
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	20030000 	.word	0x20030000

0800e5d0 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e5d4:	4b07      	ldr	r3, [pc, #28]	@ (800e5f4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e5d6:	68db      	ldr	r3, [r3, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	4619      	mov	r1, r3
 800e5dc:	2005      	movs	r0, #5
 800e5de:	f000 f8d9 	bl	800e794 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e5e2:	4b05      	ldr	r3, [pc, #20]	@ (800e5f8 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	4a03      	ldr	r2, [pc, #12]	@ (800e5f4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e5e8:	68d2      	ldr	r2, [r2, #12]
 800e5ea:	6812      	ldr	r2, [r2, #0]
 800e5ec:	4610      	mov	r0, r2
 800e5ee:	4798      	blx	r3

  return;
 800e5f0:	bf00      	nop
}
 800e5f2:	bd80      	pop	{r7, pc}
 800e5f4:	20030000 	.word	0x20030000
 800e5f8:	20001d48 	.word	0x20001d48

0800e5fc <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b082      	sub	sp, #8
 800e600:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e602:	e00e      	b.n	800e622 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800e604:	1d3b      	adds	r3, r7, #4
 800e606:	4619      	mov	r1, r3
 800e608:	480b      	ldr	r0, [pc, #44]	@ (800e638 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e60a:	f000 f9e0 	bl	800e9ce <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	4619      	mov	r1, r3
 800e612:	2006      	movs	r0, #6
 800e614:	f000 f8be 	bl	800e794 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800e618:	4b08      	ldr	r3, [pc, #32]	@ (800e63c <HW_IPCC_SYS_EvtNot+0x40>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	687a      	ldr	r2, [r7, #4]
 800e61e:	4610      	mov	r0, r2
 800e620:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e622:	4805      	ldr	r0, [pc, #20]	@ (800e638 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e624:	f000 f944 	bl	800e8b0 <LST_is_empty>
 800e628:	4603      	mov	r3, r0
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d0ea      	beq.n	800e604 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800e62e:	bf00      	nop
}
 800e630:	3708      	adds	r7, #8
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	200300d0 	.word	0x200300d0
 800e63c:	20001d4c 	.word	0x20001d4c

0800e640 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b082      	sub	sp, #8
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800e648:	4817      	ldr	r0, [pc, #92]	@ (800e6a8 <TL_MM_Init+0x68>)
 800e64a:	f000 f921 	bl	800e890 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800e64e:	4817      	ldr	r0, [pc, #92]	@ (800e6ac <TL_MM_Init+0x6c>)
 800e650:	f000 f91e 	bl	800e890 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800e654:	4b16      	ldr	r3, [pc, #88]	@ (800e6b0 <TL_MM_Init+0x70>)
 800e656:	691b      	ldr	r3, [r3, #16]
 800e658:	4a16      	ldr	r2, [pc, #88]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e65a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800e65c:	4b15      	ldr	r3, [pc, #84]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	687a      	ldr	r2, [r7, #4]
 800e662:	6892      	ldr	r2, [r2, #8]
 800e664:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800e666:	4b13      	ldr	r3, [pc, #76]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	687a      	ldr	r2, [r7, #4]
 800e66c:	68d2      	ldr	r2, [r2, #12]
 800e66e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800e670:	4b10      	ldr	r3, [pc, #64]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4a0c      	ldr	r2, [pc, #48]	@ (800e6a8 <TL_MM_Init+0x68>)
 800e676:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800e678:	4b0e      	ldr	r3, [pc, #56]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	6812      	ldr	r2, [r2, #0]
 800e680:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800e682:	4b0c      	ldr	r3, [pc, #48]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	687a      	ldr	r2, [r7, #4]
 800e688:	6852      	ldr	r2, [r2, #4]
 800e68a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800e68c:	4b09      	ldr	r3, [pc, #36]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	687a      	ldr	r2, [r7, #4]
 800e692:	6912      	ldr	r2, [r2, #16]
 800e694:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800e696:	4b07      	ldr	r3, [pc, #28]	@ (800e6b4 <TL_MM_Init+0x74>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	687a      	ldr	r2, [r7, #4]
 800e69c:	6952      	ldr	r2, [r2, #20]
 800e69e:	619a      	str	r2, [r3, #24]

  return;
 800e6a0:	bf00      	nop
}
 800e6a2:	3708      	adds	r7, #8
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}
 800e6a8:	200300b8 	.word	0x200300b8
 800e6ac:	20001d38 	.word	0x20001d38
 800e6b0:	20030000 	.word	0x20030000
 800e6b4:	20001d50 	.word	0x20001d50

0800e6b8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b082      	sub	sp, #8
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800e6c0:	6879      	ldr	r1, [r7, #4]
 800e6c2:	4807      	ldr	r0, [pc, #28]	@ (800e6e0 <TL_MM_EvtDone+0x28>)
 800e6c4:	f000 f93c 	bl	800e940 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800e6c8:	6879      	ldr	r1, [r7, #4]
 800e6ca:	2000      	movs	r0, #0
 800e6cc:	f000 f862 	bl	800e794 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800e6d0:	4804      	ldr	r0, [pc, #16]	@ (800e6e4 <TL_MM_EvtDone+0x2c>)
 800e6d2:	f001 f9a9 	bl	800fa28 <HW_IPCC_MM_SendFreeBuf>

  return;
 800e6d6:	bf00      	nop
}
 800e6d8:	3708      	adds	r7, #8
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}
 800e6de:	bf00      	nop
 800e6e0:	20001d38 	.word	0x20001d38
 800e6e4:	0800e6e9 	.word	0x0800e6e9

0800e6e8 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e6ee:	e00c      	b.n	800e70a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800e6f0:	1d3b      	adds	r3, r7, #4
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	480a      	ldr	r0, [pc, #40]	@ (800e720 <SendFreeBuf+0x38>)
 800e6f6:	f000 f96a 	bl	800e9ce <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800e6fa:	4b0a      	ldr	r3, [pc, #40]	@ (800e724 <SendFreeBuf+0x3c>)
 800e6fc:	691b      	ldr	r3, [r3, #16]
 800e6fe:	691b      	ldr	r3, [r3, #16]
 800e700:	687a      	ldr	r2, [r7, #4]
 800e702:	4611      	mov	r1, r2
 800e704:	4618      	mov	r0, r3
 800e706:	f000 f91b 	bl	800e940 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e70a:	4805      	ldr	r0, [pc, #20]	@ (800e720 <SendFreeBuf+0x38>)
 800e70c:	f000 f8d0 	bl	800e8b0 <LST_is_empty>
 800e710:	4603      	mov	r3, r0
 800e712:	2b00      	cmp	r3, #0
 800e714:	d0ec      	beq.n	800e6f0 <SendFreeBuf+0x8>
  }

  return;
 800e716:	bf00      	nop
}
 800e718:	3708      	adds	r7, #8
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}
 800e71e:	bf00      	nop
 800e720:	20001d38 	.word	0x20001d38
 800e724:	20030000 	.word	0x20030000

0800e728 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800e72c:	4805      	ldr	r0, [pc, #20]	@ (800e744 <TL_TRACES_Init+0x1c>)
 800e72e:	f000 f8af 	bl	800e890 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800e732:	4b05      	ldr	r3, [pc, #20]	@ (800e748 <TL_TRACES_Init+0x20>)
 800e734:	695b      	ldr	r3, [r3, #20]
 800e736:	4a03      	ldr	r2, [pc, #12]	@ (800e744 <TL_TRACES_Init+0x1c>)
 800e738:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800e73a:	f001 f9ab 	bl	800fa94 <HW_IPCC_TRACES_Init>

  return;
 800e73e:	bf00      	nop
}
 800e740:	bd80      	pop	{r7, pc}
 800e742:	bf00      	nop
 800e744:	200300c0 	.word	0x200300c0
 800e748:	20030000 	.word	0x20030000

0800e74c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b082      	sub	sp, #8
 800e750:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e752:	e008      	b.n	800e766 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800e754:	1d3b      	adds	r3, r7, #4
 800e756:	4619      	mov	r1, r3
 800e758:	4808      	ldr	r0, [pc, #32]	@ (800e77c <HW_IPCC_TRACES_EvtNot+0x30>)
 800e75a:	f000 f938 	bl	800e9ce <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	4618      	mov	r0, r3
 800e762:	f000 f80d 	bl	800e780 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e766:	4805      	ldr	r0, [pc, #20]	@ (800e77c <HW_IPCC_TRACES_EvtNot+0x30>)
 800e768:	f000 f8a2 	bl	800e8b0 <LST_is_empty>
 800e76c:	4603      	mov	r3, r0
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d0f0      	beq.n	800e754 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800e772:	bf00      	nop
}
 800e774:	3708      	adds	r7, #8
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop
 800e77c:	200300c0 	.word	0x200300c0

0800e780 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800e780:	b480      	push	{r7}
 800e782:	b083      	sub	sp, #12
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800e788:	bf00      	nop
 800e78a:	370c      	adds	r7, #12
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr

0800e794 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800e794:	b480      	push	{r7}
 800e796:	b085      	sub	sp, #20
 800e798:	af00      	add	r7, sp, #0
 800e79a:	4603      	mov	r3, r0
 800e79c:	6039      	str	r1, [r7, #0]
 800e79e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800e7a0:	79fb      	ldrb	r3, [r7, #7]
 800e7a2:	2b06      	cmp	r3, #6
 800e7a4:	d845      	bhi.n	800e832 <OutputDbgTrace+0x9e>
 800e7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e7ac <OutputDbgTrace+0x18>)
 800e7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ac:	0800e7c9 	.word	0x0800e7c9
 800e7b0:	0800e7ed 	.word	0x0800e7ed
 800e7b4:	0800e7f3 	.word	0x0800e7f3
 800e7b8:	0800e807 	.word	0x0800e807
 800e7bc:	0800e813 	.word	0x0800e813
 800e7c0:	0800e819 	.word	0x0800e819
 800e7c4:	0800e827 	.word	0x0800e827
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	7a5b      	ldrb	r3, [r3, #9]
 800e7d0:	2bff      	cmp	r3, #255	@ 0xff
 800e7d2:	d005      	beq.n	800e7e0 <OutputDbgTrace+0x4c>
 800e7d4:	2bff      	cmp	r3, #255	@ 0xff
 800e7d6:	dc05      	bgt.n	800e7e4 <OutputDbgTrace+0x50>
 800e7d8:	2b0e      	cmp	r3, #14
 800e7da:	d005      	beq.n	800e7e8 <OutputDbgTrace+0x54>
 800e7dc:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800e7de:	e001      	b.n	800e7e4 <OutputDbgTrace+0x50>
          break;
 800e7e0:	bf00      	nop
 800e7e2:	e027      	b.n	800e834 <OutputDbgTrace+0xa0>
          break;
 800e7e4:	bf00      	nop
 800e7e6:	e025      	b.n	800e834 <OutputDbgTrace+0xa0>
          break;
 800e7e8:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800e7ea:	e023      	b.n	800e834 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e7ec:	683b      	ldr	r3, [r7, #0]
 800e7ee:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e7f0:	e020      	b.n	800e834 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	7a5b      	ldrb	r3, [r3, #9]
 800e7fa:	2b0e      	cmp	r3, #14
 800e7fc:	d001      	beq.n	800e802 <OutputDbgTrace+0x6e>
 800e7fe:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800e800:	e000      	b.n	800e804 <OutputDbgTrace+0x70>
          break;
 800e802:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e804:	e016      	b.n	800e834 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	7a5b      	ldrb	r3, [r3, #9]
 800e80e:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e810:	e010      	b.n	800e834 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e816:	e00d      	b.n	800e834 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	7a5b      	ldrb	r3, [r3, #9]
 800e820:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800e822:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e824:	e006      	b.n	800e834 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	7a5b      	ldrb	r3, [r3, #9]
 800e82e:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e830:	e000      	b.n	800e834 <OutputDbgTrace+0xa0>

    default:
      break;
 800e832:	bf00      	nop
  }

  return;
 800e834:	bf00      	nop
}
 800e836:	3714      	adds	r7, #20
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800e840:	b480      	push	{r7}
 800e842:	b085      	sub	sp, #20
 800e844:	af00      	add	r7, sp, #0
 800e846:	4603      	mov	r3, r0
 800e848:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800e84a:	4b0f      	ldr	r3, [pc, #60]	@ (800e888 <OTP_Read+0x48>)
 800e84c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800e84e:	e002      	b.n	800e856 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	3b08      	subs	r3, #8
 800e854:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	3307      	adds	r3, #7
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	79fa      	ldrb	r2, [r7, #7]
 800e85e:	429a      	cmp	r2, r3
 800e860:	d003      	beq.n	800e86a <OTP_Read+0x2a>
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	4a09      	ldr	r2, [pc, #36]	@ (800e88c <OTP_Read+0x4c>)
 800e866:	4293      	cmp	r3, r2
 800e868:	d1f2      	bne.n	800e850 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	3307      	adds	r3, #7
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	79fa      	ldrb	r2, [r7, #7]
 800e872:	429a      	cmp	r2, r3
 800e874:	d001      	beq.n	800e87a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800e876:	2300      	movs	r3, #0
 800e878:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800e87a:	68fb      	ldr	r3, [r7, #12]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	3714      	adds	r7, #20
 800e880:	46bd      	mov	sp, r7
 800e882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e886:	4770      	bx	lr
 800e888:	1fff73f8 	.word	0x1fff73f8
 800e88c:	1fff7000 	.word	0x1fff7000

0800e890 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800e890:	b480      	push	{r7}
 800e892:	b083      	sub	sp, #12
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	687a      	ldr	r2, [r7, #4]
 800e89c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	687a      	ldr	r2, [r7, #4]
 800e8a2:	605a      	str	r2, [r3, #4]
}
 800e8a4:	bf00      	nop
 800e8a6:	370c      	adds	r7, #12
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ae:	4770      	bx	lr

0800e8b0 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800e8b0:	b480      	push	{r7}
 800e8b2:	b087      	sub	sp, #28
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8b8:	f3ef 8310 	mrs	r3, PRIMASK
 800e8bc:	60fb      	str	r3, [r7, #12]
  return(result);
 800e8be:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e8c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e8c2:	b672      	cpsid	i
}
 800e8c4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	687a      	ldr	r2, [r7, #4]
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	d102      	bne.n	800e8d6 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	75fb      	strb	r3, [r7, #23]
 800e8d4:	e001      	b.n	800e8da <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	75fb      	strb	r3, [r7, #23]
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8de:	68bb      	ldr	r3, [r7, #8]
 800e8e0:	f383 8810 	msr	PRIMASK, r3
}
 800e8e4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800e8e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	371c      	adds	r7, #28
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr

0800e8f4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800e8f4:	b480      	push	{r7}
 800e8f6:	b087      	sub	sp, #28
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
 800e8fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8fe:	f3ef 8310 	mrs	r3, PRIMASK
 800e902:	60fb      	str	r3, [r7, #12]
  return(result);
 800e904:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e906:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e908:	b672      	cpsid	i
}
 800e90a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681a      	ldr	r2, [r3, #0]
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	687a      	ldr	r2, [r7, #4]
 800e918:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	683a      	ldr	r2, [r7, #0]
 800e91e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	683a      	ldr	r2, [r7, #0]
 800e926:	605a      	str	r2, [r3, #4]
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e92c:	693b      	ldr	r3, [r7, #16]
 800e92e:	f383 8810 	msr	PRIMASK, r3
}
 800e932:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e934:	bf00      	nop
 800e936:	371c      	adds	r7, #28
 800e938:	46bd      	mov	sp, r7
 800e93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93e:	4770      	bx	lr

0800e940 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800e940:	b480      	push	{r7}
 800e942:	b087      	sub	sp, #28
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
 800e948:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e94a:	f3ef 8310 	mrs	r3, PRIMASK
 800e94e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e950:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e952:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e954:	b672      	cpsid	i
}
 800e956:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	687a      	ldr	r2, [r7, #4]
 800e95c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	685a      	ldr	r2, [r3, #4]
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	683a      	ldr	r2, [r7, #0]
 800e96a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	685b      	ldr	r3, [r3, #4]
 800e970:	683a      	ldr	r2, [r7, #0]
 800e972:	601a      	str	r2, [r3, #0]
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e978:	693b      	ldr	r3, [r7, #16]
 800e97a:	f383 8810 	msr	PRIMASK, r3
}
 800e97e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e980:	bf00      	nop
 800e982:	371c      	adds	r7, #28
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr

0800e98c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b087      	sub	sp, #28
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e994:	f3ef 8310 	mrs	r3, PRIMASK
 800e998:	60fb      	str	r3, [r7, #12]
  return(result);
 800e99a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e99c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e99e:	b672      	cpsid	i
}
 800e9a0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	687a      	ldr	r2, [r7, #4]
 800e9a8:	6812      	ldr	r2, [r2, #0]
 800e9aa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	687a      	ldr	r2, [r7, #4]
 800e9b2:	6852      	ldr	r2, [r2, #4]
 800e9b4:	605a      	str	r2, [r3, #4]
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9ba:	693b      	ldr	r3, [r7, #16]
 800e9bc:	f383 8810 	msr	PRIMASK, r3
}
 800e9c0:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800e9c2:	bf00      	nop
 800e9c4:	371c      	adds	r7, #28
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9cc:	4770      	bx	lr

0800e9ce <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800e9ce:	b580      	push	{r7, lr}
 800e9d0:	b086      	sub	sp, #24
 800e9d2:	af00      	add	r7, sp, #0
 800e9d4:	6078      	str	r0, [r7, #4]
 800e9d6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e9d8:	f3ef 8310 	mrs	r3, PRIMASK
 800e9dc:	60fb      	str	r3, [r7, #12]
  return(result);
 800e9de:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e9e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e9e2:	b672      	cpsid	i
}
 800e9e4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	681a      	ldr	r2, [r3, #0]
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	f7ff ffca 	bl	800e98c <LST_remove_node>
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9fc:	693b      	ldr	r3, [r7, #16]
 800e9fe:	f383 8810 	msr	PRIMASK, r3
}
 800ea02:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ea04:	bf00      	nop
 800ea06:	3718      	adds	r7, #24
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	bd80      	pop	{r7, pc}

0800ea0c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800ea10:	4b03      	ldr	r3, [pc, #12]	@ (800ea20 <LL_FLASH_GetUDN+0x14>)
 800ea12:	681b      	ldr	r3, [r3, #0]
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	46bd      	mov	sp, r7
 800ea18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1c:	4770      	bx	lr
 800ea1e:	bf00      	nop
 800ea20:	1fff7580 	.word	0x1fff7580

0800ea24 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800ea24:	b480      	push	{r7}
 800ea26:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800ea28:	4b03      	ldr	r3, [pc, #12]	@ (800ea38 <LL_FLASH_GetDeviceID+0x14>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	b2db      	uxtb	r3, r3
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	46bd      	mov	sp, r7
 800ea32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea36:	4770      	bx	lr
 800ea38:	1fff7584 	.word	0x1fff7584

0800ea3c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800ea40:	4b03      	ldr	r3, [pc, #12]	@ (800ea50 <LL_FLASH_GetSTCompanyID+0x14>)
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	0a1b      	lsrs	r3, r3, #8
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4e:	4770      	bx	lr
 800ea50:	1fff7584 	.word	0x1fff7584

0800ea54 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800ea54:	b5b0      	push	{r4, r5, r7, lr}
 800ea56:	b090      	sub	sp, #64	@ 0x40
 800ea58:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ea5a:	2392      	movs	r3, #146	@ 0x92
 800ea5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  UTIL_SEQ_RegTask( 1<<CFG_TASK_MY_TASK_BLE, UTIL_SEQ_RFU, myTask_BLE);
 800ea60:	4a2e      	ldr	r2, [pc, #184]	@ (800eb1c <APP_BLE_Init+0xc8>)
 800ea62:	2100      	movs	r1, #0
 800ea64:	2004      	movs	r0, #4
 800ea66:	f001 f969 	bl	800fd3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK_BLE, CFG_SCH_PRIO_0);
 800ea6a:	2100      	movs	r1, #0
 800ea6c:	2004      	movs	r0, #4
 800ea6e:	f001 f987 	bl	800fd80 <UTIL_SEQ_SetTask>

  UTIL_SEQ_RegTask( 1<<CFG_TASK_MY_TASK_IMU, UTIL_SEQ_RFU, myTask_IMU);
 800ea72:	4a2b      	ldr	r2, [pc, #172]	@ (800eb20 <APP_BLE_Init+0xcc>)
 800ea74:	2100      	movs	r1, #0
 800ea76:	2008      	movs	r0, #8
 800ea78:	f001 f960 	bl	800fd3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK_IMU, CFG_SCH_PRIO_0);
 800ea7c:	2100      	movs	r1, #0
 800ea7e:	2008      	movs	r0, #8
 800ea80:	f001 f97e 	bl	800fd80 <UTIL_SEQ_SetTask>

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800ea84:	4b27      	ldr	r3, [pc, #156]	@ (800eb24 <APP_BLE_Init+0xd0>)
 800ea86:	1d3c      	adds	r4, r7, #4
 800ea88:	461d      	mov	r5, r3
 800ea8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ea8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ea8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ea90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ea92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ea94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ea96:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ea9a:	c403      	stmia	r4!, {r0, r1}
 800ea9c:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800ea9e:	f000 f917 	bl	800ecd0 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800eaa2:	2101      	movs	r1, #1
 800eaa4:	2002      	movs	r0, #2
 800eaa6:	f001 f81d 	bl	800fae4 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800eaaa:	4a1f      	ldr	r2, [pc, #124]	@ (800eb28 <APP_BLE_Init+0xd4>)
 800eaac:	2100      	movs	r1, #0
 800eaae:	2002      	movs	r0, #2
 800eab0:	f001 f944 	bl	800fd3c <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800eab4:	1d3b      	adds	r3, r7, #4
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7ff f8b4 	bl	800dc24 <SHCI_C2_BLE_Init>
 800eabc:	4603      	mov	r3, r0
 800eabe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 800eac2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d001      	beq.n	800eace <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800eaca:	f7f7 f823 	bl	8005b14 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800eace:	f000 f915 	bl	800ecfc <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800ead2:	f7ff f801 	bl	800dad8 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ead6:	4b15      	ldr	r3, [pc, #84]	@ (800eb2c <APP_BLE_Init+0xd8>)
 800ead8:	2200      	movs	r2, #0
 800eada:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800eade:	4b13      	ldr	r3, [pc, #76]	@ (800eb2c <APP_BLE_Init+0xd8>)
 800eae0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eae4:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800eae6:	4a12      	ldr	r2, [pc, #72]	@ (800eb30 <APP_BLE_Init+0xdc>)
 800eae8:	2100      	movs	r1, #0
 800eaea:	2001      	movs	r0, #1
 800eaec:	f001 f926 	bl	800fd3c <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800eaf0:	2006      	movs	r0, #6
 800eaf2:	f7fe fe65 	bl	800d7c0 <aci_hal_set_radio_activity_mask>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800eafc:	f000 fbdc 	bl	800f2b8 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800eb00:	4b0a      	ldr	r3, [pc, #40]	@ (800eb2c <APP_BLE_Init+0xd8>)
 800eb02:	2200      	movs	r2, #0
 800eb04:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800eb06:	4b09      	ldr	r3, [pc, #36]	@ (800eb2c <APP_BLE_Init+0xd8>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800eb0c:	2001      	movs	r0, #1
 800eb0e:	f000 f9a9 	bl	800ee64 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800eb12:	bf00      	nop
}
 800eb14:	3740      	adds	r7, #64	@ 0x40
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bdb0      	pop	{r4, r5, r7, pc}
 800eb1a:	bf00      	nop
 800eb1c:	0800f041 	.word	0x0800f041
 800eb20:	0800f033 	.word	0x0800f033
 800eb24:	080119d0 	.word	0x080119d0
 800eb28:	0800de41 	.word	0x0800de41
 800eb2c:	20001d5c 	.word	0x20001d5c
 800eb30:	0800ef4d 	.word	0x0800ef4d

0800eb34 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b08a      	sub	sp, #40	@ 0x28
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800eb3c:	2392      	movs	r3, #146	@ 0x92
 800eb3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	3301      	adds	r3, #1
 800eb46:	623b      	str	r3, [r7, #32]

  switch (p_event_pckt->evt)
 800eb48:	6a3b      	ldr	r3, [r7, #32]
 800eb4a:	781b      	ldrb	r3, [r3, #0]
 800eb4c:	2bff      	cmp	r3, #255	@ 0xff
 800eb4e:	d053      	beq.n	800ebf8 <SVCCTL_App_Notification+0xc4>
 800eb50:	2bff      	cmp	r3, #255	@ 0xff
 800eb52:	f300 80af 	bgt.w	800ecb4 <SVCCTL_App_Notification+0x180>
 800eb56:	2b05      	cmp	r3, #5
 800eb58:	d002      	beq.n	800eb60 <SVCCTL_App_Notification+0x2c>
 800eb5a:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb5c:	d020      	beq.n	800eba0 <SVCCTL_App_Notification+0x6c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800eb5e:	e0a9      	b.n	800ecb4 <SVCCTL_App_Notification+0x180>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800eb60:	6a3b      	ldr	r3, [r7, #32]
 800eb62:	3302      	adds	r3, #2
 800eb64:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800eb6c:	b29a      	uxth	r2, r3
 800eb6e:	4b55      	ldr	r3, [pc, #340]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800eb70:	8adb      	ldrh	r3, [r3, #22]
 800eb72:	429a      	cmp	r2, r3
 800eb74:	d106      	bne.n	800eb84 <SVCCTL_App_Notification+0x50>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800eb76:	4b53      	ldr	r3, [pc, #332]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800eb78:	2200      	movs	r2, #0
 800eb7a:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800eb7c:	4b51      	ldr	r3, [pc, #324]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800eb7e:	2200      	movs	r2, #0
 800eb80:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 800eb84:	2001      	movs	r0, #1
 800eb86:	f000 f96d 	bl	800ee64 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800eb8a:	4b4f      	ldr	r3, [pc, #316]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800eb8c:	2201      	movs	r2, #1
 800eb8e:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800eb90:	4b4c      	ldr	r3, [pc, #304]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800eb92:	8ada      	ldrh	r2, [r3, #22]
 800eb94:	4b4c      	ldr	r3, [pc, #304]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800eb96:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800eb98:	484b      	ldr	r0, [pc, #300]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800eb9a:	f000 fb79 	bl	800f290 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800eb9e:	e08c      	b.n	800ecba <SVCCTL_App_Notification+0x186>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800eba0:	6a3b      	ldr	r3, [r7, #32]
 800eba2:	3302      	adds	r3, #2
 800eba4:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	d001      	beq.n	800ebb2 <SVCCTL_App_Notification+0x7e>
 800ebae:	2b03      	cmp	r3, #3
          break;
 800ebb0:	e021      	b.n	800ebf6 <SVCCTL_App_Notification+0xc2>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	613b      	str	r3, [r7, #16]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800ebb8:	4b42      	ldr	r3, [pc, #264]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ebba:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ebbe:	2b04      	cmp	r3, #4
 800ebc0:	d104      	bne.n	800ebcc <SVCCTL_App_Notification+0x98>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800ebc2:	4b40      	ldr	r3, [pc, #256]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ebc4:	2206      	movs	r2, #6
 800ebc6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800ebca:	e003      	b.n	800ebd4 <SVCCTL_App_Notification+0xa0>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800ebcc:	4b3d      	ldr	r3, [pc, #244]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ebce:	2205      	movs	r2, #5
 800ebd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ebda:	b29a      	uxth	r2, r3
 800ebdc:	4b39      	ldr	r3, [pc, #228]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ebde:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800ebe0:	4b39      	ldr	r3, [pc, #228]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800ebe6:	4b37      	ldr	r3, [pc, #220]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ebe8:	8ada      	ldrh	r2, [r3, #22]
 800ebea:	4b37      	ldr	r3, [pc, #220]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800ebec:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800ebee:	4836      	ldr	r0, [pc, #216]	@ (800ecc8 <SVCCTL_App_Notification+0x194>)
 800ebf0:	f000 fb4e 	bl	800f290 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800ebf4:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800ebf6:	e060      	b.n	800ecba <SVCCTL_App_Notification+0x186>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800ebf8:	6a3b      	ldr	r3, [r7, #32]
 800ebfa:	3302      	adds	r3, #2
 800ebfc:	61fb      	str	r3, [r7, #28]
      switch (p_blecore_evt->ecode)
 800ebfe:	69fb      	ldr	r3, [r7, #28]
 800ec00:	881b      	ldrh	r3, [r3, #0]
 800ec02:	b29b      	uxth	r3, r3
 800ec04:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d047      	beq.n	800ec9c <SVCCTL_App_Notification+0x168>
 800ec0c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800ec10:	4293      	cmp	r3, r2
 800ec12:	dc51      	bgt.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec18:	d046      	beq.n	800eca8 <SVCCTL_App_Notification+0x174>
 800ec1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec1e:	dc4b      	bgt.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec20:	2b04      	cmp	r3, #4
 800ec22:	d043      	beq.n	800ecac <SVCCTL_App_Notification+0x178>
 800ec24:	2b04      	cmp	r3, #4
 800ec26:	db47      	blt.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec28:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	dc43      	bgt.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec34:	dd40      	ble.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec36:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800ec3a:	2b09      	cmp	r3, #9
 800ec3c:	d83c      	bhi.n	800ecb8 <SVCCTL_App_Notification+0x184>
 800ec3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ec44 <SVCCTL_App_Notification+0x110>)
 800ec40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec44:	0800ec95 	.word	0x0800ec95
 800ec48:	0800ec6d 	.word	0x0800ec6d
 800ec4c:	0800ecb9 	.word	0x0800ecb9
 800ec50:	0800ecb9 	.word	0x0800ecb9
 800ec54:	0800ecb9 	.word	0x0800ecb9
 800ec58:	0800ecb9 	.word	0x0800ecb9
 800ec5c:	0800ecb1 	.word	0x0800ecb1
 800ec60:	0800ecb9 	.word	0x0800ecb9
 800ec64:	0800ec81 	.word	0x0800ec81
 800ec68:	0800ecb1 	.word	0x0800ecb1
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800ec6c:	4b15      	ldr	r3, [pc, #84]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ec6e:	8adb      	ldrh	r3, [r3, #22]
 800ec70:	4916      	ldr	r1, [pc, #88]	@ (800eccc <SVCCTL_App_Notification+0x198>)
 800ec72:	4618      	mov	r0, r3
 800ec74:	f7fd ffa6 	bl	800cbc4 <aci_gap_pass_key_resp>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 800ec7e:	e018      	b.n	800ecb2 <SVCCTL_App_Notification+0x17e>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800ec80:	4b10      	ldr	r3, [pc, #64]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ec82:	8adb      	ldrh	r3, [r3, #22]
 800ec84:	2101      	movs	r1, #1
 800ec86:	4618      	mov	r0, r3
 800ec88:	f7fe f946 	bl	800cf18 <aci_gap_numeric_comparison_value_confirm_yesno>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 800ec92:	e00e      	b.n	800ecb2 <SVCCTL_App_Notification+0x17e>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800ec94:	69fb      	ldr	r3, [r7, #28]
 800ec96:	3302      	adds	r3, #2
 800ec98:	61bb      	str	r3, [r7, #24]
          break;
 800ec9a:	e00a      	b.n	800ecb2 <SVCCTL_App_Notification+0x17e>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800ec9c:	4b09      	ldr	r3, [pc, #36]	@ (800ecc4 <SVCCTL_App_Notification+0x190>)
 800ec9e:	8adb      	ldrh	r3, [r3, #22]
 800eca0:	4618      	mov	r0, r3
 800eca2:	f7fe fc4c 	bl	800d53e <aci_gatt_confirm_indication>
        break;
 800eca6:	e004      	b.n	800ecb2 <SVCCTL_App_Notification+0x17e>
          break;
 800eca8:	bf00      	nop
 800ecaa:	e005      	b.n	800ecb8 <SVCCTL_App_Notification+0x184>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800ecac:	bf00      	nop
 800ecae:	e003      	b.n	800ecb8 <SVCCTL_App_Notification+0x184>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800ecb0:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ecb2:	e001      	b.n	800ecb8 <SVCCTL_App_Notification+0x184>
      break;
 800ecb4:	bf00      	nop
 800ecb6:	e000      	b.n	800ecba <SVCCTL_App_Notification+0x186>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ecb8:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800ecba:	2301      	movs	r3, #1
}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	3728      	adds	r7, #40	@ 0x28
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	bd80      	pop	{r7, pc}
 800ecc4:	20001d5c 	.word	0x20001d5c
 800ecc8:	20001de0 	.word	0x20001de0
 800eccc:	0001b207 	.word	0x0001b207

0800ecd0 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b082      	sub	sp, #8
 800ecd4:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800ecd6:	4b06      	ldr	r3, [pc, #24]	@ (800ecf0 <Ble_Tl_Init+0x20>)
 800ecd8:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800ecda:	4b06      	ldr	r3, [pc, #24]	@ (800ecf4 <Ble_Tl_Init+0x24>)
 800ecdc:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800ecde:	463b      	mov	r3, r7
 800ece0:	4619      	mov	r1, r3
 800ece2:	4805      	ldr	r0, [pc, #20]	@ (800ecf8 <Ble_Tl_Init+0x28>)
 800ece4:	f7ff f890 	bl	800de08 <hci_init>

  return;
 800ece8:	bf00      	nop
}
 800ecea:	3708      	adds	r7, #8
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}
 800ecf0:	200300d8 	.word	0x200300d8
 800ecf4:	0800effd 	.word	0x0800effd
 800ecf8:	0800efc5 	.word	0x0800efc5

0800ecfc <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800ecfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecfe:	b08d      	sub	sp, #52	@ 0x34
 800ed00:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800ed02:	2300      	movs	r3, #0
 800ed04:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ed06:	2392      	movs	r3, #146	@ 0x92
 800ed08:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800ed0a:	f7fe fdad 	bl	800d868 <hci_reset>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800ed12:	f000 f8d7 	bl	800eec4 <BleGetBdAddress>
 800ed16:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800ed18:	693a      	ldr	r2, [r7, #16]
 800ed1a:	2106      	movs	r1, #6
 800ed1c:	2000      	movs	r0, #0
 800ed1e:	f7fe fc63 	bl	800d5e8 <aci_hal_write_config_data>
 800ed22:	4603      	mov	r3, r0
 800ed24:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800ed26:	4a4a      	ldr	r2, [pc, #296]	@ (800ee50 <Ble_Hci_Gap_Gatt_Init+0x154>)
 800ed28:	2110      	movs	r1, #16
 800ed2a:	2018      	movs	r0, #24
 800ed2c:	f7fe fc5c 	bl	800d5e8 <aci_hal_write_config_data>
 800ed30:	4603      	mov	r3, r0
 800ed32:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800ed34:	4a47      	ldr	r2, [pc, #284]	@ (800ee54 <Ble_Hci_Gap_Gatt_Init+0x158>)
 800ed36:	2110      	movs	r1, #16
 800ed38:	2008      	movs	r0, #8
 800ed3a:	f7fe fc55 	bl	800d5e8 <aci_hal_write_config_data>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800ed42:	2118      	movs	r1, #24
 800ed44:	2001      	movs	r0, #1
 800ed46:	f7fe fcd4 	bl	800d6f2 <aci_hal_set_tx_power_level>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800ed4e:	f7fe f94a 	bl	800cfe6 <aci_gatt_init>
 800ed52:	4603      	mov	r3, r0
 800ed54:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800ed56:	2300      	movs	r3, #0
 800ed58:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800ed5a:	7bfb      	ldrb	r3, [r7, #15]
 800ed5c:	f043 0301 	orr.w	r3, r3, #1
 800ed60:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800ed62:	7bfb      	ldrb	r3, [r7, #15]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d01f      	beq.n	800eda8 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800ed68:	4b3b      	ldr	r3, [pc, #236]	@ (800ee58 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 800ed6a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800ed6c:	1dba      	adds	r2, r7, #6
 800ed6e:	7bf8      	ldrb	r0, [r7, #15]
 800ed70:	1cbb      	adds	r3, r7, #2
 800ed72:	9301      	str	r3, [sp, #4]
 800ed74:	1d3b      	adds	r3, r7, #4
 800ed76:	9300      	str	r3, [sp, #0]
 800ed78:	4613      	mov	r3, r2
 800ed7a:	2208      	movs	r2, #8
 800ed7c:	2100      	movs	r1, #0
 800ed7e:	f7fd ff88 	bl	800cc92 <aci_gap_init>
 800ed82:	4603      	mov	r3, r0
 800ed84:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800ed86:	88fc      	ldrh	r4, [r7, #6]
 800ed88:	88bd      	ldrh	r5, [r7, #4]
 800ed8a:	68b8      	ldr	r0, [r7, #8]
 800ed8c:	f7f1 f9f8 	bl	8000180 <strlen>
 800ed90:	4603      	mov	r3, r0
 800ed92:	b2da      	uxtb	r2, r3
 800ed94:	68bb      	ldr	r3, [r7, #8]
 800ed96:	9300      	str	r3, [sp, #0]
 800ed98:	4613      	mov	r3, r2
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	4629      	mov	r1, r5
 800ed9e:	4620      	mov	r0, r4
 800eda0:	f7fe fb24 	bl	800d3ec <aci_gatt_update_char_value>
 800eda4:	4603      	mov	r3, r0
 800eda6:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800eda8:	88f8      	ldrh	r0, [r7, #6]
 800edaa:	8879      	ldrh	r1, [r7, #2]
 800edac:	463b      	mov	r3, r7
 800edae:	9300      	str	r3, [sp, #0]
 800edb0:	2302      	movs	r3, #2
 800edb2:	2200      	movs	r2, #0
 800edb4:	f7fe fb1a 	bl	800d3ec <aci_gatt_update_char_value>
 800edb8:	4603      	mov	r3, r0
 800edba:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800edbc:	2202      	movs	r2, #2
 800edbe:	2102      	movs	r1, #2
 800edc0:	2000      	movs	r0, #0
 800edc2:	f7fe fd75 	bl	800d8b0 <hci_le_set_default_phy>
 800edc6:	4603      	mov	r3, r0
 800edc8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800edca:	4b24      	ldr	r3, [pc, #144]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edcc:	2201      	movs	r2, #1
 800edce:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800edd0:	4b22      	ldr	r3, [pc, #136]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	4618      	mov	r0, r3
 800edd6:	f7fd fddd 	bl	800c994 <aci_gap_set_io_capability>
 800edda:	4603      	mov	r3, r0
 800eddc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800edde:	4b1f      	ldr	r3, [pc, #124]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ede0:	2201      	movs	r2, #1
 800ede2:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800ede4:	4b1d      	ldr	r3, [pc, #116]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ede6:	2208      	movs	r2, #8
 800ede8:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800edea:	4b1c      	ldr	r3, [pc, #112]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edec:	2210      	movs	r2, #16
 800edee:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800edf0:	4b1a      	ldr	r3, [pc, #104]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edf2:	2200      	movs	r2, #0
 800edf4:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800edf6:	4b19      	ldr	r3, [pc, #100]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edf8:	4a19      	ldr	r2, [pc, #100]	@ (800ee60 <Ble_Hci_Gap_Gatt_Init+0x164>)
 800edfa:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800edfc:	4b17      	ldr	r3, [pc, #92]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800edfe:	2200      	movs	r2, #0
 800ee00:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800ee02:	4b16      	ldr	r3, [pc, #88]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee04:	789c      	ldrb	r4, [r3, #2]
 800ee06:	4b15      	ldr	r3, [pc, #84]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee08:	785d      	ldrb	r5, [r3, #1]
 800ee0a:	4b14      	ldr	r3, [pc, #80]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee0c:	791b      	ldrb	r3, [r3, #4]
 800ee0e:	4a13      	ldr	r2, [pc, #76]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee10:	7952      	ldrb	r2, [r2, #5]
 800ee12:	4912      	ldr	r1, [pc, #72]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee14:	78c9      	ldrb	r1, [r1, #3]
 800ee16:	4811      	ldr	r0, [pc, #68]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee18:	6880      	ldr	r0, [r0, #8]
 800ee1a:	2600      	movs	r6, #0
 800ee1c:	9604      	str	r6, [sp, #16]
 800ee1e:	9003      	str	r0, [sp, #12]
 800ee20:	9102      	str	r1, [sp, #8]
 800ee22:	9201      	str	r2, [sp, #4]
 800ee24:	9300      	str	r3, [sp, #0]
 800ee26:	2300      	movs	r3, #0
 800ee28:	2201      	movs	r2, #1
 800ee2a:	4629      	mov	r1, r5
 800ee2c:	4620      	mov	r0, r4
 800ee2e:	f7fd fe05 	bl	800ca3c <aci_gap_set_authentication_requirement>
 800ee32:	4603      	mov	r3, r0
 800ee34:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800ee36:	4b09      	ldr	r3, [pc, #36]	@ (800ee5c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800ee38:	789b      	ldrb	r3, [r3, #2]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d003      	beq.n	800ee46 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 800ee3e:	f7fe f847 	bl	800ced0 <aci_gap_configure_filter_accept_list>
 800ee42:	4603      	mov	r3, r0
 800ee44:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 800ee46:	bf00      	nop
 800ee48:	371c      	adds	r7, #28
 800ee4a:	46bd      	mov	sp, r7
 800ee4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee4e:	bf00      	nop
 800ee50:	08011bd0 	.word	0x08011bd0
 800ee54:	08011be0 	.word	0x08011be0
 800ee58:	08011a0c 	.word	0x08011a0c
 800ee5c:	20001d5c 	.word	0x20001d5c
 800ee60:	0001b207 	.word	0x0001b207

0800ee64 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b08c      	sub	sp, #48	@ 0x30
 800ee68:	af08      	add	r7, sp, #32
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ee6e:	2392      	movs	r3, #146	@ 0x92
 800ee70:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800ee72:	4a12      	ldr	r2, [pc, #72]	@ (800eebc <Adv_Request+0x58>)
 800ee74:	79fb      	ldrb	r3, [r7, #7]
 800ee76:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	9306      	str	r3, [sp, #24]
 800ee7e:	2300      	movs	r3, #0
 800ee80:	9305      	str	r3, [sp, #20]
 800ee82:	2300      	movs	r3, #0
 800ee84:	9304      	str	r3, [sp, #16]
 800ee86:	2300      	movs	r3, #0
 800ee88:	9303      	str	r3, [sp, #12]
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	9302      	str	r3, [sp, #8]
 800ee8e:	2300      	movs	r3, #0
 800ee90:	9301      	str	r3, [sp, #4]
 800ee92:	2300      	movs	r3, #0
 800ee94:	9300      	str	r3, [sp, #0]
 800ee96:	2300      	movs	r3, #0
 800ee98:	22a0      	movs	r2, #160	@ 0xa0
 800ee9a:	2180      	movs	r1, #128	@ 0x80
 800ee9c:	2000      	movs	r0, #0
 800ee9e:	f7fd fc7f 	bl	800c7a0 <aci_gap_set_discoverable>
 800eea2:	4603      	mov	r3, r0
 800eea4:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800eea6:	4906      	ldr	r1, [pc, #24]	@ (800eec0 <Adv_Request+0x5c>)
 800eea8:	200a      	movs	r0, #10
 800eeaa:	f7fd ff9f 	bl	800cdec <aci_gap_update_adv_data>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800eeb2:	bf00      	nop
}
 800eeb4:	3710      	adds	r7, #16
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}
 800eeba:	bf00      	nop
 800eebc:	20001d5c 	.word	0x20001d5c
 800eec0:	2000005c 	.word	0x2000005c

0800eec4 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b086      	sub	sp, #24
 800eec8:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800eeca:	f7ff fd9f 	bl	800ea0c <LL_FLASH_GetUDN>
 800eece:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eed6:	d023      	beq.n	800ef20 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800eed8:	f7ff fdb0 	bl	800ea3c <LL_FLASH_GetSTCompanyID>
 800eedc:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800eede:	f7ff fda1 	bl	800ea24 <LL_FLASH_GetDeviceID>
 800eee2:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800eee4:	693b      	ldr	r3, [r7, #16]
 800eee6:	b2da      	uxtb	r2, r3
 800eee8:	4b16      	ldr	r3, [pc, #88]	@ (800ef44 <BleGetBdAddress+0x80>)
 800eeea:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	0a1b      	lsrs	r3, r3, #8
 800eef0:	b2da      	uxtb	r2, r3
 800eef2:	4b14      	ldr	r3, [pc, #80]	@ (800ef44 <BleGetBdAddress+0x80>)
 800eef4:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	b2da      	uxtb	r2, r3
 800eefa:	4b12      	ldr	r3, [pc, #72]	@ (800ef44 <BleGetBdAddress+0x80>)
 800eefc:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	b2da      	uxtb	r2, r3
 800ef02:	4b10      	ldr	r3, [pc, #64]	@ (800ef44 <BleGetBdAddress+0x80>)
 800ef04:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	0a1b      	lsrs	r3, r3, #8
 800ef0a:	b2da      	uxtb	r2, r3
 800ef0c:	4b0d      	ldr	r3, [pc, #52]	@ (800ef44 <BleGetBdAddress+0x80>)
 800ef0e:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	0c1b      	lsrs	r3, r3, #16
 800ef14:	b2da      	uxtb	r2, r3
 800ef16:	4b0b      	ldr	r3, [pc, #44]	@ (800ef44 <BleGetBdAddress+0x80>)
 800ef18:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800ef1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ef44 <BleGetBdAddress+0x80>)
 800ef1c:	617b      	str	r3, [r7, #20]
 800ef1e:	e00b      	b.n	800ef38 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800ef20:	2000      	movs	r0, #0
 800ef22:	f7ff fc8d 	bl	800e840 <OTP_Read>
 800ef26:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d002      	beq.n	800ef34 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	617b      	str	r3, [r7, #20]
 800ef32:	e001      	b.n	800ef38 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800ef34:	4b04      	ldr	r3, [pc, #16]	@ (800ef48 <BleGetBdAddress+0x84>)
 800ef36:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800ef38:	697b      	ldr	r3, [r7, #20]
}
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	3718      	adds	r7, #24
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	20001d54 	.word	0x20001d54
 800ef48:	08011bc8 	.word	0x08011bc8

0800ef4c <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800ef52:	4b0a      	ldr	r3, [pc, #40]	@ (800ef7c <Adv_Cancel+0x30>)
 800ef54:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ef58:	2b05      	cmp	r3, #5
 800ef5a:	d00a      	beq.n	800ef72 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800ef5c:	2392      	movs	r3, #146	@ 0x92
 800ef5e:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800ef60:	f7fd fbfa 	bl	800c758 <aci_gap_set_non_discoverable>
 800ef64:	4603      	mov	r3, r0
 800ef66:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ef68:	4b04      	ldr	r3, [pc, #16]	@ (800ef7c <Adv_Cancel+0x30>)
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800ef70:	bf00      	nop
 800ef72:	bf00      	nop
}
 800ef74:	3708      	adds	r7, #8
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
 800ef7a:	bf00      	nop
 800ef7c:	20001d5c 	.word	0x20001d5c

0800ef80 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b082      	sub	sp, #8
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800ef88:	2100      	movs	r1, #0
 800ef8a:	2002      	movs	r0, #2
 800ef8c:	f000 fef8 	bl	800fd80 <UTIL_SEQ_SetTask>

  return;
 800ef90:	bf00      	nop
}
 800ef92:	3708      	adds	r7, #8
 800ef94:	46bd      	mov	sp, r7
 800ef96:	bd80      	pop	{r7, pc}

0800ef98 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800efa0:	2001      	movs	r0, #1
 800efa2:	f000 ff59 	bl	800fe58 <UTIL_SEQ_SetEvt>

  return;
 800efa6:	bf00      	nop
}
 800efa8:	3708      	adds	r7, #8
 800efaa:	46bd      	mov	sp, r7
 800efac:	bd80      	pop	{r7, pc}

0800efae <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800efae:	b580      	push	{r7, lr}
 800efb0:	b082      	sub	sp, #8
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800efb6:	2001      	movs	r0, #1
 800efb8:	f000 ff6e 	bl	800fe98 <UTIL_SEQ_WaitEvt>

  return;
 800efbc:	bf00      	nop
}
 800efbe:	3708      	adds	r7, #8
 800efc0:	46bd      	mov	sp, r7
 800efc2:	bd80      	pop	{r7, pc}

0800efc4 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	685b      	ldr	r3, [r3, #4]
 800efd4:	3308      	adds	r3, #8
 800efd6:	4618      	mov	r0, r3
 800efd8:	f7fe fdd0 	bl	800db7c <SVCCTL_UserEvtRx>
 800efdc:	4603      	mov	r3, r0
 800efde:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800efe0:	7afb      	ldrb	r3, [r7, #11]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d003      	beq.n	800efee <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	2201      	movs	r2, #1
 800efea:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800efec:	e003      	b.n	800eff6 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	2200      	movs	r2, #0
 800eff2:	701a      	strb	r2, [r3, #0]
  return;
 800eff4:	bf00      	nop
}
 800eff6:	3710      	adds	r7, #16
 800eff8:	46bd      	mov	sp, r7
 800effa:	bd80      	pop	{r7, pc}

0800effc <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b084      	sub	sp, #16
 800f000:	af00      	add	r7, sp, #0
 800f002:	4603      	mov	r3, r0
 800f004:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800f006:	79fb      	ldrb	r3, [r7, #7]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d002      	beq.n	800f012 <BLE_StatusNot+0x16>
 800f00c:	2b01      	cmp	r3, #1
 800f00e:	d006      	beq.n	800f01e <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800f010:	e00b      	b.n	800f02a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800f012:	230f      	movs	r3, #15
 800f014:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800f016:	68f8      	ldr	r0, [r7, #12]
 800f018:	f000 fede 	bl	800fdd8 <UTIL_SEQ_PauseTask>
      break;
 800f01c:	e005      	b.n	800f02a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800f01e:	230f      	movs	r3, #15
 800f020:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800f022:	68f8      	ldr	r0, [r7, #12]
 800f024:	f000 fef8 	bl	800fe18 <UTIL_SEQ_ResumeTask>
      break;
 800f028:	bf00      	nop
  }

  return;
 800f02a:	bf00      	nop
}
 800f02c:	3710      	adds	r7, #16
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}

0800f032 <myTask_IMU>:
/* mySVC */
static void Custom_Mycharnotify_Update_Char(void);
static void Custom_Mycharnotify_Send_Notification(void);

/* USER CODE BEGIN PFP */
void myTask_IMU(void) {
 800f032:	b480      	push	{r7}
 800f034:	af00      	add	r7, sp, #0

	//nomal_power_code
//	LSM9DS1_ReadGyro();
//	LSM9DS1_ReadAccel();
//	LSM9DS1_ReadMag();
}
 800f036:	bf00      	nop
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <myTask_BLE>:

void myTask_BLE(void) {
 800f040:	b580      	push	{r7, lr}
 800f042:	b086      	sub	sp, #24
 800f044:	af00      	add	r7, sp, #0

	int16_t accel_x_int = (int16_t) (accel_x * 1000);
 800f046:	4b78      	ldr	r3, [pc, #480]	@ (800f228 <myTask_BLE+0x1e8>)
 800f048:	edd3 7a00 	vldr	s15, [r3]
 800f04c:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 800f22c <myTask_BLE+0x1ec>
 800f050:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f054:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f058:	ee17 3a90 	vmov	r3, s15
 800f05c:	82fb      	strh	r3, [r7, #22]
	int16_t accel_y_int = (int16_t) (accel_y * 1000);
 800f05e:	4b74      	ldr	r3, [pc, #464]	@ (800f230 <myTask_BLE+0x1f0>)
 800f060:	edd3 7a00 	vldr	s15, [r3]
 800f064:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 800f22c <myTask_BLE+0x1ec>
 800f068:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f06c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f070:	ee17 3a90 	vmov	r3, s15
 800f074:	82bb      	strh	r3, [r7, #20]
	int16_t accel_z_int = (int16_t) (accel_z * 1000);
 800f076:	4b6f      	ldr	r3, [pc, #444]	@ (800f234 <myTask_BLE+0x1f4>)
 800f078:	edd3 7a00 	vldr	s15, [r3]
 800f07c:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 800f22c <myTask_BLE+0x1ec>
 800f080:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f084:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f088:	ee17 3a90 	vmov	r3, s15
 800f08c:	827b      	strh	r3, [r7, #18]

	int16_t gyro_x_int = (int16_t) (gyro_x * 1000);
 800f08e:	4b6a      	ldr	r3, [pc, #424]	@ (800f238 <myTask_BLE+0x1f8>)
 800f090:	edd3 7a00 	vldr	s15, [r3]
 800f094:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800f22c <myTask_BLE+0x1ec>
 800f098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f09c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0a0:	ee17 3a90 	vmov	r3, s15
 800f0a4:	823b      	strh	r3, [r7, #16]
	int16_t gyro_y_int = (int16_t) (gyro_y * 1000);
 800f0a6:	4b65      	ldr	r3, [pc, #404]	@ (800f23c <myTask_BLE+0x1fc>)
 800f0a8:	edd3 7a00 	vldr	s15, [r3]
 800f0ac:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 800f22c <myTask_BLE+0x1ec>
 800f0b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f0b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0b8:	ee17 3a90 	vmov	r3, s15
 800f0bc:	81fb      	strh	r3, [r7, #14]
	int16_t gyro_z_int = (int16_t) (gyro_z * 1000);
 800f0be:	4b60      	ldr	r3, [pc, #384]	@ (800f240 <myTask_BLE+0x200>)
 800f0c0:	edd3 7a00 	vldr	s15, [r3]
 800f0c4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800f22c <myTask_BLE+0x1ec>
 800f0c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f0cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0d0:	ee17 3a90 	vmov	r3, s15
 800f0d4:	81bb      	strh	r3, [r7, #12]

//	int16_t mag_x_int = (int16_t) (mag_x * 1000);
//	int16_t mag_y_int = (int16_t) (mag_y * 1000);
//	int16_t mag_z_int = (int16_t) (mag_z * 1000);

	int16_t q0_int = (int16_t) (q0 * 1000);
 800f0d6:	4b5b      	ldr	r3, [pc, #364]	@ (800f244 <myTask_BLE+0x204>)
 800f0d8:	edd3 7a00 	vldr	s15, [r3]
 800f0dc:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800f22c <myTask_BLE+0x1ec>
 800f0e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f0e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0e8:	ee17 3a90 	vmov	r3, s15
 800f0ec:	817b      	strh	r3, [r7, #10]
	int16_t q1_int = (int16_t) (q1 * 1000);
 800f0ee:	4b56      	ldr	r3, [pc, #344]	@ (800f248 <myTask_BLE+0x208>)
 800f0f0:	edd3 7a00 	vldr	s15, [r3]
 800f0f4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800f22c <myTask_BLE+0x1ec>
 800f0f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f0fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f100:	ee17 3a90 	vmov	r3, s15
 800f104:	813b      	strh	r3, [r7, #8]
	int16_t q2_int = (int16_t) (q2 * 1000);
 800f106:	4b51      	ldr	r3, [pc, #324]	@ (800f24c <myTask_BLE+0x20c>)
 800f108:	edd3 7a00 	vldr	s15, [r3]
 800f10c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800f22c <myTask_BLE+0x1ec>
 800f110:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f118:	ee17 3a90 	vmov	r3, s15
 800f11c:	80fb      	strh	r3, [r7, #6]
	int16_t q3_int = (int16_t) (q3 * 1000);
 800f11e:	4b4c      	ldr	r3, [pc, #304]	@ (800f250 <myTask_BLE+0x210>)
 800f120:	edd3 7a00 	vldr	s15, [r3]
 800f124:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800f22c <myTask_BLE+0x1ec>
 800f128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f12c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f130:	ee17 3a90 	vmov	r3, s15
 800f134:	80bb      	strh	r3, [r7, #4]

	UpdateCharData[0] = (uint8_t) (accel_x_int >> 8);
 800f136:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f13a:	121b      	asrs	r3, r3, #8
 800f13c:	b21b      	sxth	r3, r3
 800f13e:	b2da      	uxtb	r2, r3
 800f140:	4b44      	ldr	r3, [pc, #272]	@ (800f254 <myTask_BLE+0x214>)
 800f142:	701a      	strb	r2, [r3, #0]
	UpdateCharData[1] = (uint8_t) (accel_x_int & 0xFF);
 800f144:	8afb      	ldrh	r3, [r7, #22]
 800f146:	b2da      	uxtb	r2, r3
 800f148:	4b42      	ldr	r3, [pc, #264]	@ (800f254 <myTask_BLE+0x214>)
 800f14a:	705a      	strb	r2, [r3, #1]
	UpdateCharData[2] = (uint8_t) (accel_y_int >> 8);
 800f14c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800f150:	121b      	asrs	r3, r3, #8
 800f152:	b21b      	sxth	r3, r3
 800f154:	b2da      	uxtb	r2, r3
 800f156:	4b3f      	ldr	r3, [pc, #252]	@ (800f254 <myTask_BLE+0x214>)
 800f158:	709a      	strb	r2, [r3, #2]
	UpdateCharData[3] = (uint8_t) (accel_y_int & 0xFF);
 800f15a:	8abb      	ldrh	r3, [r7, #20]
 800f15c:	b2da      	uxtb	r2, r3
 800f15e:	4b3d      	ldr	r3, [pc, #244]	@ (800f254 <myTask_BLE+0x214>)
 800f160:	70da      	strb	r2, [r3, #3]
	UpdateCharData[4] = (uint8_t) (accel_z_int >> 8);
 800f162:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f166:	121b      	asrs	r3, r3, #8
 800f168:	b21b      	sxth	r3, r3
 800f16a:	b2da      	uxtb	r2, r3
 800f16c:	4b39      	ldr	r3, [pc, #228]	@ (800f254 <myTask_BLE+0x214>)
 800f16e:	711a      	strb	r2, [r3, #4]
	UpdateCharData[5] = (uint8_t) (accel_z_int & 0xFF);
 800f170:	8a7b      	ldrh	r3, [r7, #18]
 800f172:	b2da      	uxtb	r2, r3
 800f174:	4b37      	ldr	r3, [pc, #220]	@ (800f254 <myTask_BLE+0x214>)
 800f176:	715a      	strb	r2, [r3, #5]

	UpdateCharData[6] = (uint8_t) (gyro_x_int >> 8);
 800f178:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f17c:	121b      	asrs	r3, r3, #8
 800f17e:	b21b      	sxth	r3, r3
 800f180:	b2da      	uxtb	r2, r3
 800f182:	4b34      	ldr	r3, [pc, #208]	@ (800f254 <myTask_BLE+0x214>)
 800f184:	719a      	strb	r2, [r3, #6]
	UpdateCharData[7] = (uint8_t) (gyro_x_int & 0xFF);
 800f186:	8a3b      	ldrh	r3, [r7, #16]
 800f188:	b2da      	uxtb	r2, r3
 800f18a:	4b32      	ldr	r3, [pc, #200]	@ (800f254 <myTask_BLE+0x214>)
 800f18c:	71da      	strb	r2, [r3, #7]
	UpdateCharData[8] = (uint8_t) (gyro_y_int >> 8);
 800f18e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f192:	121b      	asrs	r3, r3, #8
 800f194:	b21b      	sxth	r3, r3
 800f196:	b2da      	uxtb	r2, r3
 800f198:	4b2e      	ldr	r3, [pc, #184]	@ (800f254 <myTask_BLE+0x214>)
 800f19a:	721a      	strb	r2, [r3, #8]

	UpdateCharData[9] = (uint8_t) (gyro_y_int & 0xFF);
 800f19c:	89fb      	ldrh	r3, [r7, #14]
 800f19e:	b2da      	uxtb	r2, r3
 800f1a0:	4b2c      	ldr	r3, [pc, #176]	@ (800f254 <myTask_BLE+0x214>)
 800f1a2:	725a      	strb	r2, [r3, #9]
	UpdateCharData[10] = (uint8_t) (gyro_z_int >> 8);
 800f1a4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f1a8:	121b      	asrs	r3, r3, #8
 800f1aa:	b21b      	sxth	r3, r3
 800f1ac:	b2da      	uxtb	r2, r3
 800f1ae:	4b29      	ldr	r3, [pc, #164]	@ (800f254 <myTask_BLE+0x214>)
 800f1b0:	729a      	strb	r2, [r3, #10]
	UpdateCharData[11] = (uint8_t) (gyro_z_int & 0xFF);
 800f1b2:	89bb      	ldrh	r3, [r7, #12]
 800f1b4:	b2da      	uxtb	r2, r3
 800f1b6:	4b27      	ldr	r3, [pc, #156]	@ (800f254 <myTask_BLE+0x214>)
 800f1b8:	72da      	strb	r2, [r3, #11]

	UpdateCharData[12] = (uint8_t) (q0_int >> 8);
 800f1ba:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800f1be:	121b      	asrs	r3, r3, #8
 800f1c0:	b21b      	sxth	r3, r3
 800f1c2:	b2da      	uxtb	r2, r3
 800f1c4:	4b23      	ldr	r3, [pc, #140]	@ (800f254 <myTask_BLE+0x214>)
 800f1c6:	731a      	strb	r2, [r3, #12]
	UpdateCharData[13] = (uint8_t) (q0_int & 0xFF);
 800f1c8:	897b      	ldrh	r3, [r7, #10]
 800f1ca:	b2da      	uxtb	r2, r3
 800f1cc:	4b21      	ldr	r3, [pc, #132]	@ (800f254 <myTask_BLE+0x214>)
 800f1ce:	735a      	strb	r2, [r3, #13]
	UpdateCharData[14] = (uint8_t) (q1_int >> 8);
 800f1d0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800f1d4:	121b      	asrs	r3, r3, #8
 800f1d6:	b21b      	sxth	r3, r3
 800f1d8:	b2da      	uxtb	r2, r3
 800f1da:	4b1e      	ldr	r3, [pc, #120]	@ (800f254 <myTask_BLE+0x214>)
 800f1dc:	739a      	strb	r2, [r3, #14]
	UpdateCharData[15] = (uint8_t) (q1_int & 0xFF);
 800f1de:	893b      	ldrh	r3, [r7, #8]
 800f1e0:	b2da      	uxtb	r2, r3
 800f1e2:	4b1c      	ldr	r3, [pc, #112]	@ (800f254 <myTask_BLE+0x214>)
 800f1e4:	73da      	strb	r2, [r3, #15]
	UpdateCharData[16] = (uint8_t) (q2_int >> 8);
 800f1e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f1ea:	121b      	asrs	r3, r3, #8
 800f1ec:	b21b      	sxth	r3, r3
 800f1ee:	b2da      	uxtb	r2, r3
 800f1f0:	4b18      	ldr	r3, [pc, #96]	@ (800f254 <myTask_BLE+0x214>)
 800f1f2:	741a      	strb	r2, [r3, #16]
	UpdateCharData[17] = (uint8_t) (q2_int & 0xFF);
 800f1f4:	88fb      	ldrh	r3, [r7, #6]
 800f1f6:	b2da      	uxtb	r2, r3
 800f1f8:	4b16      	ldr	r3, [pc, #88]	@ (800f254 <myTask_BLE+0x214>)
 800f1fa:	745a      	strb	r2, [r3, #17]
	UpdateCharData[18] = (uint8_t) (q3_int >> 8);
 800f1fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f200:	121b      	asrs	r3, r3, #8
 800f202:	b21b      	sxth	r3, r3
 800f204:	b2da      	uxtb	r2, r3
 800f206:	4b13      	ldr	r3, [pc, #76]	@ (800f254 <myTask_BLE+0x214>)
 800f208:	749a      	strb	r2, [r3, #18]
	UpdateCharData[19] = (uint8_t) (q3_int & 0xFF);
 800f20a:	88bb      	ldrh	r3, [r7, #4]
 800f20c:	b2da      	uxtb	r2, r3
 800f20e:	4b11      	ldr	r3, [pc, #68]	@ (800f254 <myTask_BLE+0x214>)
 800f210:	74da      	strb	r2, [r3, #19]

	Custom_Mycharnotify_Update_Char();
 800f212:	f000 f859 	bl	800f2c8 <Custom_Mycharnotify_Update_Char>

	UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK_IMU, CFG_SCH_PRIO_0);
 800f216:	2100      	movs	r1, #0
 800f218:	2008      	movs	r0, #8
 800f21a:	f000 fdb1 	bl	800fd80 <UTIL_SEQ_SetTask>
//	UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK_BLE, CFG_SCH_PRIO_0);
}
 800f21e:	bf00      	nop
 800f220:	3718      	adds	r7, #24
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20000380 	.word	0x20000380
 800f22c:	447a0000 	.word	0x447a0000
 800f230:	20000384 	.word	0x20000384
 800f234:	20000388 	.word	0x20000388
 800f238:	2000038c 	.word	0x2000038c
 800f23c:	20000390 	.word	0x20000390
 800f240:	20000394 	.word	0x20000394
 800f244:	20000008 	.word	0x20000008
 800f248:	20000480 	.word	0x20000480
 800f24c:	20000484 	.word	0x20000484
 800f250:	20000488 	.word	0x20000488
 800f254:	20001de4 	.word	0x20001de4

0800f258 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800f258:	b480      	push	{r7}
 800f25a:	b083      	sub	sp, #12
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	781b      	ldrb	r3, [r3, #0]
 800f264:	2b03      	cmp	r3, #3
 800f266:	d80b      	bhi.n	800f280 <Custom_STM_App_Notification+0x28>
 800f268:	a201      	add	r2, pc, #4	@ (adr r2, 800f270 <Custom_STM_App_Notification+0x18>)
 800f26a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f26e:	bf00      	nop
 800f270:	0800f281 	.word	0x0800f281
 800f274:	0800f281 	.word	0x0800f281
 800f278:	0800f281 	.word	0x0800f281
 800f27c:	0800f281 	.word	0x0800f281

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800f280:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800f282:	bf00      	nop
}
 800f284:	370c      	adds	r7, #12
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr
 800f28e:	bf00      	nop

0800f290 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800f290:	b480      	push	{r7}
 800f292:	b083      	sub	sp, #12
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d002      	beq.n	800f2a6 <Custom_APP_Notification+0x16>
 800f2a0:	2b01      	cmp	r3, #1
 800f2a2:	d002      	beq.n	800f2aa <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800f2a4:	e002      	b.n	800f2ac <Custom_APP_Notification+0x1c>
      break;
 800f2a6:	bf00      	nop
 800f2a8:	e000      	b.n	800f2ac <Custom_APP_Notification+0x1c>
      break;
 800f2aa:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800f2ac:	bf00      	nop
}
 800f2ae:	370c      	adds	r7, #12
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b6:	4770      	bx	lr

0800f2b8 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800f2b8:	b480      	push	{r7}
 800f2ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800f2bc:	bf00      	nop
}
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c4:	4770      	bx	lr
	...

0800f2c8 <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

/* mySVC */
__USED void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b082      	sub	sp, #8
 800f2cc:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN Mycharnotify_UC_1*/
	updateflag = 1;
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END Mycharnotify_UC_1*/

  if (updateflag != 0)
 800f2d6:	79fb      	ldrb	r3, [r7, #7]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d004      	beq.n	800f2e6 <Custom_Mycharnotify_Update_Char+0x1e>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 800f2dc:	4904      	ldr	r1, [pc, #16]	@ (800f2f0 <Custom_Mycharnotify_Update_Char+0x28>)
 800f2de:	2001      	movs	r0, #1
 800f2e0:	f000 f960 	bl	800f5a4 <Custom_STM_App_Update_Char>
  }

  /* USER CODE BEGIN Mycharnotify_UC_Last*/

  /* USER CODE END Mycharnotify_UC_Last*/
  return;
 800f2e4:	bf00      	nop
 800f2e6:	bf00      	nop
}
 800f2e8:	3708      	adds	r7, #8
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
 800f2ee:	bf00      	nop
 800f2f0:	20001de4 	.word	0x20001de4

0800f2f4 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b08c      	sub	sp, #48	@ 0x30
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	3301      	adds	r3, #1
 800f306:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 800f308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f30a:	781b      	ldrb	r3, [r3, #0]
 800f30c:	2bff      	cmp	r3, #255	@ 0xff
 800f30e:	f040 808e 	bne.w	800f42e <Custom_STM_Event_Handler+0x13a>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800f312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f314:	3302      	adds	r3, #2
 800f316:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 800f318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f31a:	881b      	ldrh	r3, [r3, #0]
 800f31c:	b29b      	uxth	r3, r3
 800f31e:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800f322:	2b1a      	cmp	r3, #26
 800f324:	d87f      	bhi.n	800f426 <Custom_STM_Event_Handler+0x132>
 800f326:	a201      	add	r2, pc, #4	@ (adr r2, 800f32c <Custom_STM_Event_Handler+0x38>)
 800f328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f32c:	0800f399 	.word	0x0800f399
 800f330:	0800f427 	.word	0x0800f427
 800f334:	0800f427 	.word	0x0800f427
 800f338:	0800f427 	.word	0x0800f427
 800f33c:	0800f427 	.word	0x0800f427
 800f340:	0800f427 	.word	0x0800f427
 800f344:	0800f427 	.word	0x0800f427
 800f348:	0800f427 	.word	0x0800f427
 800f34c:	0800f427 	.word	0x0800f427
 800f350:	0800f427 	.word	0x0800f427
 800f354:	0800f427 	.word	0x0800f427
 800f358:	0800f427 	.word	0x0800f427
 800f35c:	0800f427 	.word	0x0800f427
 800f360:	0800f427 	.word	0x0800f427
 800f364:	0800f427 	.word	0x0800f427
 800f368:	0800f427 	.word	0x0800f427
 800f36c:	0800f427 	.word	0x0800f427
 800f370:	0800f427 	.word	0x0800f427
 800f374:	0800f427 	.word	0x0800f427
 800f378:	0800f427 	.word	0x0800f427
 800f37c:	0800f427 	.word	0x0800f427
 800f380:	0800f427 	.word	0x0800f427
 800f384:	0800f427 	.word	0x0800f427
 800f388:	0800f427 	.word	0x0800f427
 800f38c:	0800f427 	.word	0x0800f427
 800f390:	0800f427 	.word	0x0800f427
 800f394:	0800f409 	.word	0x0800f409
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800f398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f39a:	3302      	adds	r3, #2
 800f39c:	61fb      	str	r3, [r7, #28]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800f39e:	69fb      	ldr	r3, [r7, #28]
 800f3a0:	885b      	ldrh	r3, [r3, #2]
 800f3a2:	b29b      	uxth	r3, r3
 800f3a4:	461a      	mov	r2, r3
 800f3a6:	4b25      	ldr	r3, [pc, #148]	@ (800f43c <Custom_STM_Event_Handler+0x148>)
 800f3a8:	889b      	ldrh	r3, [r3, #4]
 800f3aa:	3302      	adds	r3, #2
 800f3ac:	429a      	cmp	r2, r3
 800f3ae:	d119      	bne.n	800f3e4 <Custom_STM_Event_Handler+0xf0>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */
            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 800f3b6:	69fb      	ldr	r3, [r7, #28]
 800f3b8:	7a1b      	ldrb	r3, [r3, #8]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d002      	beq.n	800f3c4 <Custom_STM_Event_Handler+0xd0>
 800f3be:	2b01      	cmp	r3, #1
 800f3c0:	d008      	beq.n	800f3d4 <Custom_STM_Event_Handler+0xe0>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 800f3c2:	e020      	b.n	800f406 <Custom_STM_Event_Handler+0x112>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 800f3c4:	2302      	movs	r3, #2
 800f3c6:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 800f3c8:	f107 0308 	add.w	r3, r7, #8
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f7ff ff43 	bl	800f258 <Custom_STM_App_Notification>
                break;
 800f3d2:	e018      	b.n	800f406 <Custom_STM_Event_Handler+0x112>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 800f3d8:	f107 0308 	add.w	r3, r7, #8
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7ff ff3b 	bl	800f258 <Custom_STM_App_Notification>
                break;
 800f3e2:	e010      	b.n	800f406 <Custom_STM_Event_Handler+0x112>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800f3e4:	69fb      	ldr	r3, [r7, #28]
 800f3e6:	885b      	ldrh	r3, [r3, #2]
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	461a      	mov	r2, r3
 800f3ec:	4b13      	ldr	r3, [pc, #76]	@ (800f43c <Custom_STM_Event_Handler+0x148>)
 800f3ee:	885b      	ldrh	r3, [r3, #2]
 800f3f0:	3301      	adds	r3, #1
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d119      	bne.n	800f42a <Custom_STM_Event_Handler+0x136>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800f3fc:	2101      	movs	r1, #1
 800f3fe:	4810      	ldr	r0, [pc, #64]	@ (800f440 <Custom_STM_Event_Handler+0x14c>)
 800f400:	f7f8 fe66 	bl	80080d0 <HAL_GPIO_TogglePin>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 800f404:	e011      	b.n	800f42a <Custom_STM_Event_Handler+0x136>
 800f406:	e010      	b.n	800f42a <Custom_STM_Event_Handler+0x136>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 800f408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f40a:	3302      	adds	r3, #2
 800f40c:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 800f40e:	2303      	movs	r3, #3
 800f410:	723b      	strb	r3, [r7, #8]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 800f412:	6a3b      	ldr	r3, [r7, #32]
 800f414:	881b      	ldrh	r3, [r3, #0]
 800f416:	b29b      	uxth	r3, r3
 800f418:	833b      	strh	r3, [r7, #24]
          Custom_STM_App_Notification(&Notification);
 800f41a:	f107 0308 	add.w	r3, r7, #8
 800f41e:	4618      	mov	r0, r3
 800f420:	f7ff ff1a 	bl	800f258 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 800f424:	e002      	b.n	800f42c <Custom_STM_Event_Handler+0x138>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800f426:	bf00      	nop
 800f428:	e002      	b.n	800f430 <Custom_STM_Event_Handler+0x13c>
          break;
 800f42a:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800f42c:	e000      	b.n	800f430 <Custom_STM_Event_Handler+0x13c>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800f42e:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800f430:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 800f434:	4618      	mov	r0, r3
 800f436:	3730      	adds	r7, #48	@ 0x30
 800f438:	46bd      	mov	sp, r7
 800f43a:	bd80      	pop	{r7, pc}
 800f43c:	20001fe4 	.word	0x20001fe4
 800f440:	48000400 	.word	0x48000400

0800f444 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b08c      	sub	sp, #48	@ 0x30
 800f448:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800f44a:	2392      	movs	r3, #146	@ 0x92
 800f44c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800f44e:	484f      	ldr	r0, [pc, #316]	@ (800f58c <SVCCTL_InitCustomSvc+0x148>)
 800f450:	f7fe fb7a 	bl	800db48 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 800f454:	2306      	movs	r3, #6
 800f456:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_MYSVC_UUID(uuid.Char_UUID_128);
 800f458:	238f      	movs	r3, #143	@ 0x8f
 800f45a:	713b      	strb	r3, [r7, #4]
 800f45c:	23e5      	movs	r3, #229	@ 0xe5
 800f45e:	717b      	strb	r3, [r7, #5]
 800f460:	23b3      	movs	r3, #179	@ 0xb3
 800f462:	71bb      	strb	r3, [r7, #6]
 800f464:	23d5      	movs	r3, #213	@ 0xd5
 800f466:	71fb      	strb	r3, [r7, #7]
 800f468:	232e      	movs	r3, #46	@ 0x2e
 800f46a:	723b      	strb	r3, [r7, #8]
 800f46c:	237f      	movs	r3, #127	@ 0x7f
 800f46e:	727b      	strb	r3, [r7, #9]
 800f470:	234a      	movs	r3, #74	@ 0x4a
 800f472:	72bb      	strb	r3, [r7, #10]
 800f474:	2398      	movs	r3, #152	@ 0x98
 800f476:	72fb      	strb	r3, [r7, #11]
 800f478:	232a      	movs	r3, #42	@ 0x2a
 800f47a:	733b      	strb	r3, [r7, #12]
 800f47c:	2348      	movs	r3, #72	@ 0x48
 800f47e:	737b      	strb	r3, [r7, #13]
 800f480:	237a      	movs	r3, #122	@ 0x7a
 800f482:	73bb      	strb	r3, [r7, #14]
 800f484:	23cc      	movs	r3, #204	@ 0xcc
 800f486:	73fb      	strb	r3, [r7, #15]
 800f488:	2300      	movs	r3, #0
 800f48a:	743b      	strb	r3, [r7, #16]
 800f48c:	2300      	movs	r3, #0
 800f48e:	747b      	strb	r3, [r7, #17]
 800f490:	2300      	movs	r3, #0
 800f492:	74bb      	strb	r3, [r7, #18]
 800f494:	2300      	movs	r3, #0
 800f496:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 800f498:	7dbb      	ldrb	r3, [r7, #22]
 800f49a:	1d39      	adds	r1, r7, #4
 800f49c:	4a3c      	ldr	r2, [pc, #240]	@ (800f590 <SVCCTL_InitCustomSvc+0x14c>)
 800f49e:	9200      	str	r2, [sp, #0]
 800f4a0:	2201      	movs	r2, #1
 800f4a2:	2002      	movs	r0, #2
 800f4a4:	f7fd fdc4 	bl	800d030 <aci_gatt_add_service>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 800f4ac:	2319      	movs	r3, #25
 800f4ae:	713b      	strb	r3, [r7, #4]
 800f4b0:	23ed      	movs	r3, #237	@ 0xed
 800f4b2:	717b      	strb	r3, [r7, #5]
 800f4b4:	2382      	movs	r3, #130	@ 0x82
 800f4b6:	71bb      	strb	r3, [r7, #6]
 800f4b8:	23ae      	movs	r3, #174	@ 0xae
 800f4ba:	71fb      	strb	r3, [r7, #7]
 800f4bc:	23ed      	movs	r3, #237	@ 0xed
 800f4be:	723b      	strb	r3, [r7, #8]
 800f4c0:	2321      	movs	r3, #33	@ 0x21
 800f4c2:	727b      	strb	r3, [r7, #9]
 800f4c4:	234c      	movs	r3, #76	@ 0x4c
 800f4c6:	72bb      	strb	r3, [r7, #10]
 800f4c8:	239d      	movs	r3, #157	@ 0x9d
 800f4ca:	72fb      	strb	r3, [r7, #11]
 800f4cc:	2341      	movs	r3, #65	@ 0x41
 800f4ce:	733b      	strb	r3, [r7, #12]
 800f4d0:	2345      	movs	r3, #69	@ 0x45
 800f4d2:	737b      	strb	r3, [r7, #13]
 800f4d4:	2322      	movs	r3, #34	@ 0x22
 800f4d6:	73bb      	strb	r3, [r7, #14]
 800f4d8:	238e      	movs	r3, #142	@ 0x8e
 800f4da:	73fb      	strb	r3, [r7, #15]
 800f4dc:	2300      	movs	r3, #0
 800f4de:	743b      	strb	r3, [r7, #16]
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	747b      	strb	r3, [r7, #17]
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	74bb      	strb	r3, [r7, #18]
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800f4ec:	4b28      	ldr	r3, [pc, #160]	@ (800f590 <SVCCTL_InitCustomSvc+0x14c>)
 800f4ee:	8818      	ldrh	r0, [r3, #0]
 800f4f0:	4b28      	ldr	r3, [pc, #160]	@ (800f594 <SVCCTL_InitCustomSvc+0x150>)
 800f4f2:	881b      	ldrh	r3, [r3, #0]
 800f4f4:	1d3a      	adds	r2, r7, #4
 800f4f6:	4928      	ldr	r1, [pc, #160]	@ (800f598 <SVCCTL_InitCustomSvc+0x154>)
 800f4f8:	9105      	str	r1, [sp, #20]
 800f4fa:	2100      	movs	r1, #0
 800f4fc:	9104      	str	r1, [sp, #16]
 800f4fe:	2110      	movs	r1, #16
 800f500:	9103      	str	r1, [sp, #12]
 800f502:	2101      	movs	r1, #1
 800f504:	9102      	str	r1, [sp, #8]
 800f506:	2100      	movs	r1, #0
 800f508:	9101      	str	r1, [sp, #4]
 800f50a:	2108      	movs	r1, #8
 800f50c:	9100      	str	r1, [sp, #0]
 800f50e:	2102      	movs	r1, #2
 800f510:	f7fd fe64 	bl	800d1dc <aci_gatt_add_char>
 800f514:	4603      	mov	r3, r0
 800f516:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 800f518:	2300      	movs	r3, #0
 800f51a:	713b      	strb	r3, [r7, #4]
 800f51c:	2300      	movs	r3, #0
 800f51e:	717b      	strb	r3, [r7, #5]
 800f520:	2300      	movs	r3, #0
 800f522:	71bb      	strb	r3, [r7, #6]
 800f524:	2300      	movs	r3, #0
 800f526:	71fb      	strb	r3, [r7, #7]
 800f528:	2300      	movs	r3, #0
 800f52a:	723b      	strb	r3, [r7, #8]
 800f52c:	2300      	movs	r3, #0
 800f52e:	727b      	strb	r3, [r7, #9]
 800f530:	2300      	movs	r3, #0
 800f532:	72bb      	strb	r3, [r7, #10]
 800f534:	2300      	movs	r3, #0
 800f536:	72fb      	strb	r3, [r7, #11]
 800f538:	2300      	movs	r3, #0
 800f53a:	733b      	strb	r3, [r7, #12]
 800f53c:	2300      	movs	r3, #0
 800f53e:	737b      	strb	r3, [r7, #13]
 800f540:	2300      	movs	r3, #0
 800f542:	73bb      	strb	r3, [r7, #14]
 800f544:	2300      	movs	r3, #0
 800f546:	73fb      	strb	r3, [r7, #15]
 800f548:	2300      	movs	r3, #0
 800f54a:	743b      	strb	r3, [r7, #16]
 800f54c:	2300      	movs	r3, #0
 800f54e:	747b      	strb	r3, [r7, #17]
 800f550:	2301      	movs	r3, #1
 800f552:	74bb      	strb	r3, [r7, #18]
 800f554:	2300      	movs	r3, #0
 800f556:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800f558:	4b0d      	ldr	r3, [pc, #52]	@ (800f590 <SVCCTL_InitCustomSvc+0x14c>)
 800f55a:	8818      	ldrh	r0, [r3, #0]
 800f55c:	4b0f      	ldr	r3, [pc, #60]	@ (800f59c <SVCCTL_InitCustomSvc+0x158>)
 800f55e:	881b      	ldrh	r3, [r3, #0]
 800f560:	1d3a      	adds	r2, r7, #4
 800f562:	490f      	ldr	r1, [pc, #60]	@ (800f5a0 <SVCCTL_InitCustomSvc+0x15c>)
 800f564:	9105      	str	r1, [sp, #20]
 800f566:	2100      	movs	r1, #0
 800f568:	9104      	str	r1, [sp, #16]
 800f56a:	2110      	movs	r1, #16
 800f56c:	9103      	str	r1, [sp, #12]
 800f56e:	2107      	movs	r1, #7
 800f570:	9102      	str	r1, [sp, #8]
 800f572:	2100      	movs	r1, #0
 800f574:	9101      	str	r1, [sp, #4]
 800f576:	2110      	movs	r1, #16
 800f578:	9100      	str	r1, [sp, #0]
 800f57a:	2102      	movs	r1, #2
 800f57c:	f7fd fe2e 	bl	800d1dc <aci_gatt_add_char>
 800f580:	4603      	mov	r3, r0
 800f582:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800f584:	bf00      	nop
}
 800f586:	3718      	adds	r7, #24
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	0800f2f5 	.word	0x0800f2f5
 800f590:	20001fe4 	.word	0x20001fe4
 800f594:	20000066 	.word	0x20000066
 800f598:	20001fe6 	.word	0x20001fe6
 800f59c:	20000068 	.word	0x20000068
 800f5a0:	20001fe8 	.word	0x20001fe8

0800f5a4 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b086      	sub	sp, #24
 800f5a8:	af02      	add	r7, sp, #8
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	6039      	str	r1, [r7, #0]
 800f5ae:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800f5b0:	2392      	movs	r3, #146	@ 0x92
 800f5b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 800f5b4:	79fb      	ldrb	r3, [r7, #7]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d002      	beq.n	800f5c0 <Custom_STM_App_Update_Char+0x1c>
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d01a      	beq.n	800f5f4 <Custom_STM_App_Update_Char+0x50>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 800f5be:	e029      	b.n	800f614 <Custom_STM_App_Update_Char+0x70>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800f5c0:	4b17      	ldr	r3, [pc, #92]	@ (800f620 <Custom_STM_App_Update_Char+0x7c>)
 800f5c2:	8818      	ldrh	r0, [r3, #0]
 800f5c4:	4b16      	ldr	r3, [pc, #88]	@ (800f620 <Custom_STM_App_Update_Char+0x7c>)
 800f5c6:	8859      	ldrh	r1, [r3, #2]
 800f5c8:	4b16      	ldr	r3, [pc, #88]	@ (800f624 <Custom_STM_App_Update_Char+0x80>)
 800f5ca:	881b      	ldrh	r3, [r3, #0]
 800f5cc:	b2da      	uxtb	r2, r3
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	9300      	str	r3, [sp, #0]
 800f5d2:	4613      	mov	r3, r2
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f7fd ff09 	bl	800d3ec <aci_gatt_update_char_value>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	73fb      	strb	r3, [r7, #15]
      test4 = test4+1;
 800f5de:	4b12      	ldr	r3, [pc, #72]	@ (800f628 <Custom_STM_App_Update_Char+0x84>)
 800f5e0:	edd3 7a00 	vldr	s15, [r3]
 800f5e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f5e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f5ec:	4b0e      	ldr	r3, [pc, #56]	@ (800f628 <Custom_STM_App_Update_Char+0x84>)
 800f5ee:	edc3 7a00 	vstr	s15, [r3]
      break;
 800f5f2:	e00f      	b.n	800f614 <Custom_STM_App_Update_Char+0x70>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800f5f4:	4b0a      	ldr	r3, [pc, #40]	@ (800f620 <Custom_STM_App_Update_Char+0x7c>)
 800f5f6:	8818      	ldrh	r0, [r3, #0]
 800f5f8:	4b09      	ldr	r3, [pc, #36]	@ (800f620 <Custom_STM_App_Update_Char+0x7c>)
 800f5fa:	8899      	ldrh	r1, [r3, #4]
 800f5fc:	4b0b      	ldr	r3, [pc, #44]	@ (800f62c <Custom_STM_App_Update_Char+0x88>)
 800f5fe:	881b      	ldrh	r3, [r3, #0]
 800f600:	b2da      	uxtb	r2, r3
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	9300      	str	r3, [sp, #0]
 800f606:	4613      	mov	r3, r2
 800f608:	2200      	movs	r2, #0
 800f60a:	f7fd feef 	bl	800d3ec <aci_gatt_update_char_value>
 800f60e:	4603      	mov	r3, r0
 800f610:	73fb      	strb	r3, [r7, #15]
      break;
 800f612:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 800f614:	7bfb      	ldrb	r3, [r7, #15]
}
 800f616:	4618      	mov	r0, r3
 800f618:	3710      	adds	r7, #16
 800f61a:	46bd      	mov	sp, r7
 800f61c:	bd80      	pop	{r7, pc}
 800f61e:	bf00      	nop
 800f620:	20001fe4 	.word	0x20001fe4
 800f624:	20000066 	.word	0x20000066
 800f628:	20001fec 	.word	0x20001fec
 800f62c:	20000068 	.word	0x20000068

0800f630 <LL_PWR_EnableBootC2>:
{
 800f630:	b480      	push	{r7}
 800f632:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800f634:	4b05      	ldr	r3, [pc, #20]	@ (800f64c <LL_PWR_EnableBootC2+0x1c>)
 800f636:	68db      	ldr	r3, [r3, #12]
 800f638:	4a04      	ldr	r2, [pc, #16]	@ (800f64c <LL_PWR_EnableBootC2+0x1c>)
 800f63a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f63e:	60d3      	str	r3, [r2, #12]
}
 800f640:	bf00      	nop
 800f642:	46bd      	mov	sp, r7
 800f644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f648:	4770      	bx	lr
 800f64a:	bf00      	nop
 800f64c:	58000400 	.word	0x58000400

0800f650 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800f650:	b480      	push	{r7}
 800f652:	b083      	sub	sp, #12
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800f658:	4b06      	ldr	r3, [pc, #24]	@ (800f674 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800f65a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800f65e:	4905      	ldr	r1, [pc, #20]	@ (800f674 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	4313      	orrs	r3, r2
 800f664:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800f668:	bf00      	nop
 800f66a:	370c      	adds	r7, #12
 800f66c:	46bd      	mov	sp, r7
 800f66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f672:	4770      	bx	lr
 800f674:	58000800 	.word	0x58000800

0800f678 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800f678:	b480      	push	{r7}
 800f67a:	b083      	sub	sp, #12
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800f680:	4b05      	ldr	r3, [pc, #20]	@ (800f698 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800f682:	6a1a      	ldr	r2, [r3, #32]
 800f684:	4904      	ldr	r1, [pc, #16]	@ (800f698 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4313      	orrs	r3, r2
 800f68a:	620b      	str	r3, [r1, #32]
}
 800f68c:	bf00      	nop
 800f68e:	370c      	adds	r7, #12
 800f690:	46bd      	mov	sp, r7
 800f692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f696:	4770      	bx	lr
 800f698:	58000800 	.word	0x58000800

0800f69c <LL_AHB3_GRP1_EnableClock>:
{
 800f69c:	b480      	push	{r7}
 800f69e:	b085      	sub	sp, #20
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800f6a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f6aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	4313      	orrs	r3, r2
 800f6b2:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800f6b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	4013      	ands	r3, r2
 800f6be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
}
 800f6c2:	bf00      	nop
 800f6c4:	3714      	adds	r7, #20
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6cc:	4770      	bx	lr

0800f6ce <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800f6ce:	b480      	push	{r7}
 800f6d0:	b085      	sub	sp, #20
 800f6d2:	af00      	add	r7, sp, #0
 800f6d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800f6d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6da:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800f6de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	4313      	orrs	r3, r2
 800f6e6:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800f6ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6ee:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	4013      	ands	r3, r2
 800f6f6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
}
 800f6fa:	bf00      	nop
 800f6fc:	3714      	adds	r7, #20
 800f6fe:	46bd      	mov	sp, r7
 800f700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f704:	4770      	bx	lr

0800f706 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800f706:	b480      	push	{r7}
 800f708:	b083      	sub	sp, #12
 800f70a:	af00      	add	r7, sp, #0
 800f70c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	601a      	str	r2, [r3, #0]
}
 800f71a:	bf00      	nop
 800f71c:	370c      	adds	r7, #12
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr

0800f726 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800f726:	b480      	push	{r7}
 800f728:	b083      	sub	sp, #12
 800f72a:	af00      	add	r7, sp, #0
 800f72c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f043 0201 	orr.w	r2, r3, #1
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	601a      	str	r2, [r3, #0]
}
 800f73a:	bf00      	nop
 800f73c:	370c      	adds	r7, #12
 800f73e:	46bd      	mov	sp, r7
 800f740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f744:	4770      	bx	lr

0800f746 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800f746:	b480      	push	{r7}
 800f748:	b083      	sub	sp, #12
 800f74a:	af00      	add	r7, sp, #0
 800f74c:	6078      	str	r0, [r7, #4]
 800f74e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	685a      	ldr	r2, [r3, #4]
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	041b      	lsls	r3, r3, #16
 800f758:	43db      	mvns	r3, r3
 800f75a:	401a      	ands	r2, r3
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	605a      	str	r2, [r3, #4]
}
 800f760:	bf00      	nop
 800f762:	370c      	adds	r7, #12
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr

0800f76c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b083      	sub	sp, #12
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
 800f774:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	685a      	ldr	r2, [r3, #4]
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	041b      	lsls	r3, r3, #16
 800f77e:	431a      	orrs	r2, r3
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	605a      	str	r2, [r3, #4]
}
 800f784:	bf00      	nop
 800f786:	370c      	adds	r7, #12
 800f788:	46bd      	mov	sp, r7
 800f78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78e:	4770      	bx	lr

0800f790 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800f790:	b480      	push	{r7}
 800f792:	b083      	sub	sp, #12
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	685a      	ldr	r2, [r3, #4]
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	43db      	mvns	r3, r3
 800f7a2:	401a      	ands	r2, r3
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	605a      	str	r2, [r3, #4]
}
 800f7a8:	bf00      	nop
 800f7aa:	370c      	adds	r7, #12
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b2:	4770      	bx	lr

0800f7b4 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800f7b4:	b480      	push	{r7}
 800f7b6:	b083      	sub	sp, #12
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
 800f7bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	683a      	ldr	r2, [r7, #0]
 800f7c2:	609a      	str	r2, [r3, #8]
}
 800f7c4:	bf00      	nop
 800f7c6:	370c      	adds	r7, #12
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ce:	4770      	bx	lr

0800f7d0 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b083      	sub	sp, #12
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
 800f7d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	041a      	lsls	r2, r3, #16
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	609a      	str	r2, [r3, #8]
}
 800f7e2:	bf00      	nop
 800f7e4:	370c      	adds	r7, #12
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ec:	4770      	bx	lr

0800f7ee <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800f7ee:	b480      	push	{r7}
 800f7f0:	b083      	sub	sp, #12
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
 800f7f6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	68da      	ldr	r2, [r3, #12]
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	4013      	ands	r3, r2
 800f800:	683a      	ldr	r2, [r7, #0]
 800f802:	429a      	cmp	r2, r3
 800f804:	d101      	bne.n	800f80a <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800f806:	2301      	movs	r3, #1
 800f808:	e000      	b.n	800f80c <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800f80a:	2300      	movs	r3, #0
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	370c      	adds	r7, #12
 800f810:	46bd      	mov	sp, r7
 800f812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f816:	4770      	bx	lr

0800f818 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800f818:	b480      	push	{r7}
 800f81a:	b083      	sub	sp, #12
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	69da      	ldr	r2, [r3, #28]
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	4013      	ands	r3, r2
 800f82a:	683a      	ldr	r2, [r7, #0]
 800f82c:	429a      	cmp	r2, r3
 800f82e:	d101      	bne.n	800f834 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800f830:	2301      	movs	r3, #1
 800f832:	e000      	b.n	800f836 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800f834:	2300      	movs	r3, #0
}
 800f836:	4618      	mov	r0, r3
 800f838:	370c      	adds	r7, #12
 800f83a:	46bd      	mov	sp, r7
 800f83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f840:	4770      	bx	lr
	...

0800f844 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800f844:	b580      	push	{r7, lr}
 800f846:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800f848:	2102      	movs	r1, #2
 800f84a:	4818      	ldr	r0, [pc, #96]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f84c:	f7ff ffe4 	bl	800f818 <LL_C2_IPCC_IsActiveFlag_CHx>
 800f850:	4603      	mov	r3, r0
 800f852:	2b00      	cmp	r3, #0
 800f854:	d008      	beq.n	800f868 <HW_IPCC_Rx_Handler+0x24>
 800f856:	4b15      	ldr	r3, [pc, #84]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f858:	685b      	ldr	r3, [r3, #4]
 800f85a:	f003 0302 	and.w	r3, r3, #2
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d102      	bne.n	800f868 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800f862:	f000 f8d5 	bl	800fa10 <HW_IPCC_SYS_EvtHandler>
 800f866:	e01e      	b.n	800f8a6 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800f868:	2101      	movs	r1, #1
 800f86a:	4810      	ldr	r0, [pc, #64]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f86c:	f7ff ffd4 	bl	800f818 <LL_C2_IPCC_IsActiveFlag_CHx>
 800f870:	4603      	mov	r3, r0
 800f872:	2b00      	cmp	r3, #0
 800f874:	d008      	beq.n	800f888 <HW_IPCC_Rx_Handler+0x44>
 800f876:	4b0d      	ldr	r3, [pc, #52]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	f003 0301 	and.w	r3, r3, #1
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d102      	bne.n	800f888 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800f882:	f000 f889 	bl	800f998 <HW_IPCC_BLE_EvtHandler>
 800f886:	e00e      	b.n	800f8a6 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800f888:	2108      	movs	r1, #8
 800f88a:	4808      	ldr	r0, [pc, #32]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f88c:	f7ff ffc4 	bl	800f818 <LL_C2_IPCC_IsActiveFlag_CHx>
 800f890:	4603      	mov	r3, r0
 800f892:	2b00      	cmp	r3, #0
 800f894:	d008      	beq.n	800f8a8 <HW_IPCC_Rx_Handler+0x64>
 800f896:	4b05      	ldr	r3, [pc, #20]	@ (800f8ac <HW_IPCC_Rx_Handler+0x68>)
 800f898:	685b      	ldr	r3, [r3, #4]
 800f89a:	f003 0308 	and.w	r3, r3, #8
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d102      	bne.n	800f8a8 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800f8a2:	f000 f901 	bl	800faa8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800f8a6:	bf00      	nop
 800f8a8:	bf00      	nop
}
 800f8aa:	bd80      	pop	{r7, pc}
 800f8ac:	58000c00 	.word	0x58000c00

0800f8b0 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800f8b4:	2102      	movs	r1, #2
 800f8b6:	4818      	ldr	r0, [pc, #96]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f8b8:	f7ff ff99 	bl	800f7ee <LL_C1_IPCC_IsActiveFlag_CHx>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d108      	bne.n	800f8d4 <HW_IPCC_Tx_Handler+0x24>
 800f8c2:	4b15      	ldr	r3, [pc, #84]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f8c4:	685b      	ldr	r3, [r3, #4]
 800f8c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d102      	bne.n	800f8d4 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800f8ce:	f000 f893 	bl	800f9f8 <HW_IPCC_SYS_CmdEvtHandler>
 800f8d2:	e01e      	b.n	800f912 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800f8d4:	2108      	movs	r1, #8
 800f8d6:	4810      	ldr	r0, [pc, #64]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f8d8:	f7ff ff89 	bl	800f7ee <LL_C1_IPCC_IsActiveFlag_CHx>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d108      	bne.n	800f8f4 <HW_IPCC_Tx_Handler+0x44>
 800f8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d102      	bne.n	800f8f4 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800f8ee:	f000 f8bd 	bl	800fa6c <HW_IPCC_MM_FreeBufHandler>
 800f8f2:	e00e      	b.n	800f912 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800f8f4:	2120      	movs	r1, #32
 800f8f6:	4808      	ldr	r0, [pc, #32]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f8f8:	f7ff ff79 	bl	800f7ee <LL_C1_IPCC_IsActiveFlag_CHx>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d108      	bne.n	800f914 <HW_IPCC_Tx_Handler+0x64>
 800f902:	4b05      	ldr	r3, [pc, #20]	@ (800f918 <HW_IPCC_Tx_Handler+0x68>)
 800f904:	685b      	ldr	r3, [r3, #4]
 800f906:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d102      	bne.n	800f914 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800f90e:	f000 f84f 	bl	800f9b0 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800f912:	bf00      	nop
 800f914:	bf00      	nop
}
 800f916:	bd80      	pop	{r7, pc}
 800f918:	58000c00 	.word	0x58000c00

0800f91c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800f920:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800f924:	f7ff fed3 	bl	800f6ce <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800f928:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f92c:	f7ff fea4 	bl	800f678 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800f930:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f934:	f7ff fe8c 	bl	800f650 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800f938:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800f93a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800f93c:	f7ff fe78 	bl	800f630 <LL_PWR_EnableBootC2>

  return;
 800f940:	bf00      	nop
}
 800f942:	bd80      	pop	{r7, pc}

0800f944 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800f944:	b580      	push	{r7, lr}
 800f946:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800f948:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800f94c:	f7ff fea6 	bl	800f69c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800f950:	4806      	ldr	r0, [pc, #24]	@ (800f96c <HW_IPCC_Init+0x28>)
 800f952:	f7ff fee8 	bl	800f726 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800f956:	4805      	ldr	r0, [pc, #20]	@ (800f96c <HW_IPCC_Init+0x28>)
 800f958:	f7ff fed5 	bl	800f706 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800f95c:	202c      	movs	r0, #44	@ 0x2c
 800f95e:	f7f7 ff08 	bl	8007772 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800f962:	202d      	movs	r0, #45	@ 0x2d
 800f964:	f7f7 ff05 	bl	8007772 <HAL_NVIC_EnableIRQ>

  return;
 800f968:	bf00      	nop
}
 800f96a:	bd80      	pop	{r7, pc}
 800f96c:	58000c00 	.word	0x58000c00

0800f970 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800f974:	2101      	movs	r1, #1
 800f976:	4802      	ldr	r0, [pc, #8]	@ (800f980 <HW_IPCC_BLE_Init+0x10>)
 800f978:	f7ff ff0a 	bl	800f790 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800f97c:	bf00      	nop
}
 800f97e:	bd80      	pop	{r7, pc}
 800f980:	58000c00 	.word	0x58000c00

0800f984 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800f984:	b580      	push	{r7, lr}
 800f986:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800f988:	2101      	movs	r1, #1
 800f98a:	4802      	ldr	r0, [pc, #8]	@ (800f994 <HW_IPCC_BLE_SendCmd+0x10>)
 800f98c:	f7ff ff20 	bl	800f7d0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800f990:	bf00      	nop
}
 800f992:	bd80      	pop	{r7, pc}
 800f994:	58000c00 	.word	0x58000c00

0800f998 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800f998:	b580      	push	{r7, lr}
 800f99a:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800f99c:	f7fe fd98 	bl	800e4d0 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800f9a0:	2101      	movs	r1, #1
 800f9a2:	4802      	ldr	r0, [pc, #8]	@ (800f9ac <HW_IPCC_BLE_EvtHandler+0x14>)
 800f9a4:	f7ff ff06 	bl	800f7b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800f9a8:	bf00      	nop
}
 800f9aa:	bd80      	pop	{r7, pc}
 800f9ac:	58000c00 	.word	0x58000c00

0800f9b0 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800f9b4:	2120      	movs	r1, #32
 800f9b6:	4803      	ldr	r0, [pc, #12]	@ (800f9c4 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800f9b8:	f7ff fed8 	bl	800f76c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800f9bc:	f7fe fdb8 	bl	800e530 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800f9c0:	bf00      	nop
}
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	58000c00 	.word	0x58000c00

0800f9c8 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800f9cc:	2102      	movs	r1, #2
 800f9ce:	4802      	ldr	r0, [pc, #8]	@ (800f9d8 <HW_IPCC_SYS_Init+0x10>)
 800f9d0:	f7ff fede 	bl	800f790 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800f9d4:	bf00      	nop
}
 800f9d6:	bd80      	pop	{r7, pc}
 800f9d8:	58000c00 	.word	0x58000c00

0800f9dc <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800f9e0:	2102      	movs	r1, #2
 800f9e2:	4804      	ldr	r0, [pc, #16]	@ (800f9f4 <HW_IPCC_SYS_SendCmd+0x18>)
 800f9e4:	f7ff fef4 	bl	800f7d0 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800f9e8:	2102      	movs	r1, #2
 800f9ea:	4802      	ldr	r0, [pc, #8]	@ (800f9f4 <HW_IPCC_SYS_SendCmd+0x18>)
 800f9ec:	f7ff feab 	bl	800f746 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800f9f0:	bf00      	nop
}
 800f9f2:	bd80      	pop	{r7, pc}
 800f9f4:	58000c00 	.word	0x58000c00

0800f9f8 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800f9fc:	2102      	movs	r1, #2
 800f9fe:	4803      	ldr	r0, [pc, #12]	@ (800fa0c <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800fa00:	f7ff feb4 	bl	800f76c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800fa04:	f7fe fde4 	bl	800e5d0 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800fa08:	bf00      	nop
}
 800fa0a:	bd80      	pop	{r7, pc}
 800fa0c:	58000c00 	.word	0x58000c00

0800fa10 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800fa14:	f7fe fdf2 	bl	800e5fc <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800fa18:	2102      	movs	r1, #2
 800fa1a:	4802      	ldr	r0, [pc, #8]	@ (800fa24 <HW_IPCC_SYS_EvtHandler+0x14>)
 800fa1c:	f7ff feca 	bl	800f7b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800fa20:	bf00      	nop
}
 800fa22:	bd80      	pop	{r7, pc}
 800fa24:	58000c00 	.word	0x58000c00

0800fa28 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b082      	sub	sp, #8
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800fa30:	2108      	movs	r1, #8
 800fa32:	480c      	ldr	r0, [pc, #48]	@ (800fa64 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800fa34:	f7ff fedb 	bl	800f7ee <LL_C1_IPCC_IsActiveFlag_CHx>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d007      	beq.n	800fa4e <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800fa3e:	4a0a      	ldr	r2, [pc, #40]	@ (800fa68 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800fa44:	2108      	movs	r1, #8
 800fa46:	4807      	ldr	r0, [pc, #28]	@ (800fa64 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800fa48:	f7ff fe7d 	bl	800f746 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800fa4c:	e006      	b.n	800fa5c <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800fa52:	2108      	movs	r1, #8
 800fa54:	4803      	ldr	r0, [pc, #12]	@ (800fa64 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800fa56:	f7ff febb 	bl	800f7d0 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800fa5a:	bf00      	nop
}
 800fa5c:	3708      	adds	r7, #8
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}
 800fa62:	bf00      	nop
 800fa64:	58000c00 	.word	0x58000c00
 800fa68:	20001ff0 	.word	0x20001ff0

0800fa6c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800fa70:	2108      	movs	r1, #8
 800fa72:	4806      	ldr	r0, [pc, #24]	@ (800fa8c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800fa74:	f7ff fe7a 	bl	800f76c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800fa78:	4b05      	ldr	r3, [pc, #20]	@ (800fa90 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800fa7e:	2108      	movs	r1, #8
 800fa80:	4802      	ldr	r0, [pc, #8]	@ (800fa8c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800fa82:	f7ff fea5 	bl	800f7d0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800fa86:	bf00      	nop
}
 800fa88:	bd80      	pop	{r7, pc}
 800fa8a:	bf00      	nop
 800fa8c:	58000c00 	.word	0x58000c00
 800fa90:	20001ff0 	.word	0x20001ff0

0800fa94 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800fa98:	2108      	movs	r1, #8
 800fa9a:	4802      	ldr	r0, [pc, #8]	@ (800faa4 <HW_IPCC_TRACES_Init+0x10>)
 800fa9c:	f7ff fe78 	bl	800f790 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800faa0:	bf00      	nop
}
 800faa2:	bd80      	pop	{r7, pc}
 800faa4:	58000c00 	.word	0x58000c00

0800faa8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800faac:	f7fe fe4e 	bl	800e74c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800fab0:	2108      	movs	r1, #8
 800fab2:	4802      	ldr	r0, [pc, #8]	@ (800fabc <HW_IPCC_TRACES_EvtHandler+0x14>)
 800fab4:	f7ff fe7e 	bl	800f7b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800fab8:	bf00      	nop
}
 800faba:	bd80      	pop	{r7, pc}
 800fabc:	58000c00 	.word	0x58000c00

0800fac0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800fac0:	b480      	push	{r7}
 800fac2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800fac4:	4b05      	ldr	r3, [pc, #20]	@ (800fadc <UTIL_LPM_Init+0x1c>)
 800fac6:	2200      	movs	r2, #0
 800fac8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800faca:	4b05      	ldr	r3, [pc, #20]	@ (800fae0 <UTIL_LPM_Init+0x20>)
 800facc:	2200      	movs	r2, #0
 800face:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800fad0:	bf00      	nop
 800fad2:	46bd      	mov	sp, r7
 800fad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad8:	4770      	bx	lr
 800fada:	bf00      	nop
 800fadc:	20001ff4 	.word	0x20001ff4
 800fae0:	20001ff8 	.word	0x20001ff8

0800fae4 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800fae4:	b480      	push	{r7}
 800fae6:	b087      	sub	sp, #28
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
 800faec:	460b      	mov	r3, r1
 800faee:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800faf0:	f3ef 8310 	mrs	r3, PRIMASK
 800faf4:	613b      	str	r3, [r7, #16]
  return(result);
 800faf6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800faf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fafa:	b672      	cpsid	i
}
 800fafc:	bf00      	nop
  
  switch(state)
 800fafe:	78fb      	ldrb	r3, [r7, #3]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d008      	beq.n	800fb16 <UTIL_LPM_SetOffMode+0x32>
 800fb04:	2b01      	cmp	r3, #1
 800fb06:	d10e      	bne.n	800fb26 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800fb08:	4b0d      	ldr	r3, [pc, #52]	@ (800fb40 <UTIL_LPM_SetOffMode+0x5c>)
 800fb0a:	681a      	ldr	r2, [r3, #0]
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	4313      	orrs	r3, r2
 800fb10:	4a0b      	ldr	r2, [pc, #44]	@ (800fb40 <UTIL_LPM_SetOffMode+0x5c>)
 800fb12:	6013      	str	r3, [r2, #0]
      break;
 800fb14:	e008      	b.n	800fb28 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	43da      	mvns	r2, r3
 800fb1a:	4b09      	ldr	r3, [pc, #36]	@ (800fb40 <UTIL_LPM_SetOffMode+0x5c>)
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	4013      	ands	r3, r2
 800fb20:	4a07      	ldr	r2, [pc, #28]	@ (800fb40 <UTIL_LPM_SetOffMode+0x5c>)
 800fb22:	6013      	str	r3, [r2, #0]
      break;
 800fb24:	e000      	b.n	800fb28 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800fb26:	bf00      	nop
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	f383 8810 	msr	PRIMASK, r3
}
 800fb32:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800fb34:	bf00      	nop
 800fb36:	371c      	adds	r7, #28
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr
 800fb40:	20001ff8 	.word	0x20001ff8

0800fb44 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b090      	sub	sp, #64	@ 0x40
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800fb4c:	4b73      	ldr	r3, [pc, #460]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800fb52:	4b72      	ldr	r3, [pc, #456]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fb54:	681a      	ldr	r2, [r3, #0]
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	4013      	ands	r3, r2
 800fb5a:	4a70      	ldr	r2, [pc, #448]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fb5c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800fb5e:	4b70      	ldr	r3, [pc, #448]	@ (800fd20 <UTIL_SEQ_Run+0x1dc>)
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800fb64:	4b6f      	ldr	r3, [pc, #444]	@ (800fd24 <UTIL_SEQ_Run+0x1e0>)
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800fb6a:	4b6f      	ldr	r3, [pc, #444]	@ (800fd28 <UTIL_SEQ_Run+0x1e4>)
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800fb70:	4b6e      	ldr	r3, [pc, #440]	@ (800fd2c <UTIL_SEQ_Run+0x1e8>)
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800fb76:	e08d      	b.n	800fc94 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800fb7c:	e002      	b.n	800fb84 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800fb7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb80:	3301      	adds	r3, #1
 800fb82:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800fb84:	4a6a      	ldr	r2, [pc, #424]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fb86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb88:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800fb8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb8e:	401a      	ands	r2, r3
 800fb90:	4b62      	ldr	r3, [pc, #392]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	4013      	ands	r3, r2
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d0f1      	beq.n	800fb7e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800fb9a:	4a65      	ldr	r2, [pc, #404]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb9e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800fba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fba4:	401a      	ands	r2, r3
 800fba6:	4b5d      	ldr	r3, [pc, #372]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	4013      	ands	r3, r2
 800fbac:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800fbae:	4a60      	ldr	r2, [pc, #384]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fbb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbb2:	00db      	lsls	r3, r3, #3
 800fbb4:	4413      	add	r3, r2
 800fbb6:	685a      	ldr	r2, [r3, #4]
 800fbb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbba:	4013      	ands	r3, r2
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d106      	bne.n	800fbce <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800fbc0:	4a5b      	ldr	r2, [pc, #364]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fbc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbc4:	00db      	lsls	r3, r3, #3
 800fbc6:	4413      	add	r3, r2
 800fbc8:	f04f 32ff 	mov.w	r2, #4294967295
 800fbcc:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800fbce:	4a58      	ldr	r2, [pc, #352]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fbd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbd2:	00db      	lsls	r3, r3, #3
 800fbd4:	4413      	add	r3, r2
 800fbd6:	685a      	ldr	r2, [r3, #4]
 800fbd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbda:	4013      	ands	r3, r2
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f000 f9b3 	bl	800ff48 <SEQ_BitPosition>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	461a      	mov	r2, r3
 800fbe6:	4b53      	ldr	r3, [pc, #332]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fbe8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800fbea:	4a51      	ldr	r2, [pc, #324]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fbec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbee:	00db      	lsls	r3, r3, #3
 800fbf0:	4413      	add	r3, r2
 800fbf2:	685a      	ldr	r2, [r3, #4]
 800fbf4:	4b4f      	ldr	r3, [pc, #316]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	2101      	movs	r1, #1
 800fbfa:	fa01 f303 	lsl.w	r3, r1, r3
 800fbfe:	43db      	mvns	r3, r3
 800fc00:	401a      	ands	r2, r3
 800fc02:	494b      	ldr	r1, [pc, #300]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fc04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc06:	00db      	lsls	r3, r3, #3
 800fc08:	440b      	add	r3, r1
 800fc0a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fc0c:	f3ef 8310 	mrs	r3, PRIMASK
 800fc10:	61bb      	str	r3, [r7, #24]
  return(result);
 800fc12:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fc14:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800fc16:	b672      	cpsid	i
}
 800fc18:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800fc1a:	4b46      	ldr	r3, [pc, #280]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	2201      	movs	r2, #1
 800fc20:	fa02 f303 	lsl.w	r3, r2, r3
 800fc24:	43da      	mvns	r2, r3
 800fc26:	4b3e      	ldr	r3, [pc, #248]	@ (800fd20 <UTIL_SEQ_Run+0x1dc>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	4013      	ands	r3, r2
 800fc2c:	4a3c      	ldr	r2, [pc, #240]	@ (800fd20 <UTIL_SEQ_Run+0x1dc>)
 800fc2e:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800fc30:	2302      	movs	r3, #2
 800fc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fc34:	e013      	b.n	800fc5e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800fc36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc38:	3b01      	subs	r3, #1
 800fc3a:	4a3d      	ldr	r2, [pc, #244]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fc3c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800fc40:	4b3c      	ldr	r3, [pc, #240]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	2201      	movs	r2, #1
 800fc46:	fa02 f303 	lsl.w	r3, r2, r3
 800fc4a:	43da      	mvns	r2, r3
 800fc4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc4e:	3b01      	subs	r3, #1
 800fc50:	400a      	ands	r2, r1
 800fc52:	4937      	ldr	r1, [pc, #220]	@ (800fd30 <UTIL_SEQ_Run+0x1ec>)
 800fc54:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800fc58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc5a:	3b01      	subs	r3, #1
 800fc5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fc5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d1e8      	bne.n	800fc36 <UTIL_SEQ_Run+0xf2>
 800fc64:	6a3b      	ldr	r3, [r7, #32]
 800fc66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	f383 8810 	msr	PRIMASK, r3
}
 800fc6e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800fc70:	4b30      	ldr	r3, [pc, #192]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	4a30      	ldr	r2, [pc, #192]	@ (800fd38 <UTIL_SEQ_Run+0x1f4>)
 800fc76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc7a:	4798      	blx	r3

    local_taskset = TaskSet;
 800fc7c:	4b28      	ldr	r3, [pc, #160]	@ (800fd20 <UTIL_SEQ_Run+0x1dc>)
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800fc82:	4b28      	ldr	r3, [pc, #160]	@ (800fd24 <UTIL_SEQ_Run+0x1e0>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800fc88:	4b27      	ldr	r3, [pc, #156]	@ (800fd28 <UTIL_SEQ_Run+0x1e4>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800fc8e:	4b27      	ldr	r3, [pc, #156]	@ (800fd2c <UTIL_SEQ_Run+0x1e8>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800fc94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc98:	401a      	ands	r2, r3
 800fc9a:	4b20      	ldr	r3, [pc, #128]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	4013      	ands	r3, r2
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d005      	beq.n	800fcb0 <UTIL_SEQ_Run+0x16c>
 800fca4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca8:	4013      	ands	r3, r2
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	f43f af64 	beq.w	800fb78 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800fcb0:	4b20      	ldr	r3, [pc, #128]	@ (800fd34 <UTIL_SEQ_Run+0x1f0>)
 800fcb2:	f04f 32ff 	mov.w	r2, #4294967295
 800fcb6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800fcb8:	f000 f938 	bl	800ff2c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fcbc:	f3ef 8310 	mrs	r3, PRIMASK
 800fcc0:	613b      	str	r3, [r7, #16]
  return(result);
 800fcc2:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800fcc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800fcc6:	b672      	cpsid	i
}
 800fcc8:	bf00      	nop
  local_taskset = TaskSet;
 800fcca:	4b15      	ldr	r3, [pc, #84]	@ (800fd20 <UTIL_SEQ_Run+0x1dc>)
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800fcd0:	4b14      	ldr	r3, [pc, #80]	@ (800fd24 <UTIL_SEQ_Run+0x1e0>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800fcd6:	4b14      	ldr	r3, [pc, #80]	@ (800fd28 <UTIL_SEQ_Run+0x1e4>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800fcdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fcde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fce0:	401a      	ands	r2, r3
 800fce2:	4b0e      	ldr	r3, [pc, #56]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	4013      	ands	r3, r2
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d107      	bne.n	800fcfc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800fcec:	4b0f      	ldr	r3, [pc, #60]	@ (800fd2c <UTIL_SEQ_Run+0x1e8>)
 800fcee:	681a      	ldr	r2, [r3, #0]
 800fcf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcf2:	4013      	ands	r3, r2
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d101      	bne.n	800fcfc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800fcf8:	f7f1 f992 	bl	8001020 <UTIL_SEQ_Idle>
 800fcfc:	69fb      	ldr	r3, [r7, #28]
 800fcfe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	f383 8810 	msr	PRIMASK, r3
}
 800fd06:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800fd08:	f000 f917 	bl	800ff3a <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800fd0c:	4a03      	ldr	r2, [pc, #12]	@ (800fd1c <UTIL_SEQ_Run+0x1d8>)
 800fd0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd10:	6013      	str	r3, [r2, #0]

  return;
 800fd12:	bf00      	nop
}
 800fd14:	3740      	adds	r7, #64	@ 0x40
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	20000070 	.word	0x20000070
 800fd20:	20001ffc 	.word	0x20001ffc
 800fd24:	20002000 	.word	0x20002000
 800fd28:	2000006c 	.word	0x2000006c
 800fd2c:	20002004 	.word	0x20002004
 800fd30:	2000208c 	.word	0x2000208c
 800fd34:	20002008 	.word	0x20002008
 800fd38:	2000200c 	.word	0x2000200c

0800fd3c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b088      	sub	sp, #32
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	60f8      	str	r0, [r7, #12]
 800fd44:	60b9      	str	r1, [r7, #8]
 800fd46:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fd48:	f3ef 8310 	mrs	r3, PRIMASK
 800fd4c:	617b      	str	r3, [r7, #20]
  return(result);
 800fd4e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800fd50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd52:	b672      	cpsid	i
}
 800fd54:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800fd56:	68f8      	ldr	r0, [r7, #12]
 800fd58:	f000 f8f6 	bl	800ff48 <SEQ_BitPosition>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	4619      	mov	r1, r3
 800fd60:	4a06      	ldr	r2, [pc, #24]	@ (800fd7c <UTIL_SEQ_RegTask+0x40>)
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800fd68:	69fb      	ldr	r3, [r7, #28]
 800fd6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	f383 8810 	msr	PRIMASK, r3
}
 800fd72:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800fd74:	bf00      	nop
}
 800fd76:	3720      	adds	r7, #32
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}
 800fd7c:	2000200c 	.word	0x2000200c

0800fd80 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800fd80:	b480      	push	{r7}
 800fd82:	b087      	sub	sp, #28
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
 800fd88:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fd8a:	f3ef 8310 	mrs	r3, PRIMASK
 800fd8e:	60fb      	str	r3, [r7, #12]
  return(result);
 800fd90:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fd92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd94:	b672      	cpsid	i
}
 800fd96:	bf00      	nop

  TaskSet |= TaskId_bm;
 800fd98:	4b0d      	ldr	r3, [pc, #52]	@ (800fdd0 <UTIL_SEQ_SetTask+0x50>)
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	4313      	orrs	r3, r2
 800fda0:	4a0b      	ldr	r2, [pc, #44]	@ (800fdd0 <UTIL_SEQ_SetTask+0x50>)
 800fda2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800fda4:	4a0b      	ldr	r2, [pc, #44]	@ (800fdd4 <UTIL_SEQ_SetTask+0x54>)
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	431a      	orrs	r2, r3
 800fdb0:	4908      	ldr	r1, [pc, #32]	@ (800fdd4 <UTIL_SEQ_SetTask+0x54>)
 800fdb2:	683b      	ldr	r3, [r7, #0]
 800fdb4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fdbc:	693b      	ldr	r3, [r7, #16]
 800fdbe:	f383 8810 	msr	PRIMASK, r3
}
 800fdc2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800fdc4:	bf00      	nop
}
 800fdc6:	371c      	adds	r7, #28
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdce:	4770      	bx	lr
 800fdd0:	20001ffc 	.word	0x20001ffc
 800fdd4:	2000208c 	.word	0x2000208c

0800fdd8 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800fdd8:	b480      	push	{r7}
 800fdda:	b087      	sub	sp, #28
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fde0:	f3ef 8310 	mrs	r3, PRIMASK
 800fde4:	60fb      	str	r3, [r7, #12]
  return(result);
 800fde6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fde8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fdea:	b672      	cpsid	i
}
 800fdec:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	43da      	mvns	r2, r3
 800fdf2:	4b08      	ldr	r3, [pc, #32]	@ (800fe14 <UTIL_SEQ_PauseTask+0x3c>)
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	4013      	ands	r3, r2
 800fdf8:	4a06      	ldr	r2, [pc, #24]	@ (800fe14 <UTIL_SEQ_PauseTask+0x3c>)
 800fdfa:	6013      	str	r3, [r2, #0]
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	f383 8810 	msr	PRIMASK, r3
}
 800fe06:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800fe08:	bf00      	nop
}
 800fe0a:	371c      	adds	r7, #28
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe12:	4770      	bx	lr
 800fe14:	2000006c 	.word	0x2000006c

0800fe18 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b087      	sub	sp, #28
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fe20:	f3ef 8310 	mrs	r3, PRIMASK
 800fe24:	60fb      	str	r3, [r7, #12]
  return(result);
 800fe26:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fe28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fe2a:	b672      	cpsid	i
}
 800fe2c:	bf00      	nop

  TaskMask |= TaskId_bm;
 800fe2e:	4b09      	ldr	r3, [pc, #36]	@ (800fe54 <UTIL_SEQ_ResumeTask+0x3c>)
 800fe30:	681a      	ldr	r2, [r3, #0]
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	4313      	orrs	r3, r2
 800fe36:	4a07      	ldr	r2, [pc, #28]	@ (800fe54 <UTIL_SEQ_ResumeTask+0x3c>)
 800fe38:	6013      	str	r3, [r2, #0]
 800fe3a:	697b      	ldr	r3, [r7, #20]
 800fe3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	f383 8810 	msr	PRIMASK, r3
}
 800fe44:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800fe46:	bf00      	nop
}
 800fe48:	371c      	adds	r7, #28
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe50:	4770      	bx	lr
 800fe52:	bf00      	nop
 800fe54:	2000006c 	.word	0x2000006c

0800fe58 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800fe58:	b480      	push	{r7}
 800fe5a:	b087      	sub	sp, #28
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fe60:	f3ef 8310 	mrs	r3, PRIMASK
 800fe64:	60fb      	str	r3, [r7, #12]
  return(result);
 800fe66:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fe68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fe6a:	b672      	cpsid	i
}
 800fe6c:	bf00      	nop

  EvtSet |= EvtId_bm;
 800fe6e:	4b09      	ldr	r3, [pc, #36]	@ (800fe94 <UTIL_SEQ_SetEvt+0x3c>)
 800fe70:	681a      	ldr	r2, [r3, #0]
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	4313      	orrs	r3, r2
 800fe76:	4a07      	ldr	r2, [pc, #28]	@ (800fe94 <UTIL_SEQ_SetEvt+0x3c>)
 800fe78:	6013      	str	r3, [r2, #0]
 800fe7a:	697b      	ldr	r3, [r7, #20]
 800fe7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fe7e:	693b      	ldr	r3, [r7, #16]
 800fe80:	f383 8810 	msr	PRIMASK, r3
}
 800fe84:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800fe86:	bf00      	nop
}
 800fe88:	371c      	adds	r7, #28
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop
 800fe94:	20002000 	.word	0x20002000

0800fe98 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b088      	sub	sp, #32
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800fea0:	4b1f      	ldr	r3, [pc, #124]	@ (800ff20 <UTIL_SEQ_WaitEvt+0x88>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800fea6:	4b1e      	ldr	r3, [pc, #120]	@ (800ff20 <UTIL_SEQ_WaitEvt+0x88>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feae:	d102      	bne.n	800feb6 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800feb0:	2300      	movs	r3, #0
 800feb2:	61fb      	str	r3, [r7, #28]
 800feb4:	e005      	b.n	800fec2 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800feb6:	4b1a      	ldr	r3, [pc, #104]	@ (800ff20 <UTIL_SEQ_WaitEvt+0x88>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2201      	movs	r2, #1
 800febc:	fa02 f303 	lsl.w	r3, r2, r3
 800fec0:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800fec2:	4b18      	ldr	r3, [pc, #96]	@ (800ff24 <UTIL_SEQ_WaitEvt+0x8c>)
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800fec8:	4a16      	ldr	r2, [pc, #88]	@ (800ff24 <UTIL_SEQ_WaitEvt+0x8c>)
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800fece:	e003      	b.n	800fed8 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800fed0:	6879      	ldr	r1, [r7, #4]
 800fed2:	69f8      	ldr	r0, [r7, #28]
 800fed4:	f7f1 f8ab 	bl	800102e <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800fed8:	4b13      	ldr	r3, [pc, #76]	@ (800ff28 <UTIL_SEQ_WaitEvt+0x90>)
 800feda:	681a      	ldr	r2, [r3, #0]
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	4013      	ands	r3, r2
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d0f5      	beq.n	800fed0 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800fee4:	4a0e      	ldr	r2, [pc, #56]	@ (800ff20 <UTIL_SEQ_WaitEvt+0x88>)
 800fee6:	69bb      	ldr	r3, [r7, #24]
 800fee8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800feea:	f3ef 8310 	mrs	r3, PRIMASK
 800feee:	60bb      	str	r3, [r7, #8]
  return(result);
 800fef0:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800fef2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800fef4:	b672      	cpsid	i
}
 800fef6:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	43da      	mvns	r2, r3
 800fefc:	4b0a      	ldr	r3, [pc, #40]	@ (800ff28 <UTIL_SEQ_WaitEvt+0x90>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	4013      	ands	r3, r2
 800ff02:	4a09      	ldr	r2, [pc, #36]	@ (800ff28 <UTIL_SEQ_WaitEvt+0x90>)
 800ff04:	6013      	str	r3, [r2, #0]
 800ff06:	693b      	ldr	r3, [r7, #16]
 800ff08:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	f383 8810 	msr	PRIMASK, r3
}
 800ff10:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800ff12:	4a04      	ldr	r2, [pc, #16]	@ (800ff24 <UTIL_SEQ_WaitEvt+0x8c>)
 800ff14:	697b      	ldr	r3, [r7, #20]
 800ff16:	6013      	str	r3, [r2, #0]
  return;
 800ff18:	bf00      	nop
}
 800ff1a:	3720      	adds	r7, #32
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}
 800ff20:	20002008 	.word	0x20002008
 800ff24:	20002004 	.word	0x20002004
 800ff28:	20002000 	.word	0x20002000

0800ff2c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800ff2c:	b480      	push	{r7}
 800ff2e:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800ff30:	bf00      	nop
}
 800ff32:	46bd      	mov	sp, r7
 800ff34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff38:	4770      	bx	lr

0800ff3a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800ff3a:	b480      	push	{r7}
 800ff3c:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800ff3e:	bf00      	nop
}
 800ff40:	46bd      	mov	sp, r7
 800ff42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff46:	4770      	bx	lr

0800ff48 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800ff48:	b480      	push	{r7}
 800ff4a:	b085      	sub	sp, #20
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800ff50:	2300      	movs	r3, #0
 800ff52:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff5e:	d204      	bcs.n	800ff6a <SEQ_BitPosition+0x22>
 800ff60:	2310      	movs	r3, #16
 800ff62:	73fb      	strb	r3, [r7, #15]
 800ff64:	68bb      	ldr	r3, [r7, #8]
 800ff66:	041b      	lsls	r3, r3, #16
 800ff68:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800ff6a:	68bb      	ldr	r3, [r7, #8]
 800ff6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ff70:	d205      	bcs.n	800ff7e <SEQ_BitPosition+0x36>
 800ff72:	7bfb      	ldrb	r3, [r7, #15]
 800ff74:	3308      	adds	r3, #8
 800ff76:	73fb      	strb	r3, [r7, #15]
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	021b      	lsls	r3, r3, #8
 800ff7c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800ff7e:	68bb      	ldr	r3, [r7, #8]
 800ff80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ff84:	d205      	bcs.n	800ff92 <SEQ_BitPosition+0x4a>
 800ff86:	7bfb      	ldrb	r3, [r7, #15]
 800ff88:	3304      	adds	r3, #4
 800ff8a:	73fb      	strb	r3, [r7, #15]
 800ff8c:	68bb      	ldr	r3, [r7, #8]
 800ff8e:	011b      	lsls	r3, r3, #4
 800ff90:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800ff92:	68bb      	ldr	r3, [r7, #8]
 800ff94:	0f1b      	lsrs	r3, r3, #28
 800ff96:	4a07      	ldr	r2, [pc, #28]	@ (800ffb4 <SEQ_BitPosition+0x6c>)
 800ff98:	5cd2      	ldrb	r2, [r2, r3]
 800ff9a:	7bfb      	ldrb	r3, [r7, #15]
 800ff9c:	4413      	add	r3, r2
 800ff9e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800ffa0:	7bfb      	ldrb	r3, [r7, #15]
 800ffa2:	f1c3 031f 	rsb	r3, r3, #31
 800ffa6:	b2db      	uxtb	r3, r3
}
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	3714      	adds	r7, #20
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr
 800ffb4:	08011bf0 	.word	0x08011bf0

0800ffb8 <random>:
 800ffb8:	4b16      	ldr	r3, [pc, #88]	@ (8010014 <random+0x5c>)
 800ffba:	b510      	push	{r4, lr}
 800ffbc:	681c      	ldr	r4, [r3, #0]
 800ffbe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ffc0:	b9b3      	cbnz	r3, 800fff0 <random+0x38>
 800ffc2:	2018      	movs	r0, #24
 800ffc4:	f000 fa2e 	bl	8010424 <malloc>
 800ffc8:	4602      	mov	r2, r0
 800ffca:	6320      	str	r0, [r4, #48]	@ 0x30
 800ffcc:	b920      	cbnz	r0, 800ffd8 <random+0x20>
 800ffce:	4b12      	ldr	r3, [pc, #72]	@ (8010018 <random+0x60>)
 800ffd0:	4812      	ldr	r0, [pc, #72]	@ (801001c <random+0x64>)
 800ffd2:	214c      	movs	r1, #76	@ 0x4c
 800ffd4:	f000 f9be 	bl	8010354 <__assert_func>
 800ffd8:	4911      	ldr	r1, [pc, #68]	@ (8010020 <random+0x68>)
 800ffda:	4b12      	ldr	r3, [pc, #72]	@ (8010024 <random+0x6c>)
 800ffdc:	e9c0 1300 	strd	r1, r3, [r0]
 800ffe0:	4b11      	ldr	r3, [pc, #68]	@ (8010028 <random+0x70>)
 800ffe2:	6083      	str	r3, [r0, #8]
 800ffe4:	230b      	movs	r3, #11
 800ffe6:	8183      	strh	r3, [r0, #12]
 800ffe8:	2100      	movs	r1, #0
 800ffea:	2001      	movs	r0, #1
 800ffec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fff0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fff2:	480e      	ldr	r0, [pc, #56]	@ (801002c <random+0x74>)
 800fff4:	690b      	ldr	r3, [r1, #16]
 800fff6:	694c      	ldr	r4, [r1, #20]
 800fff8:	4a0d      	ldr	r2, [pc, #52]	@ (8010030 <random+0x78>)
 800fffa:	4358      	muls	r0, r3
 800fffc:	fb02 0004 	mla	r0, r2, r4, r0
 8010000:	fba3 3202 	umull	r3, r2, r3, r2
 8010004:	3301      	adds	r3, #1
 8010006:	eb40 0002 	adc.w	r0, r0, r2
 801000a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801000e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8010012:	bd10      	pop	{r4, pc}
 8010014:	20000080 	.word	0x20000080
 8010018:	08011c00 	.word	0x08011c00
 801001c:	08011c17 	.word	0x08011c17
 8010020:	abcd330e 	.word	0xabcd330e
 8010024:	e66d1234 	.word	0xe66d1234
 8010028:	0005deec 	.word	0x0005deec
 801002c:	5851f42d 	.word	0x5851f42d
 8010030:	4c957f2d 	.word	0x4c957f2d

08010034 <std>:
 8010034:	2300      	movs	r3, #0
 8010036:	b510      	push	{r4, lr}
 8010038:	4604      	mov	r4, r0
 801003a:	e9c0 3300 	strd	r3, r3, [r0]
 801003e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010042:	6083      	str	r3, [r0, #8]
 8010044:	8181      	strh	r1, [r0, #12]
 8010046:	6643      	str	r3, [r0, #100]	@ 0x64
 8010048:	81c2      	strh	r2, [r0, #14]
 801004a:	6183      	str	r3, [r0, #24]
 801004c:	4619      	mov	r1, r3
 801004e:	2208      	movs	r2, #8
 8010050:	305c      	adds	r0, #92	@ 0x5c
 8010052:	f000 f8f4 	bl	801023e <memset>
 8010056:	4b0d      	ldr	r3, [pc, #52]	@ (801008c <std+0x58>)
 8010058:	6263      	str	r3, [r4, #36]	@ 0x24
 801005a:	4b0d      	ldr	r3, [pc, #52]	@ (8010090 <std+0x5c>)
 801005c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801005e:	4b0d      	ldr	r3, [pc, #52]	@ (8010094 <std+0x60>)
 8010060:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010062:	4b0d      	ldr	r3, [pc, #52]	@ (8010098 <std+0x64>)
 8010064:	6323      	str	r3, [r4, #48]	@ 0x30
 8010066:	4b0d      	ldr	r3, [pc, #52]	@ (801009c <std+0x68>)
 8010068:	6224      	str	r4, [r4, #32]
 801006a:	429c      	cmp	r4, r3
 801006c:	d006      	beq.n	801007c <std+0x48>
 801006e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010072:	4294      	cmp	r4, r2
 8010074:	d002      	beq.n	801007c <std+0x48>
 8010076:	33d0      	adds	r3, #208	@ 0xd0
 8010078:	429c      	cmp	r4, r3
 801007a:	d105      	bne.n	8010088 <std+0x54>
 801007c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010084:	f000 b954 	b.w	8010330 <__retarget_lock_init_recursive>
 8010088:	bd10      	pop	{r4, pc}
 801008a:	bf00      	nop
 801008c:	080101b9 	.word	0x080101b9
 8010090:	080101db 	.word	0x080101db
 8010094:	08010213 	.word	0x08010213
 8010098:	08010237 	.word	0x08010237
 801009c:	2000209c 	.word	0x2000209c

080100a0 <stdio_exit_handler>:
 80100a0:	4a02      	ldr	r2, [pc, #8]	@ (80100ac <stdio_exit_handler+0xc>)
 80100a2:	4903      	ldr	r1, [pc, #12]	@ (80100b0 <stdio_exit_handler+0x10>)
 80100a4:	4803      	ldr	r0, [pc, #12]	@ (80100b4 <stdio_exit_handler+0x14>)
 80100a6:	f000 b869 	b.w	801017c <_fwalk_sglue>
 80100aa:	bf00      	nop
 80100ac:	20000074 	.word	0x20000074
 80100b0:	08010c39 	.word	0x08010c39
 80100b4:	20000084 	.word	0x20000084

080100b8 <cleanup_stdio>:
 80100b8:	6841      	ldr	r1, [r0, #4]
 80100ba:	4b0c      	ldr	r3, [pc, #48]	@ (80100ec <cleanup_stdio+0x34>)
 80100bc:	4299      	cmp	r1, r3
 80100be:	b510      	push	{r4, lr}
 80100c0:	4604      	mov	r4, r0
 80100c2:	d001      	beq.n	80100c8 <cleanup_stdio+0x10>
 80100c4:	f000 fdb8 	bl	8010c38 <_fflush_r>
 80100c8:	68a1      	ldr	r1, [r4, #8]
 80100ca:	4b09      	ldr	r3, [pc, #36]	@ (80100f0 <cleanup_stdio+0x38>)
 80100cc:	4299      	cmp	r1, r3
 80100ce:	d002      	beq.n	80100d6 <cleanup_stdio+0x1e>
 80100d0:	4620      	mov	r0, r4
 80100d2:	f000 fdb1 	bl	8010c38 <_fflush_r>
 80100d6:	68e1      	ldr	r1, [r4, #12]
 80100d8:	4b06      	ldr	r3, [pc, #24]	@ (80100f4 <cleanup_stdio+0x3c>)
 80100da:	4299      	cmp	r1, r3
 80100dc:	d004      	beq.n	80100e8 <cleanup_stdio+0x30>
 80100de:	4620      	mov	r0, r4
 80100e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100e4:	f000 bda8 	b.w	8010c38 <_fflush_r>
 80100e8:	bd10      	pop	{r4, pc}
 80100ea:	bf00      	nop
 80100ec:	2000209c 	.word	0x2000209c
 80100f0:	20002104 	.word	0x20002104
 80100f4:	2000216c 	.word	0x2000216c

080100f8 <global_stdio_init.part.0>:
 80100f8:	b510      	push	{r4, lr}
 80100fa:	4b0b      	ldr	r3, [pc, #44]	@ (8010128 <global_stdio_init.part.0+0x30>)
 80100fc:	4c0b      	ldr	r4, [pc, #44]	@ (801012c <global_stdio_init.part.0+0x34>)
 80100fe:	4a0c      	ldr	r2, [pc, #48]	@ (8010130 <global_stdio_init.part.0+0x38>)
 8010100:	601a      	str	r2, [r3, #0]
 8010102:	4620      	mov	r0, r4
 8010104:	2200      	movs	r2, #0
 8010106:	2104      	movs	r1, #4
 8010108:	f7ff ff94 	bl	8010034 <std>
 801010c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010110:	2201      	movs	r2, #1
 8010112:	2109      	movs	r1, #9
 8010114:	f7ff ff8e 	bl	8010034 <std>
 8010118:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801011c:	2202      	movs	r2, #2
 801011e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010122:	2112      	movs	r1, #18
 8010124:	f7ff bf86 	b.w	8010034 <std>
 8010128:	200021d4 	.word	0x200021d4
 801012c:	2000209c 	.word	0x2000209c
 8010130:	080100a1 	.word	0x080100a1

08010134 <__sfp_lock_acquire>:
 8010134:	4801      	ldr	r0, [pc, #4]	@ (801013c <__sfp_lock_acquire+0x8>)
 8010136:	f000 b8fc 	b.w	8010332 <__retarget_lock_acquire_recursive>
 801013a:	bf00      	nop
 801013c:	200021dd 	.word	0x200021dd

08010140 <__sfp_lock_release>:
 8010140:	4801      	ldr	r0, [pc, #4]	@ (8010148 <__sfp_lock_release+0x8>)
 8010142:	f000 b8f7 	b.w	8010334 <__retarget_lock_release_recursive>
 8010146:	bf00      	nop
 8010148:	200021dd 	.word	0x200021dd

0801014c <__sinit>:
 801014c:	b510      	push	{r4, lr}
 801014e:	4604      	mov	r4, r0
 8010150:	f7ff fff0 	bl	8010134 <__sfp_lock_acquire>
 8010154:	6a23      	ldr	r3, [r4, #32]
 8010156:	b11b      	cbz	r3, 8010160 <__sinit+0x14>
 8010158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801015c:	f7ff bff0 	b.w	8010140 <__sfp_lock_release>
 8010160:	4b04      	ldr	r3, [pc, #16]	@ (8010174 <__sinit+0x28>)
 8010162:	6223      	str	r3, [r4, #32]
 8010164:	4b04      	ldr	r3, [pc, #16]	@ (8010178 <__sinit+0x2c>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d1f5      	bne.n	8010158 <__sinit+0xc>
 801016c:	f7ff ffc4 	bl	80100f8 <global_stdio_init.part.0>
 8010170:	e7f2      	b.n	8010158 <__sinit+0xc>
 8010172:	bf00      	nop
 8010174:	080100b9 	.word	0x080100b9
 8010178:	200021d4 	.word	0x200021d4

0801017c <_fwalk_sglue>:
 801017c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010180:	4607      	mov	r7, r0
 8010182:	4688      	mov	r8, r1
 8010184:	4614      	mov	r4, r2
 8010186:	2600      	movs	r6, #0
 8010188:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801018c:	f1b9 0901 	subs.w	r9, r9, #1
 8010190:	d505      	bpl.n	801019e <_fwalk_sglue+0x22>
 8010192:	6824      	ldr	r4, [r4, #0]
 8010194:	2c00      	cmp	r4, #0
 8010196:	d1f7      	bne.n	8010188 <_fwalk_sglue+0xc>
 8010198:	4630      	mov	r0, r6
 801019a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801019e:	89ab      	ldrh	r3, [r5, #12]
 80101a0:	2b01      	cmp	r3, #1
 80101a2:	d907      	bls.n	80101b4 <_fwalk_sglue+0x38>
 80101a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80101a8:	3301      	adds	r3, #1
 80101aa:	d003      	beq.n	80101b4 <_fwalk_sglue+0x38>
 80101ac:	4629      	mov	r1, r5
 80101ae:	4638      	mov	r0, r7
 80101b0:	47c0      	blx	r8
 80101b2:	4306      	orrs	r6, r0
 80101b4:	3568      	adds	r5, #104	@ 0x68
 80101b6:	e7e9      	b.n	801018c <_fwalk_sglue+0x10>

080101b8 <__sread>:
 80101b8:	b510      	push	{r4, lr}
 80101ba:	460c      	mov	r4, r1
 80101bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101c0:	f000 f868 	bl	8010294 <_read_r>
 80101c4:	2800      	cmp	r0, #0
 80101c6:	bfab      	itete	ge
 80101c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80101ca:	89a3      	ldrhlt	r3, [r4, #12]
 80101cc:	181b      	addge	r3, r3, r0
 80101ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80101d2:	bfac      	ite	ge
 80101d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80101d6:	81a3      	strhlt	r3, [r4, #12]
 80101d8:	bd10      	pop	{r4, pc}

080101da <__swrite>:
 80101da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101de:	461f      	mov	r7, r3
 80101e0:	898b      	ldrh	r3, [r1, #12]
 80101e2:	05db      	lsls	r3, r3, #23
 80101e4:	4605      	mov	r5, r0
 80101e6:	460c      	mov	r4, r1
 80101e8:	4616      	mov	r6, r2
 80101ea:	d505      	bpl.n	80101f8 <__swrite+0x1e>
 80101ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101f0:	2302      	movs	r3, #2
 80101f2:	2200      	movs	r2, #0
 80101f4:	f000 f83c 	bl	8010270 <_lseek_r>
 80101f8:	89a3      	ldrh	r3, [r4, #12]
 80101fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010202:	81a3      	strh	r3, [r4, #12]
 8010204:	4632      	mov	r2, r6
 8010206:	463b      	mov	r3, r7
 8010208:	4628      	mov	r0, r5
 801020a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801020e:	f000 b853 	b.w	80102b8 <_write_r>

08010212 <__sseek>:
 8010212:	b510      	push	{r4, lr}
 8010214:	460c      	mov	r4, r1
 8010216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801021a:	f000 f829 	bl	8010270 <_lseek_r>
 801021e:	1c43      	adds	r3, r0, #1
 8010220:	89a3      	ldrh	r3, [r4, #12]
 8010222:	bf15      	itete	ne
 8010224:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010226:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801022a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801022e:	81a3      	strheq	r3, [r4, #12]
 8010230:	bf18      	it	ne
 8010232:	81a3      	strhne	r3, [r4, #12]
 8010234:	bd10      	pop	{r4, pc}

08010236 <__sclose>:
 8010236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801023a:	f000 b809 	b.w	8010250 <_close_r>

0801023e <memset>:
 801023e:	4402      	add	r2, r0
 8010240:	4603      	mov	r3, r0
 8010242:	4293      	cmp	r3, r2
 8010244:	d100      	bne.n	8010248 <memset+0xa>
 8010246:	4770      	bx	lr
 8010248:	f803 1b01 	strb.w	r1, [r3], #1
 801024c:	e7f9      	b.n	8010242 <memset+0x4>
	...

08010250 <_close_r>:
 8010250:	b538      	push	{r3, r4, r5, lr}
 8010252:	4d06      	ldr	r5, [pc, #24]	@ (801026c <_close_r+0x1c>)
 8010254:	2300      	movs	r3, #0
 8010256:	4604      	mov	r4, r0
 8010258:	4608      	mov	r0, r1
 801025a:	602b      	str	r3, [r5, #0]
 801025c:	f7f6 ffab 	bl	80071b6 <_close>
 8010260:	1c43      	adds	r3, r0, #1
 8010262:	d102      	bne.n	801026a <_close_r+0x1a>
 8010264:	682b      	ldr	r3, [r5, #0]
 8010266:	b103      	cbz	r3, 801026a <_close_r+0x1a>
 8010268:	6023      	str	r3, [r4, #0]
 801026a:	bd38      	pop	{r3, r4, r5, pc}
 801026c:	200021d8 	.word	0x200021d8

08010270 <_lseek_r>:
 8010270:	b538      	push	{r3, r4, r5, lr}
 8010272:	4d07      	ldr	r5, [pc, #28]	@ (8010290 <_lseek_r+0x20>)
 8010274:	4604      	mov	r4, r0
 8010276:	4608      	mov	r0, r1
 8010278:	4611      	mov	r1, r2
 801027a:	2200      	movs	r2, #0
 801027c:	602a      	str	r2, [r5, #0]
 801027e:	461a      	mov	r2, r3
 8010280:	f7f6 ffc0 	bl	8007204 <_lseek>
 8010284:	1c43      	adds	r3, r0, #1
 8010286:	d102      	bne.n	801028e <_lseek_r+0x1e>
 8010288:	682b      	ldr	r3, [r5, #0]
 801028a:	b103      	cbz	r3, 801028e <_lseek_r+0x1e>
 801028c:	6023      	str	r3, [r4, #0]
 801028e:	bd38      	pop	{r3, r4, r5, pc}
 8010290:	200021d8 	.word	0x200021d8

08010294 <_read_r>:
 8010294:	b538      	push	{r3, r4, r5, lr}
 8010296:	4d07      	ldr	r5, [pc, #28]	@ (80102b4 <_read_r+0x20>)
 8010298:	4604      	mov	r4, r0
 801029a:	4608      	mov	r0, r1
 801029c:	4611      	mov	r1, r2
 801029e:	2200      	movs	r2, #0
 80102a0:	602a      	str	r2, [r5, #0]
 80102a2:	461a      	mov	r2, r3
 80102a4:	f7f6 ff4e 	bl	8007144 <_read>
 80102a8:	1c43      	adds	r3, r0, #1
 80102aa:	d102      	bne.n	80102b2 <_read_r+0x1e>
 80102ac:	682b      	ldr	r3, [r5, #0]
 80102ae:	b103      	cbz	r3, 80102b2 <_read_r+0x1e>
 80102b0:	6023      	str	r3, [r4, #0]
 80102b2:	bd38      	pop	{r3, r4, r5, pc}
 80102b4:	200021d8 	.word	0x200021d8

080102b8 <_write_r>:
 80102b8:	b538      	push	{r3, r4, r5, lr}
 80102ba:	4d07      	ldr	r5, [pc, #28]	@ (80102d8 <_write_r+0x20>)
 80102bc:	4604      	mov	r4, r0
 80102be:	4608      	mov	r0, r1
 80102c0:	4611      	mov	r1, r2
 80102c2:	2200      	movs	r2, #0
 80102c4:	602a      	str	r2, [r5, #0]
 80102c6:	461a      	mov	r2, r3
 80102c8:	f7f6 ff59 	bl	800717e <_write>
 80102cc:	1c43      	adds	r3, r0, #1
 80102ce:	d102      	bne.n	80102d6 <_write_r+0x1e>
 80102d0:	682b      	ldr	r3, [r5, #0]
 80102d2:	b103      	cbz	r3, 80102d6 <_write_r+0x1e>
 80102d4:	6023      	str	r3, [r4, #0]
 80102d6:	bd38      	pop	{r3, r4, r5, pc}
 80102d8:	200021d8 	.word	0x200021d8

080102dc <__errno>:
 80102dc:	4b01      	ldr	r3, [pc, #4]	@ (80102e4 <__errno+0x8>)
 80102de:	6818      	ldr	r0, [r3, #0]
 80102e0:	4770      	bx	lr
 80102e2:	bf00      	nop
 80102e4:	20000080 	.word	0x20000080

080102e8 <__libc_init_array>:
 80102e8:	b570      	push	{r4, r5, r6, lr}
 80102ea:	4d0d      	ldr	r5, [pc, #52]	@ (8010320 <__libc_init_array+0x38>)
 80102ec:	4c0d      	ldr	r4, [pc, #52]	@ (8010324 <__libc_init_array+0x3c>)
 80102ee:	1b64      	subs	r4, r4, r5
 80102f0:	10a4      	asrs	r4, r4, #2
 80102f2:	2600      	movs	r6, #0
 80102f4:	42a6      	cmp	r6, r4
 80102f6:	d109      	bne.n	801030c <__libc_init_array+0x24>
 80102f8:	4d0b      	ldr	r5, [pc, #44]	@ (8010328 <__libc_init_array+0x40>)
 80102fa:	4c0c      	ldr	r4, [pc, #48]	@ (801032c <__libc_init_array+0x44>)
 80102fc:	f001 fb38 	bl	8011970 <_init>
 8010300:	1b64      	subs	r4, r4, r5
 8010302:	10a4      	asrs	r4, r4, #2
 8010304:	2600      	movs	r6, #0
 8010306:	42a6      	cmp	r6, r4
 8010308:	d105      	bne.n	8010316 <__libc_init_array+0x2e>
 801030a:	bd70      	pop	{r4, r5, r6, pc}
 801030c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010310:	4798      	blx	r3
 8010312:	3601      	adds	r6, #1
 8010314:	e7ee      	b.n	80102f4 <__libc_init_array+0xc>
 8010316:	f855 3b04 	ldr.w	r3, [r5], #4
 801031a:	4798      	blx	r3
 801031c:	3601      	adds	r6, #1
 801031e:	e7f2      	b.n	8010306 <__libc_init_array+0x1e>
 8010320:	08011d00 	.word	0x08011d00
 8010324:	08011d00 	.word	0x08011d00
 8010328:	08011d00 	.word	0x08011d00
 801032c:	08011d04 	.word	0x08011d04

08010330 <__retarget_lock_init_recursive>:
 8010330:	4770      	bx	lr

08010332 <__retarget_lock_acquire_recursive>:
 8010332:	4770      	bx	lr

08010334 <__retarget_lock_release_recursive>:
 8010334:	4770      	bx	lr

08010336 <memcpy>:
 8010336:	440a      	add	r2, r1
 8010338:	4291      	cmp	r1, r2
 801033a:	f100 33ff 	add.w	r3, r0, #4294967295
 801033e:	d100      	bne.n	8010342 <memcpy+0xc>
 8010340:	4770      	bx	lr
 8010342:	b510      	push	{r4, lr}
 8010344:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010348:	f803 4f01 	strb.w	r4, [r3, #1]!
 801034c:	4291      	cmp	r1, r2
 801034e:	d1f9      	bne.n	8010344 <memcpy+0xe>
 8010350:	bd10      	pop	{r4, pc}
	...

08010354 <__assert_func>:
 8010354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010356:	4614      	mov	r4, r2
 8010358:	461a      	mov	r2, r3
 801035a:	4b09      	ldr	r3, [pc, #36]	@ (8010380 <__assert_func+0x2c>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	4605      	mov	r5, r0
 8010360:	68d8      	ldr	r0, [r3, #12]
 8010362:	b954      	cbnz	r4, 801037a <__assert_func+0x26>
 8010364:	4b07      	ldr	r3, [pc, #28]	@ (8010384 <__assert_func+0x30>)
 8010366:	461c      	mov	r4, r3
 8010368:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801036c:	9100      	str	r1, [sp, #0]
 801036e:	462b      	mov	r3, r5
 8010370:	4905      	ldr	r1, [pc, #20]	@ (8010388 <__assert_func+0x34>)
 8010372:	f000 fc89 	bl	8010c88 <fiprintf>
 8010376:	f000 fd3d 	bl	8010df4 <abort>
 801037a:	4b04      	ldr	r3, [pc, #16]	@ (801038c <__assert_func+0x38>)
 801037c:	e7f4      	b.n	8010368 <__assert_func+0x14>
 801037e:	bf00      	nop
 8010380:	20000080 	.word	0x20000080
 8010384:	08011cac 	.word	0x08011cac
 8010388:	08011c7e 	.word	0x08011c7e
 801038c:	08011c71 	.word	0x08011c71

08010390 <_free_r>:
 8010390:	b538      	push	{r3, r4, r5, lr}
 8010392:	4605      	mov	r5, r0
 8010394:	2900      	cmp	r1, #0
 8010396:	d041      	beq.n	801041c <_free_r+0x8c>
 8010398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801039c:	1f0c      	subs	r4, r1, #4
 801039e:	2b00      	cmp	r3, #0
 80103a0:	bfb8      	it	lt
 80103a2:	18e4      	addlt	r4, r4, r3
 80103a4:	f000 f8e8 	bl	8010578 <__malloc_lock>
 80103a8:	4a1d      	ldr	r2, [pc, #116]	@ (8010420 <_free_r+0x90>)
 80103aa:	6813      	ldr	r3, [r2, #0]
 80103ac:	b933      	cbnz	r3, 80103bc <_free_r+0x2c>
 80103ae:	6063      	str	r3, [r4, #4]
 80103b0:	6014      	str	r4, [r2, #0]
 80103b2:	4628      	mov	r0, r5
 80103b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80103b8:	f000 b8e4 	b.w	8010584 <__malloc_unlock>
 80103bc:	42a3      	cmp	r3, r4
 80103be:	d908      	bls.n	80103d2 <_free_r+0x42>
 80103c0:	6820      	ldr	r0, [r4, #0]
 80103c2:	1821      	adds	r1, r4, r0
 80103c4:	428b      	cmp	r3, r1
 80103c6:	bf01      	itttt	eq
 80103c8:	6819      	ldreq	r1, [r3, #0]
 80103ca:	685b      	ldreq	r3, [r3, #4]
 80103cc:	1809      	addeq	r1, r1, r0
 80103ce:	6021      	streq	r1, [r4, #0]
 80103d0:	e7ed      	b.n	80103ae <_free_r+0x1e>
 80103d2:	461a      	mov	r2, r3
 80103d4:	685b      	ldr	r3, [r3, #4]
 80103d6:	b10b      	cbz	r3, 80103dc <_free_r+0x4c>
 80103d8:	42a3      	cmp	r3, r4
 80103da:	d9fa      	bls.n	80103d2 <_free_r+0x42>
 80103dc:	6811      	ldr	r1, [r2, #0]
 80103de:	1850      	adds	r0, r2, r1
 80103e0:	42a0      	cmp	r0, r4
 80103e2:	d10b      	bne.n	80103fc <_free_r+0x6c>
 80103e4:	6820      	ldr	r0, [r4, #0]
 80103e6:	4401      	add	r1, r0
 80103e8:	1850      	adds	r0, r2, r1
 80103ea:	4283      	cmp	r3, r0
 80103ec:	6011      	str	r1, [r2, #0]
 80103ee:	d1e0      	bne.n	80103b2 <_free_r+0x22>
 80103f0:	6818      	ldr	r0, [r3, #0]
 80103f2:	685b      	ldr	r3, [r3, #4]
 80103f4:	6053      	str	r3, [r2, #4]
 80103f6:	4408      	add	r0, r1
 80103f8:	6010      	str	r0, [r2, #0]
 80103fa:	e7da      	b.n	80103b2 <_free_r+0x22>
 80103fc:	d902      	bls.n	8010404 <_free_r+0x74>
 80103fe:	230c      	movs	r3, #12
 8010400:	602b      	str	r3, [r5, #0]
 8010402:	e7d6      	b.n	80103b2 <_free_r+0x22>
 8010404:	6820      	ldr	r0, [r4, #0]
 8010406:	1821      	adds	r1, r4, r0
 8010408:	428b      	cmp	r3, r1
 801040a:	bf04      	itt	eq
 801040c:	6819      	ldreq	r1, [r3, #0]
 801040e:	685b      	ldreq	r3, [r3, #4]
 8010410:	6063      	str	r3, [r4, #4]
 8010412:	bf04      	itt	eq
 8010414:	1809      	addeq	r1, r1, r0
 8010416:	6021      	streq	r1, [r4, #0]
 8010418:	6054      	str	r4, [r2, #4]
 801041a:	e7ca      	b.n	80103b2 <_free_r+0x22>
 801041c:	bd38      	pop	{r3, r4, r5, pc}
 801041e:	bf00      	nop
 8010420:	200021e4 	.word	0x200021e4

08010424 <malloc>:
 8010424:	4b02      	ldr	r3, [pc, #8]	@ (8010430 <malloc+0xc>)
 8010426:	4601      	mov	r1, r0
 8010428:	6818      	ldr	r0, [r3, #0]
 801042a:	f000 b825 	b.w	8010478 <_malloc_r>
 801042e:	bf00      	nop
 8010430:	20000080 	.word	0x20000080

08010434 <sbrk_aligned>:
 8010434:	b570      	push	{r4, r5, r6, lr}
 8010436:	4e0f      	ldr	r6, [pc, #60]	@ (8010474 <sbrk_aligned+0x40>)
 8010438:	460c      	mov	r4, r1
 801043a:	6831      	ldr	r1, [r6, #0]
 801043c:	4605      	mov	r5, r0
 801043e:	b911      	cbnz	r1, 8010446 <sbrk_aligned+0x12>
 8010440:	f000 fcc8 	bl	8010dd4 <_sbrk_r>
 8010444:	6030      	str	r0, [r6, #0]
 8010446:	4621      	mov	r1, r4
 8010448:	4628      	mov	r0, r5
 801044a:	f000 fcc3 	bl	8010dd4 <_sbrk_r>
 801044e:	1c43      	adds	r3, r0, #1
 8010450:	d103      	bne.n	801045a <sbrk_aligned+0x26>
 8010452:	f04f 34ff 	mov.w	r4, #4294967295
 8010456:	4620      	mov	r0, r4
 8010458:	bd70      	pop	{r4, r5, r6, pc}
 801045a:	1cc4      	adds	r4, r0, #3
 801045c:	f024 0403 	bic.w	r4, r4, #3
 8010460:	42a0      	cmp	r0, r4
 8010462:	d0f8      	beq.n	8010456 <sbrk_aligned+0x22>
 8010464:	1a21      	subs	r1, r4, r0
 8010466:	4628      	mov	r0, r5
 8010468:	f000 fcb4 	bl	8010dd4 <_sbrk_r>
 801046c:	3001      	adds	r0, #1
 801046e:	d1f2      	bne.n	8010456 <sbrk_aligned+0x22>
 8010470:	e7ef      	b.n	8010452 <sbrk_aligned+0x1e>
 8010472:	bf00      	nop
 8010474:	200021e0 	.word	0x200021e0

08010478 <_malloc_r>:
 8010478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801047c:	1ccd      	adds	r5, r1, #3
 801047e:	f025 0503 	bic.w	r5, r5, #3
 8010482:	3508      	adds	r5, #8
 8010484:	2d0c      	cmp	r5, #12
 8010486:	bf38      	it	cc
 8010488:	250c      	movcc	r5, #12
 801048a:	2d00      	cmp	r5, #0
 801048c:	4606      	mov	r6, r0
 801048e:	db01      	blt.n	8010494 <_malloc_r+0x1c>
 8010490:	42a9      	cmp	r1, r5
 8010492:	d904      	bls.n	801049e <_malloc_r+0x26>
 8010494:	230c      	movs	r3, #12
 8010496:	6033      	str	r3, [r6, #0]
 8010498:	2000      	movs	r0, #0
 801049a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801049e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010574 <_malloc_r+0xfc>
 80104a2:	f000 f869 	bl	8010578 <__malloc_lock>
 80104a6:	f8d8 3000 	ldr.w	r3, [r8]
 80104aa:	461c      	mov	r4, r3
 80104ac:	bb44      	cbnz	r4, 8010500 <_malloc_r+0x88>
 80104ae:	4629      	mov	r1, r5
 80104b0:	4630      	mov	r0, r6
 80104b2:	f7ff ffbf 	bl	8010434 <sbrk_aligned>
 80104b6:	1c43      	adds	r3, r0, #1
 80104b8:	4604      	mov	r4, r0
 80104ba:	d158      	bne.n	801056e <_malloc_r+0xf6>
 80104bc:	f8d8 4000 	ldr.w	r4, [r8]
 80104c0:	4627      	mov	r7, r4
 80104c2:	2f00      	cmp	r7, #0
 80104c4:	d143      	bne.n	801054e <_malloc_r+0xd6>
 80104c6:	2c00      	cmp	r4, #0
 80104c8:	d04b      	beq.n	8010562 <_malloc_r+0xea>
 80104ca:	6823      	ldr	r3, [r4, #0]
 80104cc:	4639      	mov	r1, r7
 80104ce:	4630      	mov	r0, r6
 80104d0:	eb04 0903 	add.w	r9, r4, r3
 80104d4:	f000 fc7e 	bl	8010dd4 <_sbrk_r>
 80104d8:	4581      	cmp	r9, r0
 80104da:	d142      	bne.n	8010562 <_malloc_r+0xea>
 80104dc:	6821      	ldr	r1, [r4, #0]
 80104de:	1a6d      	subs	r5, r5, r1
 80104e0:	4629      	mov	r1, r5
 80104e2:	4630      	mov	r0, r6
 80104e4:	f7ff ffa6 	bl	8010434 <sbrk_aligned>
 80104e8:	3001      	adds	r0, #1
 80104ea:	d03a      	beq.n	8010562 <_malloc_r+0xea>
 80104ec:	6823      	ldr	r3, [r4, #0]
 80104ee:	442b      	add	r3, r5
 80104f0:	6023      	str	r3, [r4, #0]
 80104f2:	f8d8 3000 	ldr.w	r3, [r8]
 80104f6:	685a      	ldr	r2, [r3, #4]
 80104f8:	bb62      	cbnz	r2, 8010554 <_malloc_r+0xdc>
 80104fa:	f8c8 7000 	str.w	r7, [r8]
 80104fe:	e00f      	b.n	8010520 <_malloc_r+0xa8>
 8010500:	6822      	ldr	r2, [r4, #0]
 8010502:	1b52      	subs	r2, r2, r5
 8010504:	d420      	bmi.n	8010548 <_malloc_r+0xd0>
 8010506:	2a0b      	cmp	r2, #11
 8010508:	d917      	bls.n	801053a <_malloc_r+0xc2>
 801050a:	1961      	adds	r1, r4, r5
 801050c:	42a3      	cmp	r3, r4
 801050e:	6025      	str	r5, [r4, #0]
 8010510:	bf18      	it	ne
 8010512:	6059      	strne	r1, [r3, #4]
 8010514:	6863      	ldr	r3, [r4, #4]
 8010516:	bf08      	it	eq
 8010518:	f8c8 1000 	streq.w	r1, [r8]
 801051c:	5162      	str	r2, [r4, r5]
 801051e:	604b      	str	r3, [r1, #4]
 8010520:	4630      	mov	r0, r6
 8010522:	f000 f82f 	bl	8010584 <__malloc_unlock>
 8010526:	f104 000b 	add.w	r0, r4, #11
 801052a:	1d23      	adds	r3, r4, #4
 801052c:	f020 0007 	bic.w	r0, r0, #7
 8010530:	1ac2      	subs	r2, r0, r3
 8010532:	bf1c      	itt	ne
 8010534:	1a1b      	subne	r3, r3, r0
 8010536:	50a3      	strne	r3, [r4, r2]
 8010538:	e7af      	b.n	801049a <_malloc_r+0x22>
 801053a:	6862      	ldr	r2, [r4, #4]
 801053c:	42a3      	cmp	r3, r4
 801053e:	bf0c      	ite	eq
 8010540:	f8c8 2000 	streq.w	r2, [r8]
 8010544:	605a      	strne	r2, [r3, #4]
 8010546:	e7eb      	b.n	8010520 <_malloc_r+0xa8>
 8010548:	4623      	mov	r3, r4
 801054a:	6864      	ldr	r4, [r4, #4]
 801054c:	e7ae      	b.n	80104ac <_malloc_r+0x34>
 801054e:	463c      	mov	r4, r7
 8010550:	687f      	ldr	r7, [r7, #4]
 8010552:	e7b6      	b.n	80104c2 <_malloc_r+0x4a>
 8010554:	461a      	mov	r2, r3
 8010556:	685b      	ldr	r3, [r3, #4]
 8010558:	42a3      	cmp	r3, r4
 801055a:	d1fb      	bne.n	8010554 <_malloc_r+0xdc>
 801055c:	2300      	movs	r3, #0
 801055e:	6053      	str	r3, [r2, #4]
 8010560:	e7de      	b.n	8010520 <_malloc_r+0xa8>
 8010562:	230c      	movs	r3, #12
 8010564:	6033      	str	r3, [r6, #0]
 8010566:	4630      	mov	r0, r6
 8010568:	f000 f80c 	bl	8010584 <__malloc_unlock>
 801056c:	e794      	b.n	8010498 <_malloc_r+0x20>
 801056e:	6005      	str	r5, [r0, #0]
 8010570:	e7d6      	b.n	8010520 <_malloc_r+0xa8>
 8010572:	bf00      	nop
 8010574:	200021e4 	.word	0x200021e4

08010578 <__malloc_lock>:
 8010578:	4801      	ldr	r0, [pc, #4]	@ (8010580 <__malloc_lock+0x8>)
 801057a:	f7ff beda 	b.w	8010332 <__retarget_lock_acquire_recursive>
 801057e:	bf00      	nop
 8010580:	200021dc 	.word	0x200021dc

08010584 <__malloc_unlock>:
 8010584:	4801      	ldr	r0, [pc, #4]	@ (801058c <__malloc_unlock+0x8>)
 8010586:	f7ff bed5 	b.w	8010334 <__retarget_lock_release_recursive>
 801058a:	bf00      	nop
 801058c:	200021dc 	.word	0x200021dc

08010590 <__sfputc_r>:
 8010590:	6893      	ldr	r3, [r2, #8]
 8010592:	3b01      	subs	r3, #1
 8010594:	2b00      	cmp	r3, #0
 8010596:	b410      	push	{r4}
 8010598:	6093      	str	r3, [r2, #8]
 801059a:	da08      	bge.n	80105ae <__sfputc_r+0x1e>
 801059c:	6994      	ldr	r4, [r2, #24]
 801059e:	42a3      	cmp	r3, r4
 80105a0:	db01      	blt.n	80105a6 <__sfputc_r+0x16>
 80105a2:	290a      	cmp	r1, #10
 80105a4:	d103      	bne.n	80105ae <__sfputc_r+0x1e>
 80105a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105aa:	f000 bb7f 	b.w	8010cac <__swbuf_r>
 80105ae:	6813      	ldr	r3, [r2, #0]
 80105b0:	1c58      	adds	r0, r3, #1
 80105b2:	6010      	str	r0, [r2, #0]
 80105b4:	7019      	strb	r1, [r3, #0]
 80105b6:	4608      	mov	r0, r1
 80105b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105bc:	4770      	bx	lr

080105be <__sfputs_r>:
 80105be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105c0:	4606      	mov	r6, r0
 80105c2:	460f      	mov	r7, r1
 80105c4:	4614      	mov	r4, r2
 80105c6:	18d5      	adds	r5, r2, r3
 80105c8:	42ac      	cmp	r4, r5
 80105ca:	d101      	bne.n	80105d0 <__sfputs_r+0x12>
 80105cc:	2000      	movs	r0, #0
 80105ce:	e007      	b.n	80105e0 <__sfputs_r+0x22>
 80105d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105d4:	463a      	mov	r2, r7
 80105d6:	4630      	mov	r0, r6
 80105d8:	f7ff ffda 	bl	8010590 <__sfputc_r>
 80105dc:	1c43      	adds	r3, r0, #1
 80105de:	d1f3      	bne.n	80105c8 <__sfputs_r+0xa>
 80105e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080105e4 <_vfiprintf_r>:
 80105e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105e8:	460d      	mov	r5, r1
 80105ea:	b09d      	sub	sp, #116	@ 0x74
 80105ec:	4614      	mov	r4, r2
 80105ee:	4698      	mov	r8, r3
 80105f0:	4606      	mov	r6, r0
 80105f2:	b118      	cbz	r0, 80105fc <_vfiprintf_r+0x18>
 80105f4:	6a03      	ldr	r3, [r0, #32]
 80105f6:	b90b      	cbnz	r3, 80105fc <_vfiprintf_r+0x18>
 80105f8:	f7ff fda8 	bl	801014c <__sinit>
 80105fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80105fe:	07d9      	lsls	r1, r3, #31
 8010600:	d405      	bmi.n	801060e <_vfiprintf_r+0x2a>
 8010602:	89ab      	ldrh	r3, [r5, #12]
 8010604:	059a      	lsls	r2, r3, #22
 8010606:	d402      	bmi.n	801060e <_vfiprintf_r+0x2a>
 8010608:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801060a:	f7ff fe92 	bl	8010332 <__retarget_lock_acquire_recursive>
 801060e:	89ab      	ldrh	r3, [r5, #12]
 8010610:	071b      	lsls	r3, r3, #28
 8010612:	d501      	bpl.n	8010618 <_vfiprintf_r+0x34>
 8010614:	692b      	ldr	r3, [r5, #16]
 8010616:	b99b      	cbnz	r3, 8010640 <_vfiprintf_r+0x5c>
 8010618:	4629      	mov	r1, r5
 801061a:	4630      	mov	r0, r6
 801061c:	f000 fb84 	bl	8010d28 <__swsetup_r>
 8010620:	b170      	cbz	r0, 8010640 <_vfiprintf_r+0x5c>
 8010622:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010624:	07dc      	lsls	r4, r3, #31
 8010626:	d504      	bpl.n	8010632 <_vfiprintf_r+0x4e>
 8010628:	f04f 30ff 	mov.w	r0, #4294967295
 801062c:	b01d      	add	sp, #116	@ 0x74
 801062e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010632:	89ab      	ldrh	r3, [r5, #12]
 8010634:	0598      	lsls	r0, r3, #22
 8010636:	d4f7      	bmi.n	8010628 <_vfiprintf_r+0x44>
 8010638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801063a:	f7ff fe7b 	bl	8010334 <__retarget_lock_release_recursive>
 801063e:	e7f3      	b.n	8010628 <_vfiprintf_r+0x44>
 8010640:	2300      	movs	r3, #0
 8010642:	9309      	str	r3, [sp, #36]	@ 0x24
 8010644:	2320      	movs	r3, #32
 8010646:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801064a:	f8cd 800c 	str.w	r8, [sp, #12]
 801064e:	2330      	movs	r3, #48	@ 0x30
 8010650:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010800 <_vfiprintf_r+0x21c>
 8010654:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010658:	f04f 0901 	mov.w	r9, #1
 801065c:	4623      	mov	r3, r4
 801065e:	469a      	mov	sl, r3
 8010660:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010664:	b10a      	cbz	r2, 801066a <_vfiprintf_r+0x86>
 8010666:	2a25      	cmp	r2, #37	@ 0x25
 8010668:	d1f9      	bne.n	801065e <_vfiprintf_r+0x7a>
 801066a:	ebba 0b04 	subs.w	fp, sl, r4
 801066e:	d00b      	beq.n	8010688 <_vfiprintf_r+0xa4>
 8010670:	465b      	mov	r3, fp
 8010672:	4622      	mov	r2, r4
 8010674:	4629      	mov	r1, r5
 8010676:	4630      	mov	r0, r6
 8010678:	f7ff ffa1 	bl	80105be <__sfputs_r>
 801067c:	3001      	adds	r0, #1
 801067e:	f000 80a7 	beq.w	80107d0 <_vfiprintf_r+0x1ec>
 8010682:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010684:	445a      	add	r2, fp
 8010686:	9209      	str	r2, [sp, #36]	@ 0x24
 8010688:	f89a 3000 	ldrb.w	r3, [sl]
 801068c:	2b00      	cmp	r3, #0
 801068e:	f000 809f 	beq.w	80107d0 <_vfiprintf_r+0x1ec>
 8010692:	2300      	movs	r3, #0
 8010694:	f04f 32ff 	mov.w	r2, #4294967295
 8010698:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801069c:	f10a 0a01 	add.w	sl, sl, #1
 80106a0:	9304      	str	r3, [sp, #16]
 80106a2:	9307      	str	r3, [sp, #28]
 80106a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80106aa:	4654      	mov	r4, sl
 80106ac:	2205      	movs	r2, #5
 80106ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106b2:	4853      	ldr	r0, [pc, #332]	@ (8010800 <_vfiprintf_r+0x21c>)
 80106b4:	f7ef fd6c 	bl	8000190 <memchr>
 80106b8:	9a04      	ldr	r2, [sp, #16]
 80106ba:	b9d8      	cbnz	r0, 80106f4 <_vfiprintf_r+0x110>
 80106bc:	06d1      	lsls	r1, r2, #27
 80106be:	bf44      	itt	mi
 80106c0:	2320      	movmi	r3, #32
 80106c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106c6:	0713      	lsls	r3, r2, #28
 80106c8:	bf44      	itt	mi
 80106ca:	232b      	movmi	r3, #43	@ 0x2b
 80106cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106d0:	f89a 3000 	ldrb.w	r3, [sl]
 80106d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80106d6:	d015      	beq.n	8010704 <_vfiprintf_r+0x120>
 80106d8:	9a07      	ldr	r2, [sp, #28]
 80106da:	4654      	mov	r4, sl
 80106dc:	2000      	movs	r0, #0
 80106de:	f04f 0c0a 	mov.w	ip, #10
 80106e2:	4621      	mov	r1, r4
 80106e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106e8:	3b30      	subs	r3, #48	@ 0x30
 80106ea:	2b09      	cmp	r3, #9
 80106ec:	d94b      	bls.n	8010786 <_vfiprintf_r+0x1a2>
 80106ee:	b1b0      	cbz	r0, 801071e <_vfiprintf_r+0x13a>
 80106f0:	9207      	str	r2, [sp, #28]
 80106f2:	e014      	b.n	801071e <_vfiprintf_r+0x13a>
 80106f4:	eba0 0308 	sub.w	r3, r0, r8
 80106f8:	fa09 f303 	lsl.w	r3, r9, r3
 80106fc:	4313      	orrs	r3, r2
 80106fe:	9304      	str	r3, [sp, #16]
 8010700:	46a2      	mov	sl, r4
 8010702:	e7d2      	b.n	80106aa <_vfiprintf_r+0xc6>
 8010704:	9b03      	ldr	r3, [sp, #12]
 8010706:	1d19      	adds	r1, r3, #4
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	9103      	str	r1, [sp, #12]
 801070c:	2b00      	cmp	r3, #0
 801070e:	bfbb      	ittet	lt
 8010710:	425b      	neglt	r3, r3
 8010712:	f042 0202 	orrlt.w	r2, r2, #2
 8010716:	9307      	strge	r3, [sp, #28]
 8010718:	9307      	strlt	r3, [sp, #28]
 801071a:	bfb8      	it	lt
 801071c:	9204      	strlt	r2, [sp, #16]
 801071e:	7823      	ldrb	r3, [r4, #0]
 8010720:	2b2e      	cmp	r3, #46	@ 0x2e
 8010722:	d10a      	bne.n	801073a <_vfiprintf_r+0x156>
 8010724:	7863      	ldrb	r3, [r4, #1]
 8010726:	2b2a      	cmp	r3, #42	@ 0x2a
 8010728:	d132      	bne.n	8010790 <_vfiprintf_r+0x1ac>
 801072a:	9b03      	ldr	r3, [sp, #12]
 801072c:	1d1a      	adds	r2, r3, #4
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	9203      	str	r2, [sp, #12]
 8010732:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010736:	3402      	adds	r4, #2
 8010738:	9305      	str	r3, [sp, #20]
 801073a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010810 <_vfiprintf_r+0x22c>
 801073e:	7821      	ldrb	r1, [r4, #0]
 8010740:	2203      	movs	r2, #3
 8010742:	4650      	mov	r0, sl
 8010744:	f7ef fd24 	bl	8000190 <memchr>
 8010748:	b138      	cbz	r0, 801075a <_vfiprintf_r+0x176>
 801074a:	9b04      	ldr	r3, [sp, #16]
 801074c:	eba0 000a 	sub.w	r0, r0, sl
 8010750:	2240      	movs	r2, #64	@ 0x40
 8010752:	4082      	lsls	r2, r0
 8010754:	4313      	orrs	r3, r2
 8010756:	3401      	adds	r4, #1
 8010758:	9304      	str	r3, [sp, #16]
 801075a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801075e:	4829      	ldr	r0, [pc, #164]	@ (8010804 <_vfiprintf_r+0x220>)
 8010760:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010764:	2206      	movs	r2, #6
 8010766:	f7ef fd13 	bl	8000190 <memchr>
 801076a:	2800      	cmp	r0, #0
 801076c:	d03f      	beq.n	80107ee <_vfiprintf_r+0x20a>
 801076e:	4b26      	ldr	r3, [pc, #152]	@ (8010808 <_vfiprintf_r+0x224>)
 8010770:	bb1b      	cbnz	r3, 80107ba <_vfiprintf_r+0x1d6>
 8010772:	9b03      	ldr	r3, [sp, #12]
 8010774:	3307      	adds	r3, #7
 8010776:	f023 0307 	bic.w	r3, r3, #7
 801077a:	3308      	adds	r3, #8
 801077c:	9303      	str	r3, [sp, #12]
 801077e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010780:	443b      	add	r3, r7
 8010782:	9309      	str	r3, [sp, #36]	@ 0x24
 8010784:	e76a      	b.n	801065c <_vfiprintf_r+0x78>
 8010786:	fb0c 3202 	mla	r2, ip, r2, r3
 801078a:	460c      	mov	r4, r1
 801078c:	2001      	movs	r0, #1
 801078e:	e7a8      	b.n	80106e2 <_vfiprintf_r+0xfe>
 8010790:	2300      	movs	r3, #0
 8010792:	3401      	adds	r4, #1
 8010794:	9305      	str	r3, [sp, #20]
 8010796:	4619      	mov	r1, r3
 8010798:	f04f 0c0a 	mov.w	ip, #10
 801079c:	4620      	mov	r0, r4
 801079e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107a2:	3a30      	subs	r2, #48	@ 0x30
 80107a4:	2a09      	cmp	r2, #9
 80107a6:	d903      	bls.n	80107b0 <_vfiprintf_r+0x1cc>
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d0c6      	beq.n	801073a <_vfiprintf_r+0x156>
 80107ac:	9105      	str	r1, [sp, #20]
 80107ae:	e7c4      	b.n	801073a <_vfiprintf_r+0x156>
 80107b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80107b4:	4604      	mov	r4, r0
 80107b6:	2301      	movs	r3, #1
 80107b8:	e7f0      	b.n	801079c <_vfiprintf_r+0x1b8>
 80107ba:	ab03      	add	r3, sp, #12
 80107bc:	9300      	str	r3, [sp, #0]
 80107be:	462a      	mov	r2, r5
 80107c0:	4b12      	ldr	r3, [pc, #72]	@ (801080c <_vfiprintf_r+0x228>)
 80107c2:	a904      	add	r1, sp, #16
 80107c4:	4630      	mov	r0, r6
 80107c6:	f3af 8000 	nop.w
 80107ca:	4607      	mov	r7, r0
 80107cc:	1c78      	adds	r0, r7, #1
 80107ce:	d1d6      	bne.n	801077e <_vfiprintf_r+0x19a>
 80107d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80107d2:	07d9      	lsls	r1, r3, #31
 80107d4:	d405      	bmi.n	80107e2 <_vfiprintf_r+0x1fe>
 80107d6:	89ab      	ldrh	r3, [r5, #12]
 80107d8:	059a      	lsls	r2, r3, #22
 80107da:	d402      	bmi.n	80107e2 <_vfiprintf_r+0x1fe>
 80107dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80107de:	f7ff fda9 	bl	8010334 <__retarget_lock_release_recursive>
 80107e2:	89ab      	ldrh	r3, [r5, #12]
 80107e4:	065b      	lsls	r3, r3, #25
 80107e6:	f53f af1f 	bmi.w	8010628 <_vfiprintf_r+0x44>
 80107ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80107ec:	e71e      	b.n	801062c <_vfiprintf_r+0x48>
 80107ee:	ab03      	add	r3, sp, #12
 80107f0:	9300      	str	r3, [sp, #0]
 80107f2:	462a      	mov	r2, r5
 80107f4:	4b05      	ldr	r3, [pc, #20]	@ (801080c <_vfiprintf_r+0x228>)
 80107f6:	a904      	add	r1, sp, #16
 80107f8:	4630      	mov	r0, r6
 80107fa:	f000 f879 	bl	80108f0 <_printf_i>
 80107fe:	e7e4      	b.n	80107ca <_vfiprintf_r+0x1e6>
 8010800:	08011cad 	.word	0x08011cad
 8010804:	08011cb7 	.word	0x08011cb7
 8010808:	00000000 	.word	0x00000000
 801080c:	080105bf 	.word	0x080105bf
 8010810:	08011cb3 	.word	0x08011cb3

08010814 <_printf_common>:
 8010814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010818:	4616      	mov	r6, r2
 801081a:	4698      	mov	r8, r3
 801081c:	688a      	ldr	r2, [r1, #8]
 801081e:	690b      	ldr	r3, [r1, #16]
 8010820:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010824:	4293      	cmp	r3, r2
 8010826:	bfb8      	it	lt
 8010828:	4613      	movlt	r3, r2
 801082a:	6033      	str	r3, [r6, #0]
 801082c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010830:	4607      	mov	r7, r0
 8010832:	460c      	mov	r4, r1
 8010834:	b10a      	cbz	r2, 801083a <_printf_common+0x26>
 8010836:	3301      	adds	r3, #1
 8010838:	6033      	str	r3, [r6, #0]
 801083a:	6823      	ldr	r3, [r4, #0]
 801083c:	0699      	lsls	r1, r3, #26
 801083e:	bf42      	ittt	mi
 8010840:	6833      	ldrmi	r3, [r6, #0]
 8010842:	3302      	addmi	r3, #2
 8010844:	6033      	strmi	r3, [r6, #0]
 8010846:	6825      	ldr	r5, [r4, #0]
 8010848:	f015 0506 	ands.w	r5, r5, #6
 801084c:	d106      	bne.n	801085c <_printf_common+0x48>
 801084e:	f104 0a19 	add.w	sl, r4, #25
 8010852:	68e3      	ldr	r3, [r4, #12]
 8010854:	6832      	ldr	r2, [r6, #0]
 8010856:	1a9b      	subs	r3, r3, r2
 8010858:	42ab      	cmp	r3, r5
 801085a:	dc26      	bgt.n	80108aa <_printf_common+0x96>
 801085c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010860:	6822      	ldr	r2, [r4, #0]
 8010862:	3b00      	subs	r3, #0
 8010864:	bf18      	it	ne
 8010866:	2301      	movne	r3, #1
 8010868:	0692      	lsls	r2, r2, #26
 801086a:	d42b      	bmi.n	80108c4 <_printf_common+0xb0>
 801086c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010870:	4641      	mov	r1, r8
 8010872:	4638      	mov	r0, r7
 8010874:	47c8      	blx	r9
 8010876:	3001      	adds	r0, #1
 8010878:	d01e      	beq.n	80108b8 <_printf_common+0xa4>
 801087a:	6823      	ldr	r3, [r4, #0]
 801087c:	6922      	ldr	r2, [r4, #16]
 801087e:	f003 0306 	and.w	r3, r3, #6
 8010882:	2b04      	cmp	r3, #4
 8010884:	bf02      	ittt	eq
 8010886:	68e5      	ldreq	r5, [r4, #12]
 8010888:	6833      	ldreq	r3, [r6, #0]
 801088a:	1aed      	subeq	r5, r5, r3
 801088c:	68a3      	ldr	r3, [r4, #8]
 801088e:	bf0c      	ite	eq
 8010890:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010894:	2500      	movne	r5, #0
 8010896:	4293      	cmp	r3, r2
 8010898:	bfc4      	itt	gt
 801089a:	1a9b      	subgt	r3, r3, r2
 801089c:	18ed      	addgt	r5, r5, r3
 801089e:	2600      	movs	r6, #0
 80108a0:	341a      	adds	r4, #26
 80108a2:	42b5      	cmp	r5, r6
 80108a4:	d11a      	bne.n	80108dc <_printf_common+0xc8>
 80108a6:	2000      	movs	r0, #0
 80108a8:	e008      	b.n	80108bc <_printf_common+0xa8>
 80108aa:	2301      	movs	r3, #1
 80108ac:	4652      	mov	r2, sl
 80108ae:	4641      	mov	r1, r8
 80108b0:	4638      	mov	r0, r7
 80108b2:	47c8      	blx	r9
 80108b4:	3001      	adds	r0, #1
 80108b6:	d103      	bne.n	80108c0 <_printf_common+0xac>
 80108b8:	f04f 30ff 	mov.w	r0, #4294967295
 80108bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c0:	3501      	adds	r5, #1
 80108c2:	e7c6      	b.n	8010852 <_printf_common+0x3e>
 80108c4:	18e1      	adds	r1, r4, r3
 80108c6:	1c5a      	adds	r2, r3, #1
 80108c8:	2030      	movs	r0, #48	@ 0x30
 80108ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80108ce:	4422      	add	r2, r4
 80108d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80108d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80108d8:	3302      	adds	r3, #2
 80108da:	e7c7      	b.n	801086c <_printf_common+0x58>
 80108dc:	2301      	movs	r3, #1
 80108de:	4622      	mov	r2, r4
 80108e0:	4641      	mov	r1, r8
 80108e2:	4638      	mov	r0, r7
 80108e4:	47c8      	blx	r9
 80108e6:	3001      	adds	r0, #1
 80108e8:	d0e6      	beq.n	80108b8 <_printf_common+0xa4>
 80108ea:	3601      	adds	r6, #1
 80108ec:	e7d9      	b.n	80108a2 <_printf_common+0x8e>
	...

080108f0 <_printf_i>:
 80108f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108f4:	7e0f      	ldrb	r7, [r1, #24]
 80108f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80108f8:	2f78      	cmp	r7, #120	@ 0x78
 80108fa:	4691      	mov	r9, r2
 80108fc:	4680      	mov	r8, r0
 80108fe:	460c      	mov	r4, r1
 8010900:	469a      	mov	sl, r3
 8010902:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010906:	d807      	bhi.n	8010918 <_printf_i+0x28>
 8010908:	2f62      	cmp	r7, #98	@ 0x62
 801090a:	d80a      	bhi.n	8010922 <_printf_i+0x32>
 801090c:	2f00      	cmp	r7, #0
 801090e:	f000 80d2 	beq.w	8010ab6 <_printf_i+0x1c6>
 8010912:	2f58      	cmp	r7, #88	@ 0x58
 8010914:	f000 80b9 	beq.w	8010a8a <_printf_i+0x19a>
 8010918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801091c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010920:	e03a      	b.n	8010998 <_printf_i+0xa8>
 8010922:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010926:	2b15      	cmp	r3, #21
 8010928:	d8f6      	bhi.n	8010918 <_printf_i+0x28>
 801092a:	a101      	add	r1, pc, #4	@ (adr r1, 8010930 <_printf_i+0x40>)
 801092c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010930:	08010989 	.word	0x08010989
 8010934:	0801099d 	.word	0x0801099d
 8010938:	08010919 	.word	0x08010919
 801093c:	08010919 	.word	0x08010919
 8010940:	08010919 	.word	0x08010919
 8010944:	08010919 	.word	0x08010919
 8010948:	0801099d 	.word	0x0801099d
 801094c:	08010919 	.word	0x08010919
 8010950:	08010919 	.word	0x08010919
 8010954:	08010919 	.word	0x08010919
 8010958:	08010919 	.word	0x08010919
 801095c:	08010a9d 	.word	0x08010a9d
 8010960:	080109c7 	.word	0x080109c7
 8010964:	08010a57 	.word	0x08010a57
 8010968:	08010919 	.word	0x08010919
 801096c:	08010919 	.word	0x08010919
 8010970:	08010abf 	.word	0x08010abf
 8010974:	08010919 	.word	0x08010919
 8010978:	080109c7 	.word	0x080109c7
 801097c:	08010919 	.word	0x08010919
 8010980:	08010919 	.word	0x08010919
 8010984:	08010a5f 	.word	0x08010a5f
 8010988:	6833      	ldr	r3, [r6, #0]
 801098a:	1d1a      	adds	r2, r3, #4
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	6032      	str	r2, [r6, #0]
 8010990:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010994:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010998:	2301      	movs	r3, #1
 801099a:	e09d      	b.n	8010ad8 <_printf_i+0x1e8>
 801099c:	6833      	ldr	r3, [r6, #0]
 801099e:	6820      	ldr	r0, [r4, #0]
 80109a0:	1d19      	adds	r1, r3, #4
 80109a2:	6031      	str	r1, [r6, #0]
 80109a4:	0606      	lsls	r6, r0, #24
 80109a6:	d501      	bpl.n	80109ac <_printf_i+0xbc>
 80109a8:	681d      	ldr	r5, [r3, #0]
 80109aa:	e003      	b.n	80109b4 <_printf_i+0xc4>
 80109ac:	0645      	lsls	r5, r0, #25
 80109ae:	d5fb      	bpl.n	80109a8 <_printf_i+0xb8>
 80109b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80109b4:	2d00      	cmp	r5, #0
 80109b6:	da03      	bge.n	80109c0 <_printf_i+0xd0>
 80109b8:	232d      	movs	r3, #45	@ 0x2d
 80109ba:	426d      	negs	r5, r5
 80109bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109c0:	4859      	ldr	r0, [pc, #356]	@ (8010b28 <_printf_i+0x238>)
 80109c2:	230a      	movs	r3, #10
 80109c4:	e011      	b.n	80109ea <_printf_i+0xfa>
 80109c6:	6821      	ldr	r1, [r4, #0]
 80109c8:	6833      	ldr	r3, [r6, #0]
 80109ca:	0608      	lsls	r0, r1, #24
 80109cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80109d0:	d402      	bmi.n	80109d8 <_printf_i+0xe8>
 80109d2:	0649      	lsls	r1, r1, #25
 80109d4:	bf48      	it	mi
 80109d6:	b2ad      	uxthmi	r5, r5
 80109d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80109da:	4853      	ldr	r0, [pc, #332]	@ (8010b28 <_printf_i+0x238>)
 80109dc:	6033      	str	r3, [r6, #0]
 80109de:	bf14      	ite	ne
 80109e0:	230a      	movne	r3, #10
 80109e2:	2308      	moveq	r3, #8
 80109e4:	2100      	movs	r1, #0
 80109e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80109ea:	6866      	ldr	r6, [r4, #4]
 80109ec:	60a6      	str	r6, [r4, #8]
 80109ee:	2e00      	cmp	r6, #0
 80109f0:	bfa2      	ittt	ge
 80109f2:	6821      	ldrge	r1, [r4, #0]
 80109f4:	f021 0104 	bicge.w	r1, r1, #4
 80109f8:	6021      	strge	r1, [r4, #0]
 80109fa:	b90d      	cbnz	r5, 8010a00 <_printf_i+0x110>
 80109fc:	2e00      	cmp	r6, #0
 80109fe:	d04b      	beq.n	8010a98 <_printf_i+0x1a8>
 8010a00:	4616      	mov	r6, r2
 8010a02:	fbb5 f1f3 	udiv	r1, r5, r3
 8010a06:	fb03 5711 	mls	r7, r3, r1, r5
 8010a0a:	5dc7      	ldrb	r7, [r0, r7]
 8010a0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010a10:	462f      	mov	r7, r5
 8010a12:	42bb      	cmp	r3, r7
 8010a14:	460d      	mov	r5, r1
 8010a16:	d9f4      	bls.n	8010a02 <_printf_i+0x112>
 8010a18:	2b08      	cmp	r3, #8
 8010a1a:	d10b      	bne.n	8010a34 <_printf_i+0x144>
 8010a1c:	6823      	ldr	r3, [r4, #0]
 8010a1e:	07df      	lsls	r7, r3, #31
 8010a20:	d508      	bpl.n	8010a34 <_printf_i+0x144>
 8010a22:	6923      	ldr	r3, [r4, #16]
 8010a24:	6861      	ldr	r1, [r4, #4]
 8010a26:	4299      	cmp	r1, r3
 8010a28:	bfde      	ittt	le
 8010a2a:	2330      	movle	r3, #48	@ 0x30
 8010a2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010a30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010a34:	1b92      	subs	r2, r2, r6
 8010a36:	6122      	str	r2, [r4, #16]
 8010a38:	f8cd a000 	str.w	sl, [sp]
 8010a3c:	464b      	mov	r3, r9
 8010a3e:	aa03      	add	r2, sp, #12
 8010a40:	4621      	mov	r1, r4
 8010a42:	4640      	mov	r0, r8
 8010a44:	f7ff fee6 	bl	8010814 <_printf_common>
 8010a48:	3001      	adds	r0, #1
 8010a4a:	d14a      	bne.n	8010ae2 <_printf_i+0x1f2>
 8010a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a50:	b004      	add	sp, #16
 8010a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a56:	6823      	ldr	r3, [r4, #0]
 8010a58:	f043 0320 	orr.w	r3, r3, #32
 8010a5c:	6023      	str	r3, [r4, #0]
 8010a5e:	4833      	ldr	r0, [pc, #204]	@ (8010b2c <_printf_i+0x23c>)
 8010a60:	2778      	movs	r7, #120	@ 0x78
 8010a62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010a66:	6823      	ldr	r3, [r4, #0]
 8010a68:	6831      	ldr	r1, [r6, #0]
 8010a6a:	061f      	lsls	r7, r3, #24
 8010a6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8010a70:	d402      	bmi.n	8010a78 <_printf_i+0x188>
 8010a72:	065f      	lsls	r7, r3, #25
 8010a74:	bf48      	it	mi
 8010a76:	b2ad      	uxthmi	r5, r5
 8010a78:	6031      	str	r1, [r6, #0]
 8010a7a:	07d9      	lsls	r1, r3, #31
 8010a7c:	bf44      	itt	mi
 8010a7e:	f043 0320 	orrmi.w	r3, r3, #32
 8010a82:	6023      	strmi	r3, [r4, #0]
 8010a84:	b11d      	cbz	r5, 8010a8e <_printf_i+0x19e>
 8010a86:	2310      	movs	r3, #16
 8010a88:	e7ac      	b.n	80109e4 <_printf_i+0xf4>
 8010a8a:	4827      	ldr	r0, [pc, #156]	@ (8010b28 <_printf_i+0x238>)
 8010a8c:	e7e9      	b.n	8010a62 <_printf_i+0x172>
 8010a8e:	6823      	ldr	r3, [r4, #0]
 8010a90:	f023 0320 	bic.w	r3, r3, #32
 8010a94:	6023      	str	r3, [r4, #0]
 8010a96:	e7f6      	b.n	8010a86 <_printf_i+0x196>
 8010a98:	4616      	mov	r6, r2
 8010a9a:	e7bd      	b.n	8010a18 <_printf_i+0x128>
 8010a9c:	6833      	ldr	r3, [r6, #0]
 8010a9e:	6825      	ldr	r5, [r4, #0]
 8010aa0:	6961      	ldr	r1, [r4, #20]
 8010aa2:	1d18      	adds	r0, r3, #4
 8010aa4:	6030      	str	r0, [r6, #0]
 8010aa6:	062e      	lsls	r6, r5, #24
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	d501      	bpl.n	8010ab0 <_printf_i+0x1c0>
 8010aac:	6019      	str	r1, [r3, #0]
 8010aae:	e002      	b.n	8010ab6 <_printf_i+0x1c6>
 8010ab0:	0668      	lsls	r0, r5, #25
 8010ab2:	d5fb      	bpl.n	8010aac <_printf_i+0x1bc>
 8010ab4:	8019      	strh	r1, [r3, #0]
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	6123      	str	r3, [r4, #16]
 8010aba:	4616      	mov	r6, r2
 8010abc:	e7bc      	b.n	8010a38 <_printf_i+0x148>
 8010abe:	6833      	ldr	r3, [r6, #0]
 8010ac0:	1d1a      	adds	r2, r3, #4
 8010ac2:	6032      	str	r2, [r6, #0]
 8010ac4:	681e      	ldr	r6, [r3, #0]
 8010ac6:	6862      	ldr	r2, [r4, #4]
 8010ac8:	2100      	movs	r1, #0
 8010aca:	4630      	mov	r0, r6
 8010acc:	f7ef fb60 	bl	8000190 <memchr>
 8010ad0:	b108      	cbz	r0, 8010ad6 <_printf_i+0x1e6>
 8010ad2:	1b80      	subs	r0, r0, r6
 8010ad4:	6060      	str	r0, [r4, #4]
 8010ad6:	6863      	ldr	r3, [r4, #4]
 8010ad8:	6123      	str	r3, [r4, #16]
 8010ada:	2300      	movs	r3, #0
 8010adc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ae0:	e7aa      	b.n	8010a38 <_printf_i+0x148>
 8010ae2:	6923      	ldr	r3, [r4, #16]
 8010ae4:	4632      	mov	r2, r6
 8010ae6:	4649      	mov	r1, r9
 8010ae8:	4640      	mov	r0, r8
 8010aea:	47d0      	blx	sl
 8010aec:	3001      	adds	r0, #1
 8010aee:	d0ad      	beq.n	8010a4c <_printf_i+0x15c>
 8010af0:	6823      	ldr	r3, [r4, #0]
 8010af2:	079b      	lsls	r3, r3, #30
 8010af4:	d413      	bmi.n	8010b1e <_printf_i+0x22e>
 8010af6:	68e0      	ldr	r0, [r4, #12]
 8010af8:	9b03      	ldr	r3, [sp, #12]
 8010afa:	4298      	cmp	r0, r3
 8010afc:	bfb8      	it	lt
 8010afe:	4618      	movlt	r0, r3
 8010b00:	e7a6      	b.n	8010a50 <_printf_i+0x160>
 8010b02:	2301      	movs	r3, #1
 8010b04:	4632      	mov	r2, r6
 8010b06:	4649      	mov	r1, r9
 8010b08:	4640      	mov	r0, r8
 8010b0a:	47d0      	blx	sl
 8010b0c:	3001      	adds	r0, #1
 8010b0e:	d09d      	beq.n	8010a4c <_printf_i+0x15c>
 8010b10:	3501      	adds	r5, #1
 8010b12:	68e3      	ldr	r3, [r4, #12]
 8010b14:	9903      	ldr	r1, [sp, #12]
 8010b16:	1a5b      	subs	r3, r3, r1
 8010b18:	42ab      	cmp	r3, r5
 8010b1a:	dcf2      	bgt.n	8010b02 <_printf_i+0x212>
 8010b1c:	e7eb      	b.n	8010af6 <_printf_i+0x206>
 8010b1e:	2500      	movs	r5, #0
 8010b20:	f104 0619 	add.w	r6, r4, #25
 8010b24:	e7f5      	b.n	8010b12 <_printf_i+0x222>
 8010b26:	bf00      	nop
 8010b28:	08011cbe 	.word	0x08011cbe
 8010b2c:	08011ccf 	.word	0x08011ccf

08010b30 <__sflush_r>:
 8010b30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b38:	0716      	lsls	r6, r2, #28
 8010b3a:	4605      	mov	r5, r0
 8010b3c:	460c      	mov	r4, r1
 8010b3e:	d454      	bmi.n	8010bea <__sflush_r+0xba>
 8010b40:	684b      	ldr	r3, [r1, #4]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	dc02      	bgt.n	8010b4c <__sflush_r+0x1c>
 8010b46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	dd48      	ble.n	8010bde <__sflush_r+0xae>
 8010b4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b4e:	2e00      	cmp	r6, #0
 8010b50:	d045      	beq.n	8010bde <__sflush_r+0xae>
 8010b52:	2300      	movs	r3, #0
 8010b54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010b58:	682f      	ldr	r7, [r5, #0]
 8010b5a:	6a21      	ldr	r1, [r4, #32]
 8010b5c:	602b      	str	r3, [r5, #0]
 8010b5e:	d030      	beq.n	8010bc2 <__sflush_r+0x92>
 8010b60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010b62:	89a3      	ldrh	r3, [r4, #12]
 8010b64:	0759      	lsls	r1, r3, #29
 8010b66:	d505      	bpl.n	8010b74 <__sflush_r+0x44>
 8010b68:	6863      	ldr	r3, [r4, #4]
 8010b6a:	1ad2      	subs	r2, r2, r3
 8010b6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010b6e:	b10b      	cbz	r3, 8010b74 <__sflush_r+0x44>
 8010b70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010b72:	1ad2      	subs	r2, r2, r3
 8010b74:	2300      	movs	r3, #0
 8010b76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b78:	6a21      	ldr	r1, [r4, #32]
 8010b7a:	4628      	mov	r0, r5
 8010b7c:	47b0      	blx	r6
 8010b7e:	1c43      	adds	r3, r0, #1
 8010b80:	89a3      	ldrh	r3, [r4, #12]
 8010b82:	d106      	bne.n	8010b92 <__sflush_r+0x62>
 8010b84:	6829      	ldr	r1, [r5, #0]
 8010b86:	291d      	cmp	r1, #29
 8010b88:	d82b      	bhi.n	8010be2 <__sflush_r+0xb2>
 8010b8a:	4a2a      	ldr	r2, [pc, #168]	@ (8010c34 <__sflush_r+0x104>)
 8010b8c:	410a      	asrs	r2, r1
 8010b8e:	07d6      	lsls	r6, r2, #31
 8010b90:	d427      	bmi.n	8010be2 <__sflush_r+0xb2>
 8010b92:	2200      	movs	r2, #0
 8010b94:	6062      	str	r2, [r4, #4]
 8010b96:	04d9      	lsls	r1, r3, #19
 8010b98:	6922      	ldr	r2, [r4, #16]
 8010b9a:	6022      	str	r2, [r4, #0]
 8010b9c:	d504      	bpl.n	8010ba8 <__sflush_r+0x78>
 8010b9e:	1c42      	adds	r2, r0, #1
 8010ba0:	d101      	bne.n	8010ba6 <__sflush_r+0x76>
 8010ba2:	682b      	ldr	r3, [r5, #0]
 8010ba4:	b903      	cbnz	r3, 8010ba8 <__sflush_r+0x78>
 8010ba6:	6560      	str	r0, [r4, #84]	@ 0x54
 8010ba8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010baa:	602f      	str	r7, [r5, #0]
 8010bac:	b1b9      	cbz	r1, 8010bde <__sflush_r+0xae>
 8010bae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010bb2:	4299      	cmp	r1, r3
 8010bb4:	d002      	beq.n	8010bbc <__sflush_r+0x8c>
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	f7ff fbea 	bl	8010390 <_free_r>
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8010bc0:	e00d      	b.n	8010bde <__sflush_r+0xae>
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	4628      	mov	r0, r5
 8010bc6:	47b0      	blx	r6
 8010bc8:	4602      	mov	r2, r0
 8010bca:	1c50      	adds	r0, r2, #1
 8010bcc:	d1c9      	bne.n	8010b62 <__sflush_r+0x32>
 8010bce:	682b      	ldr	r3, [r5, #0]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d0c6      	beq.n	8010b62 <__sflush_r+0x32>
 8010bd4:	2b1d      	cmp	r3, #29
 8010bd6:	d001      	beq.n	8010bdc <__sflush_r+0xac>
 8010bd8:	2b16      	cmp	r3, #22
 8010bda:	d11e      	bne.n	8010c1a <__sflush_r+0xea>
 8010bdc:	602f      	str	r7, [r5, #0]
 8010bde:	2000      	movs	r0, #0
 8010be0:	e022      	b.n	8010c28 <__sflush_r+0xf8>
 8010be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010be6:	b21b      	sxth	r3, r3
 8010be8:	e01b      	b.n	8010c22 <__sflush_r+0xf2>
 8010bea:	690f      	ldr	r7, [r1, #16]
 8010bec:	2f00      	cmp	r7, #0
 8010bee:	d0f6      	beq.n	8010bde <__sflush_r+0xae>
 8010bf0:	0793      	lsls	r3, r2, #30
 8010bf2:	680e      	ldr	r6, [r1, #0]
 8010bf4:	bf08      	it	eq
 8010bf6:	694b      	ldreq	r3, [r1, #20]
 8010bf8:	600f      	str	r7, [r1, #0]
 8010bfa:	bf18      	it	ne
 8010bfc:	2300      	movne	r3, #0
 8010bfe:	eba6 0807 	sub.w	r8, r6, r7
 8010c02:	608b      	str	r3, [r1, #8]
 8010c04:	f1b8 0f00 	cmp.w	r8, #0
 8010c08:	dde9      	ble.n	8010bde <__sflush_r+0xae>
 8010c0a:	6a21      	ldr	r1, [r4, #32]
 8010c0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010c0e:	4643      	mov	r3, r8
 8010c10:	463a      	mov	r2, r7
 8010c12:	4628      	mov	r0, r5
 8010c14:	47b0      	blx	r6
 8010c16:	2800      	cmp	r0, #0
 8010c18:	dc08      	bgt.n	8010c2c <__sflush_r+0xfc>
 8010c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c22:	81a3      	strh	r3, [r4, #12]
 8010c24:	f04f 30ff 	mov.w	r0, #4294967295
 8010c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c2c:	4407      	add	r7, r0
 8010c2e:	eba8 0800 	sub.w	r8, r8, r0
 8010c32:	e7e7      	b.n	8010c04 <__sflush_r+0xd4>
 8010c34:	dfbffffe 	.word	0xdfbffffe

08010c38 <_fflush_r>:
 8010c38:	b538      	push	{r3, r4, r5, lr}
 8010c3a:	690b      	ldr	r3, [r1, #16]
 8010c3c:	4605      	mov	r5, r0
 8010c3e:	460c      	mov	r4, r1
 8010c40:	b913      	cbnz	r3, 8010c48 <_fflush_r+0x10>
 8010c42:	2500      	movs	r5, #0
 8010c44:	4628      	mov	r0, r5
 8010c46:	bd38      	pop	{r3, r4, r5, pc}
 8010c48:	b118      	cbz	r0, 8010c52 <_fflush_r+0x1a>
 8010c4a:	6a03      	ldr	r3, [r0, #32]
 8010c4c:	b90b      	cbnz	r3, 8010c52 <_fflush_r+0x1a>
 8010c4e:	f7ff fa7d 	bl	801014c <__sinit>
 8010c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d0f3      	beq.n	8010c42 <_fflush_r+0xa>
 8010c5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010c5c:	07d0      	lsls	r0, r2, #31
 8010c5e:	d404      	bmi.n	8010c6a <_fflush_r+0x32>
 8010c60:	0599      	lsls	r1, r3, #22
 8010c62:	d402      	bmi.n	8010c6a <_fflush_r+0x32>
 8010c64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c66:	f7ff fb64 	bl	8010332 <__retarget_lock_acquire_recursive>
 8010c6a:	4628      	mov	r0, r5
 8010c6c:	4621      	mov	r1, r4
 8010c6e:	f7ff ff5f 	bl	8010b30 <__sflush_r>
 8010c72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c74:	07da      	lsls	r2, r3, #31
 8010c76:	4605      	mov	r5, r0
 8010c78:	d4e4      	bmi.n	8010c44 <_fflush_r+0xc>
 8010c7a:	89a3      	ldrh	r3, [r4, #12]
 8010c7c:	059b      	lsls	r3, r3, #22
 8010c7e:	d4e1      	bmi.n	8010c44 <_fflush_r+0xc>
 8010c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c82:	f7ff fb57 	bl	8010334 <__retarget_lock_release_recursive>
 8010c86:	e7dd      	b.n	8010c44 <_fflush_r+0xc>

08010c88 <fiprintf>:
 8010c88:	b40e      	push	{r1, r2, r3}
 8010c8a:	b503      	push	{r0, r1, lr}
 8010c8c:	4601      	mov	r1, r0
 8010c8e:	ab03      	add	r3, sp, #12
 8010c90:	4805      	ldr	r0, [pc, #20]	@ (8010ca8 <fiprintf+0x20>)
 8010c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c96:	6800      	ldr	r0, [r0, #0]
 8010c98:	9301      	str	r3, [sp, #4]
 8010c9a:	f7ff fca3 	bl	80105e4 <_vfiprintf_r>
 8010c9e:	b002      	add	sp, #8
 8010ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ca4:	b003      	add	sp, #12
 8010ca6:	4770      	bx	lr
 8010ca8:	20000080 	.word	0x20000080

08010cac <__swbuf_r>:
 8010cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cae:	460e      	mov	r6, r1
 8010cb0:	4614      	mov	r4, r2
 8010cb2:	4605      	mov	r5, r0
 8010cb4:	b118      	cbz	r0, 8010cbe <__swbuf_r+0x12>
 8010cb6:	6a03      	ldr	r3, [r0, #32]
 8010cb8:	b90b      	cbnz	r3, 8010cbe <__swbuf_r+0x12>
 8010cba:	f7ff fa47 	bl	801014c <__sinit>
 8010cbe:	69a3      	ldr	r3, [r4, #24]
 8010cc0:	60a3      	str	r3, [r4, #8]
 8010cc2:	89a3      	ldrh	r3, [r4, #12]
 8010cc4:	071a      	lsls	r2, r3, #28
 8010cc6:	d501      	bpl.n	8010ccc <__swbuf_r+0x20>
 8010cc8:	6923      	ldr	r3, [r4, #16]
 8010cca:	b943      	cbnz	r3, 8010cde <__swbuf_r+0x32>
 8010ccc:	4621      	mov	r1, r4
 8010cce:	4628      	mov	r0, r5
 8010cd0:	f000 f82a 	bl	8010d28 <__swsetup_r>
 8010cd4:	b118      	cbz	r0, 8010cde <__swbuf_r+0x32>
 8010cd6:	f04f 37ff 	mov.w	r7, #4294967295
 8010cda:	4638      	mov	r0, r7
 8010cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cde:	6823      	ldr	r3, [r4, #0]
 8010ce0:	6922      	ldr	r2, [r4, #16]
 8010ce2:	1a98      	subs	r0, r3, r2
 8010ce4:	6963      	ldr	r3, [r4, #20]
 8010ce6:	b2f6      	uxtb	r6, r6
 8010ce8:	4283      	cmp	r3, r0
 8010cea:	4637      	mov	r7, r6
 8010cec:	dc05      	bgt.n	8010cfa <__swbuf_r+0x4e>
 8010cee:	4621      	mov	r1, r4
 8010cf0:	4628      	mov	r0, r5
 8010cf2:	f7ff ffa1 	bl	8010c38 <_fflush_r>
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	d1ed      	bne.n	8010cd6 <__swbuf_r+0x2a>
 8010cfa:	68a3      	ldr	r3, [r4, #8]
 8010cfc:	3b01      	subs	r3, #1
 8010cfe:	60a3      	str	r3, [r4, #8]
 8010d00:	6823      	ldr	r3, [r4, #0]
 8010d02:	1c5a      	adds	r2, r3, #1
 8010d04:	6022      	str	r2, [r4, #0]
 8010d06:	701e      	strb	r6, [r3, #0]
 8010d08:	6962      	ldr	r2, [r4, #20]
 8010d0a:	1c43      	adds	r3, r0, #1
 8010d0c:	429a      	cmp	r2, r3
 8010d0e:	d004      	beq.n	8010d1a <__swbuf_r+0x6e>
 8010d10:	89a3      	ldrh	r3, [r4, #12]
 8010d12:	07db      	lsls	r3, r3, #31
 8010d14:	d5e1      	bpl.n	8010cda <__swbuf_r+0x2e>
 8010d16:	2e0a      	cmp	r6, #10
 8010d18:	d1df      	bne.n	8010cda <__swbuf_r+0x2e>
 8010d1a:	4621      	mov	r1, r4
 8010d1c:	4628      	mov	r0, r5
 8010d1e:	f7ff ff8b 	bl	8010c38 <_fflush_r>
 8010d22:	2800      	cmp	r0, #0
 8010d24:	d0d9      	beq.n	8010cda <__swbuf_r+0x2e>
 8010d26:	e7d6      	b.n	8010cd6 <__swbuf_r+0x2a>

08010d28 <__swsetup_r>:
 8010d28:	b538      	push	{r3, r4, r5, lr}
 8010d2a:	4b29      	ldr	r3, [pc, #164]	@ (8010dd0 <__swsetup_r+0xa8>)
 8010d2c:	4605      	mov	r5, r0
 8010d2e:	6818      	ldr	r0, [r3, #0]
 8010d30:	460c      	mov	r4, r1
 8010d32:	b118      	cbz	r0, 8010d3c <__swsetup_r+0x14>
 8010d34:	6a03      	ldr	r3, [r0, #32]
 8010d36:	b90b      	cbnz	r3, 8010d3c <__swsetup_r+0x14>
 8010d38:	f7ff fa08 	bl	801014c <__sinit>
 8010d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d40:	0719      	lsls	r1, r3, #28
 8010d42:	d422      	bmi.n	8010d8a <__swsetup_r+0x62>
 8010d44:	06da      	lsls	r2, r3, #27
 8010d46:	d407      	bmi.n	8010d58 <__swsetup_r+0x30>
 8010d48:	2209      	movs	r2, #9
 8010d4a:	602a      	str	r2, [r5, #0]
 8010d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d50:	81a3      	strh	r3, [r4, #12]
 8010d52:	f04f 30ff 	mov.w	r0, #4294967295
 8010d56:	e033      	b.n	8010dc0 <__swsetup_r+0x98>
 8010d58:	0758      	lsls	r0, r3, #29
 8010d5a:	d512      	bpl.n	8010d82 <__swsetup_r+0x5a>
 8010d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010d5e:	b141      	cbz	r1, 8010d72 <__swsetup_r+0x4a>
 8010d60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d64:	4299      	cmp	r1, r3
 8010d66:	d002      	beq.n	8010d6e <__swsetup_r+0x46>
 8010d68:	4628      	mov	r0, r5
 8010d6a:	f7ff fb11 	bl	8010390 <_free_r>
 8010d6e:	2300      	movs	r3, #0
 8010d70:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d72:	89a3      	ldrh	r3, [r4, #12]
 8010d74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010d78:	81a3      	strh	r3, [r4, #12]
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	6063      	str	r3, [r4, #4]
 8010d7e:	6923      	ldr	r3, [r4, #16]
 8010d80:	6023      	str	r3, [r4, #0]
 8010d82:	89a3      	ldrh	r3, [r4, #12]
 8010d84:	f043 0308 	orr.w	r3, r3, #8
 8010d88:	81a3      	strh	r3, [r4, #12]
 8010d8a:	6923      	ldr	r3, [r4, #16]
 8010d8c:	b94b      	cbnz	r3, 8010da2 <__swsetup_r+0x7a>
 8010d8e:	89a3      	ldrh	r3, [r4, #12]
 8010d90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d98:	d003      	beq.n	8010da2 <__swsetup_r+0x7a>
 8010d9a:	4621      	mov	r1, r4
 8010d9c:	4628      	mov	r0, r5
 8010d9e:	f000 f856 	bl	8010e4e <__smakebuf_r>
 8010da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010da6:	f013 0201 	ands.w	r2, r3, #1
 8010daa:	d00a      	beq.n	8010dc2 <__swsetup_r+0x9a>
 8010dac:	2200      	movs	r2, #0
 8010dae:	60a2      	str	r2, [r4, #8]
 8010db0:	6962      	ldr	r2, [r4, #20]
 8010db2:	4252      	negs	r2, r2
 8010db4:	61a2      	str	r2, [r4, #24]
 8010db6:	6922      	ldr	r2, [r4, #16]
 8010db8:	b942      	cbnz	r2, 8010dcc <__swsetup_r+0xa4>
 8010dba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010dbe:	d1c5      	bne.n	8010d4c <__swsetup_r+0x24>
 8010dc0:	bd38      	pop	{r3, r4, r5, pc}
 8010dc2:	0799      	lsls	r1, r3, #30
 8010dc4:	bf58      	it	pl
 8010dc6:	6962      	ldrpl	r2, [r4, #20]
 8010dc8:	60a2      	str	r2, [r4, #8]
 8010dca:	e7f4      	b.n	8010db6 <__swsetup_r+0x8e>
 8010dcc:	2000      	movs	r0, #0
 8010dce:	e7f7      	b.n	8010dc0 <__swsetup_r+0x98>
 8010dd0:	20000080 	.word	0x20000080

08010dd4 <_sbrk_r>:
 8010dd4:	b538      	push	{r3, r4, r5, lr}
 8010dd6:	4d06      	ldr	r5, [pc, #24]	@ (8010df0 <_sbrk_r+0x1c>)
 8010dd8:	2300      	movs	r3, #0
 8010dda:	4604      	mov	r4, r0
 8010ddc:	4608      	mov	r0, r1
 8010dde:	602b      	str	r3, [r5, #0]
 8010de0:	f7f6 fa1e 	bl	8007220 <_sbrk>
 8010de4:	1c43      	adds	r3, r0, #1
 8010de6:	d102      	bne.n	8010dee <_sbrk_r+0x1a>
 8010de8:	682b      	ldr	r3, [r5, #0]
 8010dea:	b103      	cbz	r3, 8010dee <_sbrk_r+0x1a>
 8010dec:	6023      	str	r3, [r4, #0]
 8010dee:	bd38      	pop	{r3, r4, r5, pc}
 8010df0:	200021d8 	.word	0x200021d8

08010df4 <abort>:
 8010df4:	b508      	push	{r3, lr}
 8010df6:	2006      	movs	r0, #6
 8010df8:	f000 f88e 	bl	8010f18 <raise>
 8010dfc:	2001      	movs	r0, #1
 8010dfe:	f7f6 f996 	bl	800712e <_exit>

08010e02 <__swhatbuf_r>:
 8010e02:	b570      	push	{r4, r5, r6, lr}
 8010e04:	460c      	mov	r4, r1
 8010e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e0a:	2900      	cmp	r1, #0
 8010e0c:	b096      	sub	sp, #88	@ 0x58
 8010e0e:	4615      	mov	r5, r2
 8010e10:	461e      	mov	r6, r3
 8010e12:	da0d      	bge.n	8010e30 <__swhatbuf_r+0x2e>
 8010e14:	89a3      	ldrh	r3, [r4, #12]
 8010e16:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010e1a:	f04f 0100 	mov.w	r1, #0
 8010e1e:	bf14      	ite	ne
 8010e20:	2340      	movne	r3, #64	@ 0x40
 8010e22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010e26:	2000      	movs	r0, #0
 8010e28:	6031      	str	r1, [r6, #0]
 8010e2a:	602b      	str	r3, [r5, #0]
 8010e2c:	b016      	add	sp, #88	@ 0x58
 8010e2e:	bd70      	pop	{r4, r5, r6, pc}
 8010e30:	466a      	mov	r2, sp
 8010e32:	f000 f879 	bl	8010f28 <_fstat_r>
 8010e36:	2800      	cmp	r0, #0
 8010e38:	dbec      	blt.n	8010e14 <__swhatbuf_r+0x12>
 8010e3a:	9901      	ldr	r1, [sp, #4]
 8010e3c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010e40:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010e44:	4259      	negs	r1, r3
 8010e46:	4159      	adcs	r1, r3
 8010e48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e4c:	e7eb      	b.n	8010e26 <__swhatbuf_r+0x24>

08010e4e <__smakebuf_r>:
 8010e4e:	898b      	ldrh	r3, [r1, #12]
 8010e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e52:	079d      	lsls	r5, r3, #30
 8010e54:	4606      	mov	r6, r0
 8010e56:	460c      	mov	r4, r1
 8010e58:	d507      	bpl.n	8010e6a <__smakebuf_r+0x1c>
 8010e5a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010e5e:	6023      	str	r3, [r4, #0]
 8010e60:	6123      	str	r3, [r4, #16]
 8010e62:	2301      	movs	r3, #1
 8010e64:	6163      	str	r3, [r4, #20]
 8010e66:	b003      	add	sp, #12
 8010e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e6a:	ab01      	add	r3, sp, #4
 8010e6c:	466a      	mov	r2, sp
 8010e6e:	f7ff ffc8 	bl	8010e02 <__swhatbuf_r>
 8010e72:	9f00      	ldr	r7, [sp, #0]
 8010e74:	4605      	mov	r5, r0
 8010e76:	4639      	mov	r1, r7
 8010e78:	4630      	mov	r0, r6
 8010e7a:	f7ff fafd 	bl	8010478 <_malloc_r>
 8010e7e:	b948      	cbnz	r0, 8010e94 <__smakebuf_r+0x46>
 8010e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e84:	059a      	lsls	r2, r3, #22
 8010e86:	d4ee      	bmi.n	8010e66 <__smakebuf_r+0x18>
 8010e88:	f023 0303 	bic.w	r3, r3, #3
 8010e8c:	f043 0302 	orr.w	r3, r3, #2
 8010e90:	81a3      	strh	r3, [r4, #12]
 8010e92:	e7e2      	b.n	8010e5a <__smakebuf_r+0xc>
 8010e94:	89a3      	ldrh	r3, [r4, #12]
 8010e96:	6020      	str	r0, [r4, #0]
 8010e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e9c:	81a3      	strh	r3, [r4, #12]
 8010e9e:	9b01      	ldr	r3, [sp, #4]
 8010ea0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010ea4:	b15b      	cbz	r3, 8010ebe <__smakebuf_r+0x70>
 8010ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010eaa:	4630      	mov	r0, r6
 8010eac:	f000 f84e 	bl	8010f4c <_isatty_r>
 8010eb0:	b128      	cbz	r0, 8010ebe <__smakebuf_r+0x70>
 8010eb2:	89a3      	ldrh	r3, [r4, #12]
 8010eb4:	f023 0303 	bic.w	r3, r3, #3
 8010eb8:	f043 0301 	orr.w	r3, r3, #1
 8010ebc:	81a3      	strh	r3, [r4, #12]
 8010ebe:	89a3      	ldrh	r3, [r4, #12]
 8010ec0:	431d      	orrs	r5, r3
 8010ec2:	81a5      	strh	r5, [r4, #12]
 8010ec4:	e7cf      	b.n	8010e66 <__smakebuf_r+0x18>

08010ec6 <_raise_r>:
 8010ec6:	291f      	cmp	r1, #31
 8010ec8:	b538      	push	{r3, r4, r5, lr}
 8010eca:	4605      	mov	r5, r0
 8010ecc:	460c      	mov	r4, r1
 8010ece:	d904      	bls.n	8010eda <_raise_r+0x14>
 8010ed0:	2316      	movs	r3, #22
 8010ed2:	6003      	str	r3, [r0, #0]
 8010ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed8:	bd38      	pop	{r3, r4, r5, pc}
 8010eda:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010edc:	b112      	cbz	r2, 8010ee4 <_raise_r+0x1e>
 8010ede:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010ee2:	b94b      	cbnz	r3, 8010ef8 <_raise_r+0x32>
 8010ee4:	4628      	mov	r0, r5
 8010ee6:	f000 f853 	bl	8010f90 <_getpid_r>
 8010eea:	4622      	mov	r2, r4
 8010eec:	4601      	mov	r1, r0
 8010eee:	4628      	mov	r0, r5
 8010ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ef4:	f000 b83a 	b.w	8010f6c <_kill_r>
 8010ef8:	2b01      	cmp	r3, #1
 8010efa:	d00a      	beq.n	8010f12 <_raise_r+0x4c>
 8010efc:	1c59      	adds	r1, r3, #1
 8010efe:	d103      	bne.n	8010f08 <_raise_r+0x42>
 8010f00:	2316      	movs	r3, #22
 8010f02:	6003      	str	r3, [r0, #0]
 8010f04:	2001      	movs	r0, #1
 8010f06:	e7e7      	b.n	8010ed8 <_raise_r+0x12>
 8010f08:	2100      	movs	r1, #0
 8010f0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f0e:	4620      	mov	r0, r4
 8010f10:	4798      	blx	r3
 8010f12:	2000      	movs	r0, #0
 8010f14:	e7e0      	b.n	8010ed8 <_raise_r+0x12>
	...

08010f18 <raise>:
 8010f18:	4b02      	ldr	r3, [pc, #8]	@ (8010f24 <raise+0xc>)
 8010f1a:	4601      	mov	r1, r0
 8010f1c:	6818      	ldr	r0, [r3, #0]
 8010f1e:	f7ff bfd2 	b.w	8010ec6 <_raise_r>
 8010f22:	bf00      	nop
 8010f24:	20000080 	.word	0x20000080

08010f28 <_fstat_r>:
 8010f28:	b538      	push	{r3, r4, r5, lr}
 8010f2a:	4d07      	ldr	r5, [pc, #28]	@ (8010f48 <_fstat_r+0x20>)
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	4604      	mov	r4, r0
 8010f30:	4608      	mov	r0, r1
 8010f32:	4611      	mov	r1, r2
 8010f34:	602b      	str	r3, [r5, #0]
 8010f36:	f7f6 f94a 	bl	80071ce <_fstat>
 8010f3a:	1c43      	adds	r3, r0, #1
 8010f3c:	d102      	bne.n	8010f44 <_fstat_r+0x1c>
 8010f3e:	682b      	ldr	r3, [r5, #0]
 8010f40:	b103      	cbz	r3, 8010f44 <_fstat_r+0x1c>
 8010f42:	6023      	str	r3, [r4, #0]
 8010f44:	bd38      	pop	{r3, r4, r5, pc}
 8010f46:	bf00      	nop
 8010f48:	200021d8 	.word	0x200021d8

08010f4c <_isatty_r>:
 8010f4c:	b538      	push	{r3, r4, r5, lr}
 8010f4e:	4d06      	ldr	r5, [pc, #24]	@ (8010f68 <_isatty_r+0x1c>)
 8010f50:	2300      	movs	r3, #0
 8010f52:	4604      	mov	r4, r0
 8010f54:	4608      	mov	r0, r1
 8010f56:	602b      	str	r3, [r5, #0]
 8010f58:	f7f6 f949 	bl	80071ee <_isatty>
 8010f5c:	1c43      	adds	r3, r0, #1
 8010f5e:	d102      	bne.n	8010f66 <_isatty_r+0x1a>
 8010f60:	682b      	ldr	r3, [r5, #0]
 8010f62:	b103      	cbz	r3, 8010f66 <_isatty_r+0x1a>
 8010f64:	6023      	str	r3, [r4, #0]
 8010f66:	bd38      	pop	{r3, r4, r5, pc}
 8010f68:	200021d8 	.word	0x200021d8

08010f6c <_kill_r>:
 8010f6c:	b538      	push	{r3, r4, r5, lr}
 8010f6e:	4d07      	ldr	r5, [pc, #28]	@ (8010f8c <_kill_r+0x20>)
 8010f70:	2300      	movs	r3, #0
 8010f72:	4604      	mov	r4, r0
 8010f74:	4608      	mov	r0, r1
 8010f76:	4611      	mov	r1, r2
 8010f78:	602b      	str	r3, [r5, #0]
 8010f7a:	f7f6 f8c8 	bl	800710e <_kill>
 8010f7e:	1c43      	adds	r3, r0, #1
 8010f80:	d102      	bne.n	8010f88 <_kill_r+0x1c>
 8010f82:	682b      	ldr	r3, [r5, #0]
 8010f84:	b103      	cbz	r3, 8010f88 <_kill_r+0x1c>
 8010f86:	6023      	str	r3, [r4, #0]
 8010f88:	bd38      	pop	{r3, r4, r5, pc}
 8010f8a:	bf00      	nop
 8010f8c:	200021d8 	.word	0x200021d8

08010f90 <_getpid_r>:
 8010f90:	f7f6 b8b5 	b.w	80070fe <_getpid>

08010f94 <sqrt>:
 8010f94:	b538      	push	{r3, r4, r5, lr}
 8010f96:	ed2d 8b02 	vpush	{d8}
 8010f9a:	ec55 4b10 	vmov	r4, r5, d0
 8010f9e:	f000 f8a5 	bl	80110ec <__ieee754_sqrt>
 8010fa2:	4622      	mov	r2, r4
 8010fa4:	462b      	mov	r3, r5
 8010fa6:	4620      	mov	r0, r4
 8010fa8:	4629      	mov	r1, r5
 8010faa:	eeb0 8a40 	vmov.f32	s16, s0
 8010fae:	eef0 8a60 	vmov.f32	s17, s1
 8010fb2:	f7ef fd93 	bl	8000adc <__aeabi_dcmpun>
 8010fb6:	b990      	cbnz	r0, 8010fde <sqrt+0x4a>
 8010fb8:	2200      	movs	r2, #0
 8010fba:	2300      	movs	r3, #0
 8010fbc:	4620      	mov	r0, r4
 8010fbe:	4629      	mov	r1, r5
 8010fc0:	f7ef fd64 	bl	8000a8c <__aeabi_dcmplt>
 8010fc4:	b158      	cbz	r0, 8010fde <sqrt+0x4a>
 8010fc6:	f7ff f989 	bl	80102dc <__errno>
 8010fca:	2321      	movs	r3, #33	@ 0x21
 8010fcc:	6003      	str	r3, [r0, #0]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	4610      	mov	r0, r2
 8010fd4:	4619      	mov	r1, r3
 8010fd6:	f7ef fc11 	bl	80007fc <__aeabi_ddiv>
 8010fda:	ec41 0b18 	vmov	d8, r0, r1
 8010fde:	eeb0 0a48 	vmov.f32	s0, s16
 8010fe2:	eef0 0a68 	vmov.f32	s1, s17
 8010fe6:	ecbd 8b02 	vpop	{d8}
 8010fea:	bd38      	pop	{r3, r4, r5, pc}

08010fec <powf>:
 8010fec:	b508      	push	{r3, lr}
 8010fee:	ed2d 8b04 	vpush	{d8-d9}
 8010ff2:	eeb0 8a60 	vmov.f32	s16, s1
 8010ff6:	eeb0 9a40 	vmov.f32	s18, s0
 8010ffa:	f000 f955 	bl	80112a8 <__ieee754_powf>
 8010ffe:	eeb4 8a48 	vcmp.f32	s16, s16
 8011002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011006:	eef0 8a40 	vmov.f32	s17, s0
 801100a:	d63e      	bvs.n	801108a <powf+0x9e>
 801100c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8011010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011014:	d112      	bne.n	801103c <powf+0x50>
 8011016:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801101a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801101e:	d039      	beq.n	8011094 <powf+0xa8>
 8011020:	eeb0 0a48 	vmov.f32	s0, s16
 8011024:	f000 f858 	bl	80110d8 <finitef>
 8011028:	b378      	cbz	r0, 801108a <powf+0x9e>
 801102a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801102e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011032:	d52a      	bpl.n	801108a <powf+0x9e>
 8011034:	f7ff f952 	bl	80102dc <__errno>
 8011038:	2322      	movs	r3, #34	@ 0x22
 801103a:	e014      	b.n	8011066 <powf+0x7a>
 801103c:	f000 f84c 	bl	80110d8 <finitef>
 8011040:	b998      	cbnz	r0, 801106a <powf+0x7e>
 8011042:	eeb0 0a49 	vmov.f32	s0, s18
 8011046:	f000 f847 	bl	80110d8 <finitef>
 801104a:	b170      	cbz	r0, 801106a <powf+0x7e>
 801104c:	eeb0 0a48 	vmov.f32	s0, s16
 8011050:	f000 f842 	bl	80110d8 <finitef>
 8011054:	b148      	cbz	r0, 801106a <powf+0x7e>
 8011056:	eef4 8a68 	vcmp.f32	s17, s17
 801105a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801105e:	d7e9      	bvc.n	8011034 <powf+0x48>
 8011060:	f7ff f93c 	bl	80102dc <__errno>
 8011064:	2321      	movs	r3, #33	@ 0x21
 8011066:	6003      	str	r3, [r0, #0]
 8011068:	e00f      	b.n	801108a <powf+0x9e>
 801106a:	eef5 8a40 	vcmp.f32	s17, #0.0
 801106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011072:	d10a      	bne.n	801108a <powf+0x9e>
 8011074:	eeb0 0a49 	vmov.f32	s0, s18
 8011078:	f000 f82e 	bl	80110d8 <finitef>
 801107c:	b128      	cbz	r0, 801108a <powf+0x9e>
 801107e:	eeb0 0a48 	vmov.f32	s0, s16
 8011082:	f000 f829 	bl	80110d8 <finitef>
 8011086:	2800      	cmp	r0, #0
 8011088:	d1d4      	bne.n	8011034 <powf+0x48>
 801108a:	eeb0 0a68 	vmov.f32	s0, s17
 801108e:	ecbd 8b04 	vpop	{d8-d9}
 8011092:	bd08      	pop	{r3, pc}
 8011094:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8011098:	e7f7      	b.n	801108a <powf+0x9e>
	...

0801109c <sqrtf>:
 801109c:	b508      	push	{r3, lr}
 801109e:	ed2d 8b02 	vpush	{d8}
 80110a2:	eeb0 8a40 	vmov.f32	s16, s0
 80110a6:	f000 f8fb 	bl	80112a0 <__ieee754_sqrtf>
 80110aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80110ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110b2:	d60c      	bvs.n	80110ce <sqrtf+0x32>
 80110b4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80110d4 <sqrtf+0x38>
 80110b8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80110bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110c0:	d505      	bpl.n	80110ce <sqrtf+0x32>
 80110c2:	f7ff f90b 	bl	80102dc <__errno>
 80110c6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80110ca:	2321      	movs	r3, #33	@ 0x21
 80110cc:	6003      	str	r3, [r0, #0]
 80110ce:	ecbd 8b02 	vpop	{d8}
 80110d2:	bd08      	pop	{r3, pc}
 80110d4:	00000000 	.word	0x00000000

080110d8 <finitef>:
 80110d8:	ee10 3a10 	vmov	r3, s0
 80110dc:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80110e0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80110e4:	bfac      	ite	ge
 80110e6:	2000      	movge	r0, #0
 80110e8:	2001      	movlt	r0, #1
 80110ea:	4770      	bx	lr

080110ec <__ieee754_sqrt>:
 80110ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f0:	4a68      	ldr	r2, [pc, #416]	@ (8011294 <__ieee754_sqrt+0x1a8>)
 80110f2:	ec55 4b10 	vmov	r4, r5, d0
 80110f6:	43aa      	bics	r2, r5
 80110f8:	462b      	mov	r3, r5
 80110fa:	4621      	mov	r1, r4
 80110fc:	d110      	bne.n	8011120 <__ieee754_sqrt+0x34>
 80110fe:	4622      	mov	r2, r4
 8011100:	4620      	mov	r0, r4
 8011102:	4629      	mov	r1, r5
 8011104:	f7ef fa50 	bl	80005a8 <__aeabi_dmul>
 8011108:	4602      	mov	r2, r0
 801110a:	460b      	mov	r3, r1
 801110c:	4620      	mov	r0, r4
 801110e:	4629      	mov	r1, r5
 8011110:	f7ef f894 	bl	800023c <__adddf3>
 8011114:	4604      	mov	r4, r0
 8011116:	460d      	mov	r5, r1
 8011118:	ec45 4b10 	vmov	d0, r4, r5
 801111c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011120:	2d00      	cmp	r5, #0
 8011122:	dc0e      	bgt.n	8011142 <__ieee754_sqrt+0x56>
 8011124:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011128:	4322      	orrs	r2, r4
 801112a:	d0f5      	beq.n	8011118 <__ieee754_sqrt+0x2c>
 801112c:	b19d      	cbz	r5, 8011156 <__ieee754_sqrt+0x6a>
 801112e:	4622      	mov	r2, r4
 8011130:	4620      	mov	r0, r4
 8011132:	4629      	mov	r1, r5
 8011134:	f7ef f880 	bl	8000238 <__aeabi_dsub>
 8011138:	4602      	mov	r2, r0
 801113a:	460b      	mov	r3, r1
 801113c:	f7ef fb5e 	bl	80007fc <__aeabi_ddiv>
 8011140:	e7e8      	b.n	8011114 <__ieee754_sqrt+0x28>
 8011142:	152a      	asrs	r2, r5, #20
 8011144:	d115      	bne.n	8011172 <__ieee754_sqrt+0x86>
 8011146:	2000      	movs	r0, #0
 8011148:	e009      	b.n	801115e <__ieee754_sqrt+0x72>
 801114a:	0acb      	lsrs	r3, r1, #11
 801114c:	3a15      	subs	r2, #21
 801114e:	0549      	lsls	r1, r1, #21
 8011150:	2b00      	cmp	r3, #0
 8011152:	d0fa      	beq.n	801114a <__ieee754_sqrt+0x5e>
 8011154:	e7f7      	b.n	8011146 <__ieee754_sqrt+0x5a>
 8011156:	462a      	mov	r2, r5
 8011158:	e7fa      	b.n	8011150 <__ieee754_sqrt+0x64>
 801115a:	005b      	lsls	r3, r3, #1
 801115c:	3001      	adds	r0, #1
 801115e:	02dc      	lsls	r4, r3, #11
 8011160:	d5fb      	bpl.n	801115a <__ieee754_sqrt+0x6e>
 8011162:	1e44      	subs	r4, r0, #1
 8011164:	1b12      	subs	r2, r2, r4
 8011166:	f1c0 0420 	rsb	r4, r0, #32
 801116a:	fa21 f404 	lsr.w	r4, r1, r4
 801116e:	4323      	orrs	r3, r4
 8011170:	4081      	lsls	r1, r0
 8011172:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011176:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801117a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801117e:	07d2      	lsls	r2, r2, #31
 8011180:	bf5c      	itt	pl
 8011182:	005b      	lslpl	r3, r3, #1
 8011184:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011188:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801118c:	bf58      	it	pl
 801118e:	0049      	lslpl	r1, r1, #1
 8011190:	2600      	movs	r6, #0
 8011192:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8011196:	106d      	asrs	r5, r5, #1
 8011198:	0049      	lsls	r1, r1, #1
 801119a:	2016      	movs	r0, #22
 801119c:	4632      	mov	r2, r6
 801119e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80111a2:	1917      	adds	r7, r2, r4
 80111a4:	429f      	cmp	r7, r3
 80111a6:	bfde      	ittt	le
 80111a8:	193a      	addle	r2, r7, r4
 80111aa:	1bdb      	suble	r3, r3, r7
 80111ac:	1936      	addle	r6, r6, r4
 80111ae:	0fcf      	lsrs	r7, r1, #31
 80111b0:	3801      	subs	r0, #1
 80111b2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80111b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80111ba:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80111be:	d1f0      	bne.n	80111a2 <__ieee754_sqrt+0xb6>
 80111c0:	4604      	mov	r4, r0
 80111c2:	2720      	movs	r7, #32
 80111c4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80111c8:	429a      	cmp	r2, r3
 80111ca:	eb00 0e0c 	add.w	lr, r0, ip
 80111ce:	db02      	blt.n	80111d6 <__ieee754_sqrt+0xea>
 80111d0:	d113      	bne.n	80111fa <__ieee754_sqrt+0x10e>
 80111d2:	458e      	cmp	lr, r1
 80111d4:	d811      	bhi.n	80111fa <__ieee754_sqrt+0x10e>
 80111d6:	f1be 0f00 	cmp.w	lr, #0
 80111da:	eb0e 000c 	add.w	r0, lr, ip
 80111de:	da42      	bge.n	8011266 <__ieee754_sqrt+0x17a>
 80111e0:	2800      	cmp	r0, #0
 80111e2:	db40      	blt.n	8011266 <__ieee754_sqrt+0x17a>
 80111e4:	f102 0801 	add.w	r8, r2, #1
 80111e8:	1a9b      	subs	r3, r3, r2
 80111ea:	458e      	cmp	lr, r1
 80111ec:	bf88      	it	hi
 80111ee:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80111f2:	eba1 010e 	sub.w	r1, r1, lr
 80111f6:	4464      	add	r4, ip
 80111f8:	4642      	mov	r2, r8
 80111fa:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80111fe:	3f01      	subs	r7, #1
 8011200:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011204:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011208:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801120c:	d1dc      	bne.n	80111c8 <__ieee754_sqrt+0xdc>
 801120e:	4319      	orrs	r1, r3
 8011210:	d01b      	beq.n	801124a <__ieee754_sqrt+0x15e>
 8011212:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8011298 <__ieee754_sqrt+0x1ac>
 8011216:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801129c <__ieee754_sqrt+0x1b0>
 801121a:	e9da 0100 	ldrd	r0, r1, [sl]
 801121e:	e9db 2300 	ldrd	r2, r3, [fp]
 8011222:	f7ef f809 	bl	8000238 <__aeabi_dsub>
 8011226:	e9da 8900 	ldrd	r8, r9, [sl]
 801122a:	4602      	mov	r2, r0
 801122c:	460b      	mov	r3, r1
 801122e:	4640      	mov	r0, r8
 8011230:	4649      	mov	r1, r9
 8011232:	f7ef fc35 	bl	8000aa0 <__aeabi_dcmple>
 8011236:	b140      	cbz	r0, 801124a <__ieee754_sqrt+0x15e>
 8011238:	f1b4 3fff 	cmp.w	r4, #4294967295
 801123c:	e9da 0100 	ldrd	r0, r1, [sl]
 8011240:	e9db 2300 	ldrd	r2, r3, [fp]
 8011244:	d111      	bne.n	801126a <__ieee754_sqrt+0x17e>
 8011246:	3601      	adds	r6, #1
 8011248:	463c      	mov	r4, r7
 801124a:	1072      	asrs	r2, r6, #1
 801124c:	0863      	lsrs	r3, r4, #1
 801124e:	07f1      	lsls	r1, r6, #31
 8011250:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8011254:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8011258:	bf48      	it	mi
 801125a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801125e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8011262:	4618      	mov	r0, r3
 8011264:	e756      	b.n	8011114 <__ieee754_sqrt+0x28>
 8011266:	4690      	mov	r8, r2
 8011268:	e7be      	b.n	80111e8 <__ieee754_sqrt+0xfc>
 801126a:	f7ee ffe7 	bl	800023c <__adddf3>
 801126e:	e9da 8900 	ldrd	r8, r9, [sl]
 8011272:	4602      	mov	r2, r0
 8011274:	460b      	mov	r3, r1
 8011276:	4640      	mov	r0, r8
 8011278:	4649      	mov	r1, r9
 801127a:	f7ef fc07 	bl	8000a8c <__aeabi_dcmplt>
 801127e:	b120      	cbz	r0, 801128a <__ieee754_sqrt+0x19e>
 8011280:	1ca0      	adds	r0, r4, #2
 8011282:	bf08      	it	eq
 8011284:	3601      	addeq	r6, #1
 8011286:	3402      	adds	r4, #2
 8011288:	e7df      	b.n	801124a <__ieee754_sqrt+0x15e>
 801128a:	1c63      	adds	r3, r4, #1
 801128c:	f023 0401 	bic.w	r4, r3, #1
 8011290:	e7db      	b.n	801124a <__ieee754_sqrt+0x15e>
 8011292:	bf00      	nop
 8011294:	7ff00000 	.word	0x7ff00000
 8011298:	200000d8 	.word	0x200000d8
 801129c:	200000d0 	.word	0x200000d0

080112a0 <__ieee754_sqrtf>:
 80112a0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80112a4:	4770      	bx	lr
	...

080112a8 <__ieee754_powf>:
 80112a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112ac:	ee10 4a90 	vmov	r4, s1
 80112b0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80112b4:	ed2d 8b02 	vpush	{d8}
 80112b8:	ee10 6a10 	vmov	r6, s0
 80112bc:	eeb0 8a40 	vmov.f32	s16, s0
 80112c0:	eef0 8a60 	vmov.f32	s17, s1
 80112c4:	d10c      	bne.n	80112e0 <__ieee754_powf+0x38>
 80112c6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80112ca:	0076      	lsls	r6, r6, #1
 80112cc:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80112d0:	f240 829c 	bls.w	801180c <__ieee754_powf+0x564>
 80112d4:	ee38 0a28 	vadd.f32	s0, s16, s17
 80112d8:	ecbd 8b02 	vpop	{d8}
 80112dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112e0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80112e4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80112e8:	d802      	bhi.n	80112f0 <__ieee754_powf+0x48>
 80112ea:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80112ee:	d908      	bls.n	8011302 <__ieee754_powf+0x5a>
 80112f0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80112f4:	d1ee      	bne.n	80112d4 <__ieee754_powf+0x2c>
 80112f6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80112fa:	0064      	lsls	r4, r4, #1
 80112fc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8011300:	e7e6      	b.n	80112d0 <__ieee754_powf+0x28>
 8011302:	2e00      	cmp	r6, #0
 8011304:	da1e      	bge.n	8011344 <__ieee754_powf+0x9c>
 8011306:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 801130a:	d22b      	bcs.n	8011364 <__ieee754_powf+0xbc>
 801130c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8011310:	d332      	bcc.n	8011378 <__ieee754_powf+0xd0>
 8011312:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8011316:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 801131a:	fa49 f503 	asr.w	r5, r9, r3
 801131e:	fa05 f303 	lsl.w	r3, r5, r3
 8011322:	454b      	cmp	r3, r9
 8011324:	d126      	bne.n	8011374 <__ieee754_powf+0xcc>
 8011326:	f005 0501 	and.w	r5, r5, #1
 801132a:	f1c5 0502 	rsb	r5, r5, #2
 801132e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8011332:	d122      	bne.n	801137a <__ieee754_powf+0xd2>
 8011334:	2c00      	cmp	r4, #0
 8011336:	f280 826f 	bge.w	8011818 <__ieee754_powf+0x570>
 801133a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801133e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011342:	e7c9      	b.n	80112d8 <__ieee754_powf+0x30>
 8011344:	2500      	movs	r5, #0
 8011346:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801134a:	d1f0      	bne.n	801132e <__ieee754_powf+0x86>
 801134c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8011350:	f000 825c 	beq.w	801180c <__ieee754_powf+0x564>
 8011354:	d908      	bls.n	8011368 <__ieee754_powf+0xc0>
 8011356:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 80116b8 <__ieee754_powf+0x410>
 801135a:	2c00      	cmp	r4, #0
 801135c:	bfa8      	it	ge
 801135e:	eeb0 0a68 	vmovge.f32	s0, s17
 8011362:	e7b9      	b.n	80112d8 <__ieee754_powf+0x30>
 8011364:	2502      	movs	r5, #2
 8011366:	e7ee      	b.n	8011346 <__ieee754_powf+0x9e>
 8011368:	2c00      	cmp	r4, #0
 801136a:	f280 8252 	bge.w	8011812 <__ieee754_powf+0x56a>
 801136e:	eeb1 0a68 	vneg.f32	s0, s17
 8011372:	e7b1      	b.n	80112d8 <__ieee754_powf+0x30>
 8011374:	2500      	movs	r5, #0
 8011376:	e7da      	b.n	801132e <__ieee754_powf+0x86>
 8011378:	2500      	movs	r5, #0
 801137a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801137e:	d102      	bne.n	8011386 <__ieee754_powf+0xde>
 8011380:	ee28 0a08 	vmul.f32	s0, s16, s16
 8011384:	e7a8      	b.n	80112d8 <__ieee754_powf+0x30>
 8011386:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801138a:	d109      	bne.n	80113a0 <__ieee754_powf+0xf8>
 801138c:	2e00      	cmp	r6, #0
 801138e:	db07      	blt.n	80113a0 <__ieee754_powf+0xf8>
 8011390:	eeb0 0a48 	vmov.f32	s0, s16
 8011394:	ecbd 8b02 	vpop	{d8}
 8011398:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801139c:	f7ff bf80 	b.w	80112a0 <__ieee754_sqrtf>
 80113a0:	eeb0 0a48 	vmov.f32	s0, s16
 80113a4:	f000 fa50 	bl	8011848 <fabsf>
 80113a8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80113ac:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80113b0:	4647      	mov	r7, r8
 80113b2:	d002      	beq.n	80113ba <__ieee754_powf+0x112>
 80113b4:	f1b8 0f00 	cmp.w	r8, #0
 80113b8:	d117      	bne.n	80113ea <__ieee754_powf+0x142>
 80113ba:	2c00      	cmp	r4, #0
 80113bc:	bfbc      	itt	lt
 80113be:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80113c2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80113c6:	2e00      	cmp	r6, #0
 80113c8:	da86      	bge.n	80112d8 <__ieee754_powf+0x30>
 80113ca:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80113ce:	ea58 0805 	orrs.w	r8, r8, r5
 80113d2:	d104      	bne.n	80113de <__ieee754_powf+0x136>
 80113d4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80113d8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80113dc:	e77c      	b.n	80112d8 <__ieee754_powf+0x30>
 80113de:	2d01      	cmp	r5, #1
 80113e0:	f47f af7a 	bne.w	80112d8 <__ieee754_powf+0x30>
 80113e4:	eeb1 0a40 	vneg.f32	s0, s0
 80113e8:	e776      	b.n	80112d8 <__ieee754_powf+0x30>
 80113ea:	0ff0      	lsrs	r0, r6, #31
 80113ec:	3801      	subs	r0, #1
 80113ee:	ea55 0300 	orrs.w	r3, r5, r0
 80113f2:	d104      	bne.n	80113fe <__ieee754_powf+0x156>
 80113f4:	ee38 8a48 	vsub.f32	s16, s16, s16
 80113f8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80113fc:	e76c      	b.n	80112d8 <__ieee754_powf+0x30>
 80113fe:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8011402:	d973      	bls.n	80114ec <__ieee754_powf+0x244>
 8011404:	4bad      	ldr	r3, [pc, #692]	@ (80116bc <__ieee754_powf+0x414>)
 8011406:	4598      	cmp	r8, r3
 8011408:	d808      	bhi.n	801141c <__ieee754_powf+0x174>
 801140a:	2c00      	cmp	r4, #0
 801140c:	da0b      	bge.n	8011426 <__ieee754_powf+0x17e>
 801140e:	2000      	movs	r0, #0
 8011410:	ecbd 8b02 	vpop	{d8}
 8011414:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011418:	f000 baa4 	b.w	8011964 <__math_oflowf>
 801141c:	4ba8      	ldr	r3, [pc, #672]	@ (80116c0 <__ieee754_powf+0x418>)
 801141e:	4598      	cmp	r8, r3
 8011420:	d908      	bls.n	8011434 <__ieee754_powf+0x18c>
 8011422:	2c00      	cmp	r4, #0
 8011424:	dcf3      	bgt.n	801140e <__ieee754_powf+0x166>
 8011426:	2000      	movs	r0, #0
 8011428:	ecbd 8b02 	vpop	{d8}
 801142c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011430:	f000 ba92 	b.w	8011958 <__math_uflowf>
 8011434:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011438:	ee30 0a67 	vsub.f32	s0, s0, s15
 801143c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 80116c4 <__ieee754_powf+0x41c>
 8011440:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8011444:	eee0 6a67 	vfms.f32	s13, s0, s15
 8011448:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801144c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8011450:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011454:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011458:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 80116c8 <__ieee754_powf+0x420>
 801145c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8011460:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 80116cc <__ieee754_powf+0x424>
 8011464:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011468:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80116d0 <__ieee754_powf+0x428>
 801146c:	eef0 6a67 	vmov.f32	s13, s15
 8011470:	eee0 6a07 	vfma.f32	s13, s0, s14
 8011474:	ee16 3a90 	vmov	r3, s13
 8011478:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 801147c:	f023 030f 	bic.w	r3, r3, #15
 8011480:	ee06 3a90 	vmov	s13, r3
 8011484:	eee0 6a47 	vfms.f32	s13, s0, s14
 8011488:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801148c:	3d01      	subs	r5, #1
 801148e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8011492:	4305      	orrs	r5, r0
 8011494:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011498:	f024 040f 	bic.w	r4, r4, #15
 801149c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80114a0:	bf18      	it	ne
 80114a2:	eeb0 8a47 	vmovne.f32	s16, s14
 80114a6:	ee07 4a10 	vmov	s14, r4
 80114aa:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80114ae:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80114b2:	ee07 3a90 	vmov	s15, r3
 80114b6:	eee7 0a27 	vfma.f32	s1, s14, s15
 80114ba:	ee07 4a10 	vmov	s14, r4
 80114be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80114c2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80114c6:	ee17 1a10 	vmov	r1, s14
 80114ca:	2900      	cmp	r1, #0
 80114cc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80114d0:	f340 80dd 	ble.w	801168e <__ieee754_powf+0x3e6>
 80114d4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80114d8:	f240 80ca 	bls.w	8011670 <__ieee754_powf+0x3c8>
 80114dc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80114e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114e4:	bf4c      	ite	mi
 80114e6:	2001      	movmi	r0, #1
 80114e8:	2000      	movpl	r0, #0
 80114ea:	e791      	b.n	8011410 <__ieee754_powf+0x168>
 80114ec:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80114f0:	bf01      	itttt	eq
 80114f2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80116d4 <__ieee754_powf+0x42c>
 80114f6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80114fa:	f06f 0317 	mvneq.w	r3, #23
 80114fe:	ee17 7a90 	vmoveq	r7, s15
 8011502:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8011506:	bf18      	it	ne
 8011508:	2300      	movne	r3, #0
 801150a:	3a7f      	subs	r2, #127	@ 0x7f
 801150c:	441a      	add	r2, r3
 801150e:	4b72      	ldr	r3, [pc, #456]	@ (80116d8 <__ieee754_powf+0x430>)
 8011510:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8011514:	429f      	cmp	r7, r3
 8011516:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 801151a:	dd06      	ble.n	801152a <__ieee754_powf+0x282>
 801151c:	4b6f      	ldr	r3, [pc, #444]	@ (80116dc <__ieee754_powf+0x434>)
 801151e:	429f      	cmp	r7, r3
 8011520:	f340 80a4 	ble.w	801166c <__ieee754_powf+0x3c4>
 8011524:	3201      	adds	r2, #1
 8011526:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 801152a:	2600      	movs	r6, #0
 801152c:	4b6c      	ldr	r3, [pc, #432]	@ (80116e0 <__ieee754_powf+0x438>)
 801152e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8011532:	ee07 1a10 	vmov	s14, r1
 8011536:	edd3 5a00 	vldr	s11, [r3]
 801153a:	4b6a      	ldr	r3, [pc, #424]	@ (80116e4 <__ieee754_powf+0x43c>)
 801153c:	ee75 7a87 	vadd.f32	s15, s11, s14
 8011540:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011544:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8011548:	1049      	asrs	r1, r1, #1
 801154a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 801154e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8011552:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8011556:	ee37 6a65 	vsub.f32	s12, s14, s11
 801155a:	ee07 1a90 	vmov	s15, r1
 801155e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8011562:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8011566:	ee15 7a10 	vmov	r7, s10
 801156a:	401f      	ands	r7, r3
 801156c:	ee06 7a90 	vmov	s13, r7
 8011570:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8011574:	ee37 7a65 	vsub.f32	s14, s14, s11
 8011578:	ee65 7a05 	vmul.f32	s15, s10, s10
 801157c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8011580:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80116e8 <__ieee754_powf+0x440>
 8011584:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80116ec <__ieee754_powf+0x444>
 8011588:	eee7 5a87 	vfma.f32	s11, s15, s14
 801158c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80116f0 <__ieee754_powf+0x448>
 8011590:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8011594:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80116c4 <__ieee754_powf+0x41c>
 8011598:	eee7 5a27 	vfma.f32	s11, s14, s15
 801159c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80116f4 <__ieee754_powf+0x44c>
 80115a0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80115a4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80116f8 <__ieee754_powf+0x450>
 80115a8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80115ac:	eee7 5a27 	vfma.f32	s11, s14, s15
 80115b0:	ee35 7a26 	vadd.f32	s14, s10, s13
 80115b4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80115b8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80115bc:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80115c0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80115c4:	eef0 5a67 	vmov.f32	s11, s15
 80115c8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80115cc:	ee75 5a87 	vadd.f32	s11, s11, s14
 80115d0:	ee15 1a90 	vmov	r1, s11
 80115d4:	4019      	ands	r1, r3
 80115d6:	ee05 1a90 	vmov	s11, r1
 80115da:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80115de:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80115e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80115e6:	ee67 7a85 	vmul.f32	s15, s15, s10
 80115ea:	eee6 7a25 	vfma.f32	s15, s12, s11
 80115ee:	eeb0 6a67 	vmov.f32	s12, s15
 80115f2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80115f6:	ee16 1a10 	vmov	r1, s12
 80115fa:	4019      	ands	r1, r3
 80115fc:	ee06 1a10 	vmov	s12, r1
 8011600:	eeb0 7a46 	vmov.f32	s14, s12
 8011604:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8011608:	493c      	ldr	r1, [pc, #240]	@ (80116fc <__ieee754_powf+0x454>)
 801160a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 801160e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011612:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8011700 <__ieee754_powf+0x458>
 8011616:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8011704 <__ieee754_powf+0x45c>
 801161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801161e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8011708 <__ieee754_powf+0x460>
 8011622:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011626:	ed91 7a00 	vldr	s14, [r1]
 801162a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801162e:	ee07 2a10 	vmov	s14, r2
 8011632:	eef0 6a67 	vmov.f32	s13, s15
 8011636:	4a35      	ldr	r2, [pc, #212]	@ (801170c <__ieee754_powf+0x464>)
 8011638:	eee6 6a25 	vfma.f32	s13, s12, s11
 801163c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8011640:	ed92 5a00 	vldr	s10, [r2]
 8011644:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011648:	ee76 6a85 	vadd.f32	s13, s13, s10
 801164c:	ee76 6a87 	vadd.f32	s13, s13, s14
 8011650:	ee16 2a90 	vmov	r2, s13
 8011654:	4013      	ands	r3, r2
 8011656:	ee06 3a90 	vmov	s13, r3
 801165a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801165e:	ee37 7a45 	vsub.f32	s14, s14, s10
 8011662:	eea6 7a65 	vfms.f32	s14, s12, s11
 8011666:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801166a:	e70f      	b.n	801148c <__ieee754_powf+0x1e4>
 801166c:	2601      	movs	r6, #1
 801166e:	e75d      	b.n	801152c <__ieee754_powf+0x284>
 8011670:	d152      	bne.n	8011718 <__ieee754_powf+0x470>
 8011672:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8011710 <__ieee754_powf+0x468>
 8011676:	ee37 7a67 	vsub.f32	s14, s14, s15
 801167a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801167e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8011682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011686:	f73f af29 	bgt.w	80114dc <__ieee754_powf+0x234>
 801168a:	2386      	movs	r3, #134	@ 0x86
 801168c:	e048      	b.n	8011720 <__ieee754_powf+0x478>
 801168e:	4a21      	ldr	r2, [pc, #132]	@ (8011714 <__ieee754_powf+0x46c>)
 8011690:	4293      	cmp	r3, r2
 8011692:	d907      	bls.n	80116a4 <__ieee754_powf+0x3fc>
 8011694:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801169c:	bf4c      	ite	mi
 801169e:	2001      	movmi	r0, #1
 80116a0:	2000      	movpl	r0, #0
 80116a2:	e6c1      	b.n	8011428 <__ieee754_powf+0x180>
 80116a4:	d138      	bne.n	8011718 <__ieee754_powf+0x470>
 80116a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80116aa:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80116ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116b2:	dbea      	blt.n	801168a <__ieee754_powf+0x3e2>
 80116b4:	e7ee      	b.n	8011694 <__ieee754_powf+0x3ec>
 80116b6:	bf00      	nop
 80116b8:	00000000 	.word	0x00000000
 80116bc:	3f7ffff3 	.word	0x3f7ffff3
 80116c0:	3f800007 	.word	0x3f800007
 80116c4:	3eaaaaab 	.word	0x3eaaaaab
 80116c8:	3fb8aa3b 	.word	0x3fb8aa3b
 80116cc:	36eca570 	.word	0x36eca570
 80116d0:	3fb8aa00 	.word	0x3fb8aa00
 80116d4:	4b800000 	.word	0x4b800000
 80116d8:	001cc471 	.word	0x001cc471
 80116dc:	005db3d6 	.word	0x005db3d6
 80116e0:	08011cf0 	.word	0x08011cf0
 80116e4:	fffff000 	.word	0xfffff000
 80116e8:	3e6c3255 	.word	0x3e6c3255
 80116ec:	3e53f142 	.word	0x3e53f142
 80116f0:	3e8ba305 	.word	0x3e8ba305
 80116f4:	3edb6db7 	.word	0x3edb6db7
 80116f8:	3f19999a 	.word	0x3f19999a
 80116fc:	08011ce0 	.word	0x08011ce0
 8011700:	3f76384f 	.word	0x3f76384f
 8011704:	3f763800 	.word	0x3f763800
 8011708:	369dc3a0 	.word	0x369dc3a0
 801170c:	08011ce8 	.word	0x08011ce8
 8011710:	3338aa3c 	.word	0x3338aa3c
 8011714:	43160000 	.word	0x43160000
 8011718:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 801171c:	d971      	bls.n	8011802 <__ieee754_powf+0x55a>
 801171e:	15db      	asrs	r3, r3, #23
 8011720:	3b7e      	subs	r3, #126	@ 0x7e
 8011722:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8011726:	4118      	asrs	r0, r3
 8011728:	4408      	add	r0, r1
 801172a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801172e:	4a3c      	ldr	r2, [pc, #240]	@ (8011820 <__ieee754_powf+0x578>)
 8011730:	3b7f      	subs	r3, #127	@ 0x7f
 8011732:	411a      	asrs	r2, r3
 8011734:	4002      	ands	r2, r0
 8011736:	ee07 2a10 	vmov	s14, r2
 801173a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 801173e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8011742:	f1c3 0317 	rsb	r3, r3, #23
 8011746:	4118      	asrs	r0, r3
 8011748:	2900      	cmp	r1, #0
 801174a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801174e:	bfb8      	it	lt
 8011750:	4240      	neglt	r0, r0
 8011752:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8011756:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8011824 <__ieee754_powf+0x57c>
 801175a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8011828 <__ieee754_powf+0x580>
 801175e:	ee17 3a10 	vmov	r3, s14
 8011762:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8011766:	f023 030f 	bic.w	r3, r3, #15
 801176a:	ee07 3a10 	vmov	s14, r3
 801176e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011772:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011776:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801177a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 801182c <__ieee754_powf+0x584>
 801177e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011782:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8011786:	eef0 6a67 	vmov.f32	s13, s15
 801178a:	eee7 6a06 	vfma.f32	s13, s14, s12
 801178e:	eef0 5a66 	vmov.f32	s11, s13
 8011792:	eee7 5a46 	vfms.f32	s11, s14, s12
 8011796:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801179a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801179e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 8011830 <__ieee754_powf+0x588>
 80117a2:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8011834 <__ieee754_powf+0x58c>
 80117a6:	eea7 6a25 	vfma.f32	s12, s14, s11
 80117aa:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8011838 <__ieee754_powf+0x590>
 80117ae:	eee6 5a07 	vfma.f32	s11, s12, s14
 80117b2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 801183c <__ieee754_powf+0x594>
 80117b6:	eea5 6a87 	vfma.f32	s12, s11, s14
 80117ba:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8011840 <__ieee754_powf+0x598>
 80117be:	eee6 5a07 	vfma.f32	s11, s12, s14
 80117c2:	eeb0 6a66 	vmov.f32	s12, s13
 80117c6:	eea5 6ac7 	vfms.f32	s12, s11, s14
 80117ca:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80117ce:	ee66 5a86 	vmul.f32	s11, s13, s12
 80117d2:	ee36 6a47 	vsub.f32	s12, s12, s14
 80117d6:	eee6 7aa7 	vfma.f32	s15, s13, s15
 80117da:	ee85 7a86 	vdiv.f32	s14, s11, s12
 80117de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80117e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80117e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80117ea:	ee10 3a10 	vmov	r3, s0
 80117ee:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80117f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80117f6:	da06      	bge.n	8011806 <__ieee754_powf+0x55e>
 80117f8:	f000 f82e 	bl	8011858 <scalbnf>
 80117fc:	ee20 0a08 	vmul.f32	s0, s0, s16
 8011800:	e56a      	b.n	80112d8 <__ieee754_powf+0x30>
 8011802:	2000      	movs	r0, #0
 8011804:	e7a5      	b.n	8011752 <__ieee754_powf+0x4aa>
 8011806:	ee00 3a10 	vmov	s0, r3
 801180a:	e7f7      	b.n	80117fc <__ieee754_powf+0x554>
 801180c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011810:	e562      	b.n	80112d8 <__ieee754_powf+0x30>
 8011812:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8011844 <__ieee754_powf+0x59c>
 8011816:	e55f      	b.n	80112d8 <__ieee754_powf+0x30>
 8011818:	eeb0 0a48 	vmov.f32	s0, s16
 801181c:	e55c      	b.n	80112d8 <__ieee754_powf+0x30>
 801181e:	bf00      	nop
 8011820:	ff800000 	.word	0xff800000
 8011824:	3f317218 	.word	0x3f317218
 8011828:	3f317200 	.word	0x3f317200
 801182c:	35bfbe8c 	.word	0x35bfbe8c
 8011830:	b5ddea0e 	.word	0xb5ddea0e
 8011834:	3331bb4c 	.word	0x3331bb4c
 8011838:	388ab355 	.word	0x388ab355
 801183c:	bb360b61 	.word	0xbb360b61
 8011840:	3e2aaaab 	.word	0x3e2aaaab
 8011844:	00000000 	.word	0x00000000

08011848 <fabsf>:
 8011848:	ee10 3a10 	vmov	r3, s0
 801184c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011850:	ee00 3a10 	vmov	s0, r3
 8011854:	4770      	bx	lr
	...

08011858 <scalbnf>:
 8011858:	ee10 3a10 	vmov	r3, s0
 801185c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8011860:	d02b      	beq.n	80118ba <scalbnf+0x62>
 8011862:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8011866:	d302      	bcc.n	801186e <scalbnf+0x16>
 8011868:	ee30 0a00 	vadd.f32	s0, s0, s0
 801186c:	4770      	bx	lr
 801186e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8011872:	d123      	bne.n	80118bc <scalbnf+0x64>
 8011874:	4b24      	ldr	r3, [pc, #144]	@ (8011908 <scalbnf+0xb0>)
 8011876:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801190c <scalbnf+0xb4>
 801187a:	4298      	cmp	r0, r3
 801187c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011880:	db17      	blt.n	80118b2 <scalbnf+0x5a>
 8011882:	ee10 3a10 	vmov	r3, s0
 8011886:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801188a:	3a19      	subs	r2, #25
 801188c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011890:	4288      	cmp	r0, r1
 8011892:	dd15      	ble.n	80118c0 <scalbnf+0x68>
 8011894:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011910 <scalbnf+0xb8>
 8011898:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011914 <scalbnf+0xbc>
 801189c:	ee10 3a10 	vmov	r3, s0
 80118a0:	eeb0 7a67 	vmov.f32	s14, s15
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	bfb8      	it	lt
 80118a8:	eef0 7a66 	vmovlt.f32	s15, s13
 80118ac:	ee27 0a87 	vmul.f32	s0, s15, s14
 80118b0:	4770      	bx	lr
 80118b2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011918 <scalbnf+0xc0>
 80118b6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80118ba:	4770      	bx	lr
 80118bc:	0dd2      	lsrs	r2, r2, #23
 80118be:	e7e5      	b.n	801188c <scalbnf+0x34>
 80118c0:	4410      	add	r0, r2
 80118c2:	28fe      	cmp	r0, #254	@ 0xfe
 80118c4:	dce6      	bgt.n	8011894 <scalbnf+0x3c>
 80118c6:	2800      	cmp	r0, #0
 80118c8:	dd06      	ble.n	80118d8 <scalbnf+0x80>
 80118ca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80118ce:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80118d2:	ee00 3a10 	vmov	s0, r3
 80118d6:	4770      	bx	lr
 80118d8:	f110 0f16 	cmn.w	r0, #22
 80118dc:	da09      	bge.n	80118f2 <scalbnf+0x9a>
 80118de:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011918 <scalbnf+0xc0>
 80118e2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801191c <scalbnf+0xc4>
 80118e6:	ee10 3a10 	vmov	r3, s0
 80118ea:	eeb0 7a67 	vmov.f32	s14, s15
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	e7d9      	b.n	80118a6 <scalbnf+0x4e>
 80118f2:	3019      	adds	r0, #25
 80118f4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80118f8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80118fc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011920 <scalbnf+0xc8>
 8011900:	ee07 3a90 	vmov	s15, r3
 8011904:	e7d7      	b.n	80118b6 <scalbnf+0x5e>
 8011906:	bf00      	nop
 8011908:	ffff3cb0 	.word	0xffff3cb0
 801190c:	4c000000 	.word	0x4c000000
 8011910:	7149f2ca 	.word	0x7149f2ca
 8011914:	f149f2ca 	.word	0xf149f2ca
 8011918:	0da24260 	.word	0x0da24260
 801191c:	8da24260 	.word	0x8da24260
 8011920:	33000000 	.word	0x33000000

08011924 <with_errnof>:
 8011924:	b510      	push	{r4, lr}
 8011926:	ed2d 8b02 	vpush	{d8}
 801192a:	eeb0 8a40 	vmov.f32	s16, s0
 801192e:	4604      	mov	r4, r0
 8011930:	f7fe fcd4 	bl	80102dc <__errno>
 8011934:	eeb0 0a48 	vmov.f32	s0, s16
 8011938:	ecbd 8b02 	vpop	{d8}
 801193c:	6004      	str	r4, [r0, #0]
 801193e:	bd10      	pop	{r4, pc}

08011940 <xflowf>:
 8011940:	b130      	cbz	r0, 8011950 <xflowf+0x10>
 8011942:	eef1 7a40 	vneg.f32	s15, s0
 8011946:	ee27 0a80 	vmul.f32	s0, s15, s0
 801194a:	2022      	movs	r0, #34	@ 0x22
 801194c:	f7ff bfea 	b.w	8011924 <with_errnof>
 8011950:	eef0 7a40 	vmov.f32	s15, s0
 8011954:	e7f7      	b.n	8011946 <xflowf+0x6>
	...

08011958 <__math_uflowf>:
 8011958:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011960 <__math_uflowf+0x8>
 801195c:	f7ff bff0 	b.w	8011940 <xflowf>
 8011960:	10000000 	.word	0x10000000

08011964 <__math_oflowf>:
 8011964:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801196c <__math_oflowf+0x8>
 8011968:	f7ff bfea 	b.w	8011940 <xflowf>
 801196c:	70000000 	.word	0x70000000

08011970 <_init>:
 8011970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011972:	bf00      	nop
 8011974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011976:	bc08      	pop	{r3}
 8011978:	469e      	mov	lr, r3
 801197a:	4770      	bx	lr

0801197c <_fini>:
 801197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801197e:	bf00      	nop
 8011980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011982:	bc08      	pop	{r3}
 8011984:	469e      	mov	lr, r3
 8011986:	4770      	bx	lr
