#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan  5 16:18:09 2022
# Process ID: 14144
# Current directory: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12696 D:\code\HWproject\lab_4_pro\lab_4_pro\lab_4\lab_4.xpr
# Log file: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/vivado.log
# Journal file: D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4\vivado.jou
# Running On: CSC, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8466 MB
#-----------------------------------------------------------
start_gui
open_project D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
add_files -norecurse {D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v] -no_script -reset -force -quiet
remove_files  D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.v
add_files -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source top.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcF_1}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcF_2}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/inst_1}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/inst_2}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/stallF}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/enable_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcsrcD}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcnextFD}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pc/inst_ok_1}} {{/testbench/dut/mips/dp/pc/inst_ok_2}} {{/testbench/dut/mips/dp/pc/branch_taken}} {{/testbench/dut/mips/dp/pc/branch_address}} {{/testbench/dut/mips/dp/pc/pc_address_1}} {{/testbench/dut/mips/dp/pc/pc_address_2}} {{/testbench/dut/mips/dp/pc/real_pc_address1}} {{/testbench/dut/mips/dp/pc/pc_address_next}} {{/testbench/dut/mips/dp/pc/real_pc_address2}} {{/testbench/dut/mips/dp/pc/pc_address1}} {{/testbench/dut/mips/dp/pc/pr_address2}} {{/testbench/dut/mips/dp/pc/WIDTH}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcF_1}} {{/testbench/dut/mips/dp/pcF_2}} {{/testbench/dut/mips/dp/inst_1}} {{/testbench/dut/mips/dp/inst_2}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rsD}} {{/testbench/dut/mips/dp/rtD}} {{/testbench/dut/mips/dp/rdD}} {{/testbench/dut/mips/dp/writeregE}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregD}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregD}} {{/testbench/dut/mips/dp/rsD_slave}} {{/testbench/dut/mips/dp/rtD_slave}} {{/testbench/dut/mips/dp/rdD_slave}} {{/testbench/dut/mips/dp/writeregD_slave}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcaD}} {{/testbench/dut/mips/dp/srca2D}} {{/testbench/dut/mips/dp/srcbD}} {{/testbench/dut/mips/dp/srcb2D}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcaD}} {{/testbench/dut/mips/dp/srca2D}} {{/testbench/dut/mips/dp/srcbD}} {{/testbench/dut/mips/dp/srcb2D}} {{/testbench/dut/mips/dp/srcaD_slave}} {{/testbench/dut/mips/dp/srca2D_slave}} {{/testbench/dut/mips/dp/srcbD_slave}} {{/testbench/dut/mips/dp/srcb2D_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srca2E_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcbE}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcbE_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srca2E}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb3E}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb3E_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/aluoutE}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/aluoutE_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/resultW}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/resultW_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregW}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregW_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/aluoutM}} {{/testbench/dut/mips/dp/aluoutM_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcae_slave/regwriteM_slave}} {{/testbench/dut/mips/dp/srcae_slave/writeregM_slave}} {{/testbench/dut/mips/dp/srcae_slave/wdataM_slave}} {{/testbench/dut/mips/dp/srcae_slave/regwriteM_master}} {{/testbench/dut/mips/dp/srcae_slave/writeregM_master}} {{/testbench/dut/mips/dp/srcae_slave/wdataM_master}} {{/testbench/dut/mips/dp/srcae_slave/regwriteW_slave}} {{/testbench/dut/mips/dp/srcae_slave/writeregW_slave}} {{/testbench/dut/mips/dp/srcae_slave/wdataW_slave}} {{/testbench/dut/mips/dp/srcae_slave/regwriteW_master}} {{/testbench/dut/mips/dp/srcae_slave/writeregW_master}} {{/testbench/dut/mips/dp/srcae_slave/wdataW_master}} {{/testbench/dut/mips/dp/srcae_slave/reg_addr}} {{/testbench/dut/mips/dp/srcae_slave/reg_data}} {{/testbench/dut/mips/dp/srcae_slave/result_data}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rtE_slave}} {{/testbench/dut/mips/dp/rdE_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rsD_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rtD_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/enable_slave}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pc/en}} {{/testbench/dut/mips/dp/pc/inst_ok_1}} {{/testbench/dut/mips/dp/pc/inst_ok_2}} {{/testbench/dut/mips/dp/pc/branch_taken}} {{/testbench/dut/mips/dp/pc/branch_address}} {{/testbench/dut/mips/dp/pc/pc_address_1}} {{/testbench/dut/mips/dp/pc/pc_address_2}} {{/testbench/dut/mips/dp/pc/pc_address_next}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pcF_1}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pc/inst_ok_one_pre}} {{/testbench/dut/mips/dp/pc/inst_ok_two_pre}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srca2E}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb3E}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb2E_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srca2E_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb3E_slave}} 
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcb2E}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/srcbe_master}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregE_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregD_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/writeregM_slave}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/regwriteW}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/pc}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/c_master}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/stallD}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/hazard_ins}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/flushE}} 
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/hazard_ins}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rsE}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rdE}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/flushE_slave}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rsE_slave}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/rtE_slave}} 
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/mips/dp/issue_engine/enable_slave}} 
relaunch_sim
relaunch_sim
save_wave_config {D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg
set_property xsim.view {D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/testbench_behav.wcfg} [get_filesets sim_1]
close_sim
