INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/HALF_SUBTRACTOR/HALF_SUBTRACTOR.srcs/sources_1/new/HALF_SUBTRACTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/HALF_SUBTRACTOR/HALF_SUBTRACTOR.srcs/sim_1/new/Test_HalfSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_HalfSub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/HALF_SUBTRACTOR/HALF_SUBTRACTOR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
