// Seed: 335646940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : -1] id_8;
  wire id_9;
  assign id_8 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd84,
    parameter id_13 = 32'd37,
    parameter id_14 = 32'd98,
    parameter id_18 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire _id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire _id_14;
  inout wire _id_13;
  input wire id_12;
  output wire id_11;
  output wire _id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_22,
      id_16,
      id_5,
      id_3,
      id_3,
      id_4
  );
  output wire id_1;
  logic [id_18 : id_10] id_24 = id_16;
  wire [id_13 : 1  &  1] id_25;
  logic [-1 : (  id_14  )] id_26;
  ;
endmodule
