============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.24-s038_1
  Generated on:           Dec 04 2024  01:26:01 am
  Module:                 controller
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5614 ps) Late External Delay Assertion at pin PCWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ena
          Clock: (R) ph1
       Endpoint: (R) PCWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3886                  
             Slack:=    5614                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q   (u)     ena->q  F     unmapped_latch        10 252.0     0  1638    1638    (-,-) 
  dec_g951/z                            (u)     in_0->z F     unmapped_complex2      2  50.4     0   401    2040    (-,-) 
  dec_g953/z                            (u)     in_0->z R     unmapped_nand2         1  24.9     0   289    2329    (-,-) 
  dec_g928/z                            (u)     in_1->z F     unmapped_complex2      2  50.4     0   401    2730    (-,-) 
  dec_g898/z                            (u)     in_1->z F     unmapped_or2           1  25.2     0   289    3019    (-,-) 
  dec_g882/z                            (u)     in_1->z R     unmapped_nand2         1  24.9     0   289    3308    (-,-) 
  g239/z                                (u)     in_1->z F     unmapped_nand2         1  25.2     0   289    3597    (-,-) 
  g968/z                                (u)     in_0->z R     unmapped_nand2         1  52.1     0   289    3886    (-,-) 
  PCWrite                               -       -       R     (port)                 -     -     -     0    3886    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (6210 ps) Late External Delay Assertion at pin ALUSrcB[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) ALUSrcB[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3290                  
             Slack:=    6210                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_30_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch        11 277.2     0  1672    1672    (-,-) 
  dec_g468/z                            (u)     in_0->z F     unmapped_complex2      5 126.0     0   639    2311    (-,-) 
  dec_g923/z                            (u)     in_0->z F     unmapped_or2           2  50.4     0   401    2712    (-,-) 
  dec_g896/z                            (u)     in_0->z R     unmapped_nand2         1  24.9     0   289    3001    (-,-) 
  dec_g889/z                            (u)     in_1->z R     unmapped_or2           1  52.1     0   289    3290    (-,-) 
  ALUSrcB[0]                            -       -       R     (port)                 -     -     -     0    3290    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (6466 ps) Late External Delay Assertion at pin ALUSrcB[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ena
          Clock: (R) ph1
       Endpoint: (R) ALUSrcB[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3034                  
             Slack:=    6466                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_29_1 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ena -       -       R     (arrival)           7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q   (u)     ena->q  F     unmapped_latch      9 226.8     0  1605    1605    (-,-) 
  dec_g955/z                            (u)     in_0->z F     unmapped_or2        5 126.0     0   639    2244    (-,-) 
  dec_g925/z                            (u)     in_0->z F     unmapped_or2        1  25.2     0   289    2533    (-,-) 
  dec_g899/z                            (u)     in_1->z R     unmapped_nand2      2  95.5     0   501    3034    (-,-) 
  ALUSrcB[1]                            -       -       R     (port)              -     -     -     0    3034    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (6466 ps) Late External Delay Assertion at pin ALUSrcA
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ena
          Clock: (R) ph1
       Endpoint: (R) ALUSrcA
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3034                  
             Slack:=    6466                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_28_1 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ena -       -       R     (arrival)           7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q   (u)     ena->q  F     unmapped_latch      9 226.8     0  1605    1605    (-,-) 
  dec_g955/z                            (u)     in_0->z F     unmapped_or2        5 126.0     0   639    2244    (-,-) 
  dec_g925/z                            (u)     in_0->z F     unmapped_or2        1  25.2     0   289    2533    (-,-) 
  dec_g899/z                            (u)     in_1->z R     unmapped_nand2      2  95.5     0   501    3034    (-,-) 
  ALUSrcA                               -       -       R     (port)              -     -     -     0    3034    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (6481 ps) Late External Delay Assertion at pin RegWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ena
          Clock: (R) ph1
       Endpoint: (R) RegWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3019                  
             Slack:=    6481                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_19_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q   (u)     ena->q  F     unmapped_latch        10 252.0     0  1638    1638    (-,-) 
  dec_g951/z                            (u)     in_0->z F     unmapped_complex2      2  50.4     0   401    2040    (-,-) 
  dec_g953/z                            (u)     in_0->z R     unmapped_nand2         1  24.9     0   289    2329    (-,-) 
  dec_g928/z                            (u)     in_1->z F     unmapped_complex2      2  50.4     0   401    2730    (-,-) 
  g967/z                                (u)     in_1->z R     unmapped_complex2      1  52.1     0   289    3019    (-,-) 
  RegWrite                              -       -       R     (port)                 -     -     -     0    3019    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (6542 ps) Late External Delay Assertion at pin AdrSrc
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) AdrSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2958                  
             Slack:=    6542                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_24_1 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)           7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch     11 277.2     0  1672    1672    (-,-) 
  dec_g946/z                            (u)     in_1->z F     unmapped_or2        4 100.8     0   595    2267    (-,-) 
  dec_g931/z                            (u)     in_1->z F     unmapped_or2        2  50.4     0   401    2668    (-,-) 
  dec_g902/z                            (u)     in_0->z R     unmapped_nand2      1  52.1     0   289    2958    (-,-) 
  AdrSrc                                -       -       R     (port)              -     -     -     0    2958    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (6542 ps) Late External Delay Assertion at pin MemWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) MemWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2958                  
             Slack:=    6542                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_18_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch        11 277.2     0  1672    1672    (-,-) 
  dec_g946/z                            (u)     in_1->z F     unmapped_or2           4 100.8     0   595    2267    (-,-) 
  dec_g931/z                            (u)     in_1->z F     unmapped_or2           2  50.4     0   401    2668    (-,-) 
  g966/z                                (u)     in_1->z R     unmapped_complex2      1  52.1     0   289    2958    (-,-) 
  MemWrite                              -       -       R     (port)                 -     -     -     0    2958    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (6559 ps) Late External Delay Assertion at pin ALUOp
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) ALUOp
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2941                  
             Slack:=    6559                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_27_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch        11 277.2     0  1672    1672    (-,-) 
  dec_g940/z                            (u)     in_1->z F     unmapped_complex2      1  25.2     0   289    1961    (-,-) 
  dec_g941/z                            (u)     in_1->z R     unmapped_nand2         2  49.8     0   401    2362    (-,-) 
  dec_g912/z                            (u)     in_0->z F     unmapped_complex2      2  50.4     0   401    2763    (-,-) 
  dec_g913/z                            (u)     in_0->z R     unmapped_not           1  52.1     0   178    2941    (-,-) 
  ALUOp                                 -       -       R     (port)                 -     -     -     0    2941    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (6611 ps) Late External Delay Assertion at pin ResultSrc[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) ResultSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2889                  
             Slack:=    6611                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_31_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch        11 277.2     0  1672    1672    (-,-) 
  dec_g468/z                            (u)     in_0->z F     unmapped_complex2      5 126.0     0   639    2311    (-,-) 
  dec_g927/z                            (u)     in_0->z F     unmapped_or2           1  25.2     0   289    2600    (-,-) 
  dec_g891/z                            (u)     in_1->z R     unmapped_nand2         1  52.1     0   289    2889    (-,-) 
  ResultSrc[1]                          -       -       R     (port)                 -     -     -     0    2889    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (6944 ps) Late External Delay Assertion at pin IRWrite[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) IRWrite[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2556                  
             Slack:=    6944                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_23_1 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)           7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch     11 277.2     0  1672    1672    (-,-) 
  dec_g946/z                            (u)     in_1->z F     unmapped_or2        4 100.8     0   595    2267    (-,-) 
  dec_g961/z                            (u)     in_0->z R     unmapped_nor2       1  52.1     0   289    2556    (-,-) 
  IRWrite[0]                            -       -       R     (port)              -     -     -     0    2556    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (6944 ps) Late External Delay Assertion at pin IRWrite[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) IRWrite[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2556                  
             Slack:=    6944                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_22_1 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)           7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  F     unmapped_latch     11 277.2     0  1672    1672    (-,-) 
  dec_g946/z                            (u)     in_1->z F     unmapped_or2        4 100.8     0   595    2267    (-,-) 
  dec_g960/z                            (u)     in_0->z R     unmapped_nor2       1  52.1     0   289    2556    (-,-) 
  IRWrite[1]                            -       -       R     (port)              -     -     -     0    2556    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (6944 ps) Late External Delay Assertion at pin IRWrite[2]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) IRWrite[2]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2556                  
             Slack:=    6944                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_21_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  R     unmapped_latch        11 273.9     0  1672    1672    (-,-) 
  dec_g957/z                            (u)     in_0->z F     unmapped_complex2      4 100.8     0   595    2267    (-,-) 
  dec_g962/z                            (u)     in_1->z R     unmapped_nor2          1  52.1     0   289    2556    (-,-) 
  IRWrite[2]                            -       -       R     (port)                 -     -     -     0    2556    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (6944 ps) Late External Delay Assertion at pin IRWrite[3]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[1]/ena
          Clock: (R) ph1
       Endpoint: (R) IRWrite[3]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2556                  
             Slack:=    6944                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_20_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[1]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[1]/q   (u)     ena->q  R     unmapped_latch        11 273.9     0  1672    1672    (-,-) 
  dec_g957/z                            (u)     in_0->z F     unmapped_complex2      4 100.8     0   595    2267    (-,-) 
  dec_g964/z                            (u)     in_1->z R     unmapped_nor2          1  52.1     0   289    2556    (-,-) 
  IRWrite[3]                            -       -       R     (port)                 -     -     -     0    2556    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (6967 ps) Late External Delay Assertion at pin ResultSrc[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ena
          Clock: (R) ph1
       Endpoint: (R) ResultSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    2533                  
             Slack:=    6967                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_32_1 

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ena -       -       R     (arrival)              7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q   (u)     ena->q  R     unmapped_latch         9 224.1     0  1605    1605    (-,-) 
  dec_g958/z                            (u)     in_0->z F     unmapped_complex2      5 126.0     0   639    2244    (-,-) 
  dec_g963/z                            (u)     in_1->z R     unmapped_nor2          1  52.1     0   289    2533    (-,-) 
  ResultSrc[0]                          -       -       R     (port)                 -     -     -     0    2533    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (8183 ps) Late External Delay Assertion at pin RegSrc[1]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (F) RegSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     817                  
             Slack:=    8183                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_25_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  Instr[27]      (u)     -       R     (arrival)              5 151.7   249   238     738    (-,-) 
  dec_g937/z     (u)     in_0->z R     unmapped_complex2      2  49.8     0   401    1139    (-,-) 
  dec_g938/z     (u)     in_0->z F     unmapped_not           1  52.1     0   178    1317    (-,-) 
  RegSrc[1]      -       -       F     (port)                 -     -     -     0    1317    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (8473 ps) Late External Delay Assertion at pin RegSrc[0]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) RegSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     527                  
             Slack:=    8473                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_26_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  Instr[27]      (u)     -       R     (arrival)              5 151.7   249   238     738    (-,-) 
  dec_g959/z     (u)     in_0->z R     unmapped_complex2      1  52.1     0   289    1027    (-,-) 
  RegSrc[0]      -       -       R     (port)                 -     -     -     0    1027    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (8762 ps) Late External Delay Assertion at pin ImmSrc
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) ImmSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     238                  
             Slack:=    8762                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_33_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      (u)     -     R     (arrival)      5 151.7   249   238     738    (-,-) 
  ImmSrc         -       -     R     (port)         -     -     -     0     738    (-,-) 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

