

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_25'
================================================================
* Date:           Wed Oct  8 15:53:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_25  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln569_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln569"   --->   Operation 7 'read' 'sext_ln569_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln569_cast = sext i63 %sext_ln569_read"   --->   Operation 8 'sext' 'sext_ln569_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_17, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_4"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_4" [activation_accelerator.cpp:571]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln569_cast" [activation_accelerator.cpp:569]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln569 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:569]   --->   Operation 15 'icmp' 'icmp_ln569' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln569 = add i11 %i, i11 1" [activation_accelerator.cpp:569]   --->   Operation 17 'add' 'add_ln569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln569 = br i1 %icmp_ln569, void %for.inc87.split, void %if.end90.loopexit477.exitStub" [activation_accelerator.cpp:569]   --->   Operation 18 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:571]   --->   Operation 19 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i7 %lshr_ln1" [activation_accelerator.cpp:571]   --->   Operation 20 'zext' 'zext_ln571' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 21 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 26 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 27 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 28 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln571 = trunc i11 %i" [activation_accelerator.cpp:571]   --->   Operation 29 'trunc' 'trunc_ln571' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64" [activation_accelerator.cpp:571]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:571]   --->   Operation 31 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66" [activation_accelerator.cpp:571]   --->   Operation 32 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67" [activation_accelerator.cpp:571]   --->   Operation 33 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68" [activation_accelerator.cpp:571]   --->   Operation 34 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69" [activation_accelerator.cpp:571]   --->   Operation 35 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70" [activation_accelerator.cpp:571]   --->   Operation 36 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71" [activation_accelerator.cpp:571]   --->   Operation 37 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln569 = store i11 %add_ln569, i11 %i_4" [activation_accelerator.cpp:569]   --->   Operation 38 'store' 'store_ln569' <Predicate = (!icmp_ln569)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64" [activation_accelerator.cpp:571]   --->   Operation 39 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:571]   --->   Operation 40 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66" [activation_accelerator.cpp:571]   --->   Operation 41 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67" [activation_accelerator.cpp:571]   --->   Operation 42 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68" [activation_accelerator.cpp:571]   --->   Operation 43 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69" [activation_accelerator.cpp:571]   --->   Operation 44 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70" [activation_accelerator.cpp:571]   --->   Operation 45 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71" [activation_accelerator.cpp:571]   --->   Operation 46 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 47 [1/1] (0.72ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79, i3 %trunc_ln571" [activation_accelerator.cpp:571]   --->   Operation 47 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln569)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln570 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:570]   --->   Operation 48 'specpipeline' 'specpipeline_ln570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln569 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [activation_accelerator.cpp:569]   --->   Operation 49 'specloopname' 'specloopname_ln569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (7.30ns)   --->   "%write_ln571 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:571]   --->   Operation 50 'write' 'write_ln571' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln569 = br void %for.inc87" [activation_accelerator.cpp:569]   --->   Operation 51 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:571) on local variable 'i' [18]  (0 ns)
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64', activation_accelerator.cpp:571) [30]  (0 ns)
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72', activation_accelerator.cpp:571) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' [39]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.96ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72', activation_accelerator.cpp:571) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' [39]  (1.24 ns)
	'mux' operation ('tmp', activation_accelerator.cpp:571) [47]  (0.721 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln571', activation_accelerator.cpp:571) on port 'gmem2' (activation_accelerator.cpp:571) [48]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
