var g_data = {"name":"../tb/test_bench.v","src":"module test_bench;\n\n    reg a,b,c;\n    wire y;\n\n    top u_dut(.*);\n\n    initial begin\n        a = 0;\n        b = 0;\n        c = 0;\n\n        #100;\n\n        //Write you test here\n	a = 1;\n	b = 1;\n	c = 1;\n	#10;\n	if(y == 1'b1) $display(\"PASSED\");\n	else $display(\"a=%b, b=%b, c=%b, y is not 1, y is: %b\",a,b,c,y);\n        a = 1;\n	b = 0;\n	c = 0;\n	#10;\n	if(y == 1'b0) $display(\"PASSED\");\n	else $display(\"a=%b, b=%b, c=%b, y is not 1, y is: %b\",a,b,c,y);\n	a = 1;\n	b = 1;\n	c = 0;\n	#10;\n	if(y == 1'b1) $display(\"PASSED\");\n	else $display(\"a=%b, b=%b, c=%b, y is not 1, y is: %b\",a,b,c,y);\n	a = 0;\n	b = 0;\n	c = 1;\n	#10;\n	if(y == 1'b0) $display(\"PASSED\");\n	else $display(\"a=%b, b=%b, c=%b, y is not 1, y is: %b\",a,b,c,y);\n	a = 1;\n	b = 0;\n	c = 1;\n	#10;\n	if(y == 1'b1) $display(\"PASSED\");\n	else $display(\"a=%b, b=%b, c=%b, y is not 1, y is: %b\",a,b,c,y);\n\n	#100\n        $finish;\n\n    end\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);