Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/xcvr_test_system.qsys --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/xcvr_test_system --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/xcvr_test_system.qsys
Progress: Reading input file
Progress: Parameterizing module clk_50
Progress: Parameterizing module data_pattern_checker_0
Progress: Parameterizing module data_pattern_generator_0
Progress: Parameterizing module freq_counter_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module rx_fifo
Progress: Parameterizing module tx_fifo
Progress: Parameterizing module xcvr_tx_rx_clkout2_converter_0
Progress: Parameterizing module xcvr_user_rx_fifo_converter_0
Progress: Parameterizing module xcvr_user_tx_fifo_converter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/xcvr_test_system.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/xcvr_test_system --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/xcvr_test_system.qsys
Progress: Reading input file
Progress: Parameterizing module clk_50
Progress: Parameterizing module data_pattern_checker_0
Progress: Parameterizing module data_pattern_generator_0
Progress: Parameterizing module freq_counter_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module rx_fifo
Progress: Parameterizing module tx_fifo
Progress: Parameterizing module xcvr_tx_rx_clkout2_converter_0
Progress: Parameterizing module xcvr_user_rx_fifo_converter_0
Progress: Parameterizing module xcvr_user_tx_fifo_converter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: xcvr_test_system: "Transforming system: xcvr_test_system"
Info: xcvr_test_system: "Naming system components in system: xcvr_test_system"
Info: xcvr_test_system: "Processing generation queue"
Info: xcvr_test_system: "Generating: xcvr_test_system"
Info: xcvr_test_system: "Generating: xcvr_test_system_clk_50"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_generator_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_freq_counter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_mm_bridge_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_rx_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_tx_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_tx_rx_clkout2_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_user_rx_fifo_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_user_tx_fifo_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_mm_interconnect_1920_zd6ql4a"
Info: xcvr_test_system: "Generating: altera_reset_controller"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_master_translator_192_lykd4la"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_slave_translator_191_x56fcki"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_master_agent_1921_2inlndi"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_1921_rvqh52q"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_1921_22lk4la"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_dvli2oa"
Info: xcvr_test_system: Done "xcvr_test_system" with 27 modules, 25 files
Info: Finished: Create HDL design files for synthesis
