
Solution2_Series.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803800  00803800  0000031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002a8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  00803800  00803800  0000031c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000031c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000034c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000158  00000000  00000000  0000038c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003897  00000000  00000000  000004e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000022da  00000000  00000000  00003d7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d78  00000000  00000000  00006055  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001dc  00000000  00000000  00006dd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000022f9  00000000  00000000  00006fac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000085  00000000  00000000  000092a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  0000932a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3c 00 	jmp	0x78	; 0x78 <__ctors_end>
   4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  54:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__vector_22>
  5c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  60:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  64:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  68:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  6c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  70:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  74:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>

00000078 <__ctors_end>:
  78:	11 24       	eor	r1, r1
  7a:	1f be       	out	0x3f, r1	; 63
  7c:	cf ef       	ldi	r28, 0xFF	; 255
  7e:	cd bf       	out	0x3d, r28	; 61
  80:	df e3       	ldi	r29, 0x3F	; 63
  82:	de bf       	out	0x3e, r29	; 62

00000084 <__do_clear_bss>:
  84:	28 e3       	ldi	r18, 0x38	; 56
  86:	a0 e0       	ldi	r26, 0x00	; 0
  88:	b8 e3       	ldi	r27, 0x38	; 56
  8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
  8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
  8e:	ab 30       	cpi	r26, 0x0B	; 11
  90:	b2 07       	cpc	r27, r18
  92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
  94:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <main>
  98:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <_exit>

0000009c <__bad_interrupt>:
  9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <adc_init>:
}

bool adc_sample_is_ready(void)
{
	return (ADC0.INTFLAGS & ADC_SAMPRDY_bm);
}
  a0:	e0 e0       	ldi	r30, 0x00	; 0
  a2:	f6 e0       	ldi	r31, 0x06	; 6
  a4:	81 e8       	ldi	r24, 0x81	; 129
  a6:	80 83       	st	Z, r24
  a8:	81 e0       	ldi	r24, 0x01	; 1
  aa:	81 83       	std	Z+1, r24	; 0x01
  ac:	90 e5       	ldi	r25, 0x50	; 80
  ae:	92 83       	std	Z+2, r25	; 0x02
  b0:	93 e0       	ldi	r25, 0x03	; 3
  b2:	90 87       	std	Z+8, r25	; 0x08
  b4:	9a e0       	ldi	r25, 0x0A	; 10
  b6:	91 87       	std	Z+9, r25	; 0x09
  b8:	95 e0       	ldi	r25, 0x05	; 5
  ba:	94 87       	std	Z+12, r25	; 0x0c
  bc:	94 e2       	ldi	r25, 0x24	; 36
  be:	92 87       	std	Z+10, r25	; 0x0a
  c0:	84 83       	std	Z+4, r24	; 0x04
  c2:	08 95       	ret

000000c4 <adc_get_sample>:
  c4:	80 91 14 06 	lds	r24, 0x0614	; 0x800614 <__RODATA_PM_OFFSET__+0x7f8614>
  c8:	90 91 15 06 	lds	r25, 0x0615	; 0x800615 <__RODATA_PM_OFFSET__+0x7f8615>
  cc:	08 95       	ret

000000ce <adc_get_result>:
  ce:	60 91 10 06 	lds	r22, 0x0610	; 0x800610 <__RODATA_PM_OFFSET__+0x7f8610>
  d2:	70 91 11 06 	lds	r23, 0x0611	; 0x800611 <__RODATA_PM_OFFSET__+0x7f8611>
  d6:	80 91 12 06 	lds	r24, 0x0612	; 0x800612 <__RODATA_PM_OFFSET__+0x7f8612>
  da:	90 91 13 06 	lds	r25, 0x0613	; 0x800613 <__RODATA_PM_OFFSET__+0x7f8613>
  de:	08 95       	ret

000000e0 <adc_result_is_ready>:
  e0:	80 91 00 38 	lds	r24, 0x3800	; 0x803800 <__DATA_REGION_ORIGIN__>
  e4:	88 23       	and	r24, r24
  e6:	21 f0       	breq	.+8      	; 0xf0 <adc_result_is_ready+0x10>
  e8:	10 92 00 38 	sts	0x3800, r1	; 0x803800 <__DATA_REGION_ORIGIN__>
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	08 95       	ret
  f0:	80 e0       	ldi	r24, 0x00	; 0
  f2:	08 95       	ret

000000f4 <__vector_22>:

ISR(ADC0_RESRDY_vect){
  f4:	1f 92       	push	r1
  f6:	0f 92       	push	r0
  f8:	0f b6       	in	r0, 0x3f	; 63
  fa:	0f 92       	push	r0
  fc:	11 24       	eor	r1, r1
  fe:	8f 93       	push	r24
 100:	ef 93       	push	r30
 102:	ff 93       	push	r31
	if(ADC0.INTFLAGS & ADC_RESRDY_bm){
 104:	80 91 05 06 	lds	r24, 0x0605	; 0x800605 <__RODATA_PM_OFFSET__+0x7f8605>
 108:	80 ff       	sbrs	r24, 0
 10a:	08 c0       	rjmp	.+16     	; 0x11c <__EEPROM_REGION_LENGTH__+0x1c>
		ADC0.INTFLAGS |= ADC_RESRDY_bm; //Clear flag
 10c:	e0 e0       	ldi	r30, 0x00	; 0
 10e:	f6 e0       	ldi	r31, 0x06	; 6
 110:	85 81       	ldd	r24, Z+5	; 0x05
 112:	81 60       	ori	r24, 0x01	; 1
 114:	85 83       	std	Z+5, r24	; 0x05
		adc_result_is_ready_flag = 1;
 116:	81 e0       	ldi	r24, 0x01	; 1
 118:	80 93 00 38 	sts	0x3800, r24	; 0x803800 <__DATA_REGION_ORIGIN__>
	}
 11c:	ff 91       	pop	r31
 11e:	ef 91       	pop	r30
 120:	8f 91       	pop	r24
 122:	0f 90       	pop	r0
 124:	0f be       	out	0x3f, r0	; 63
 126:	0f 90       	pop	r0
 128:	1f 90       	pop	r1
 12a:	18 95       	reti

0000012c <clock_init>:
macro, _PROTECTED_WRITE(), provided in header file which is included by default in projects configured for devices using CCP.
***************************************************************************************************************************************************************/

void clock_init()
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PEN_bm | CLKCTRL_PDIV_2X_gc);	//10MHz main clk
 12c:	21 e0       	ldi	r18, 0x01	; 1
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	88 ed       	ldi	r24, 0xD8	; 216
 132:	84 bf       	out	0x34, r24	; 52
 134:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <__RODATA_PM_OFFSET__+0x7f8061>
 138:	08 95       	ret

0000013a <transmit_to_DV>:

#include "data_streamer.h"
#include "usart.h"

void transmit_to_DV()
{
 13a:	cf 93       	push	r28
 13c:	df 93       	push	r29
	usart0_put_c(START);
 13e:	83 e0       	ldi	r24, 0x03	; 3
 140:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	/* Original Result */
	usart0_put_c((uint8_t)adc_t.adc_sample);
 144:	c1 e0       	ldi	r28, 0x01	; 1
 146:	d8 e3       	ldi	r29, 0x38	; 56
 148:	8c 81       	ldd	r24, Y+4	; 0x04
 14a:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_sample>>8));
 14e:	8d 81       	ldd	r24, Y+5	; 0x05
 150:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	/* Filtered Result */
	usart0_put_c((uint8_t)adc_t.adc_average_result);
 154:	8e 81       	ldd	r24, Y+6	; 0x06
 156:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_average_result>>8));
 15a:	8f 81       	ldd	r24, Y+7	; 0x07
 15c:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	usart0_put_c(END);
 160:	8c ef       	ldi	r24, 0xFC	; 252
 162:	0e 94 4a 01 	call	0x294	; 0x294 <usart0_put_c>
	while (!(USART0.STATUS & USART_TXCIF_bm)); /* Wait for all USART transmission to be finished */
 166:	e0 e0       	ldi	r30, 0x00	; 0
 168:	f8 e0       	ldi	r31, 0x08	; 8
 16a:	84 81       	ldd	r24, Z+4	; 0x04
 16c:	86 ff       	sbrs	r24, 6
 16e:	fd cf       	rjmp	.-6      	; 0x16a <transmit_to_DV+0x30>
	USART0.STATUS |= USART_TXCIF_bm; /* Clear Tx complete flag */
 170:	e0 e0       	ldi	r30, 0x00	; 0
 172:	f8 e0       	ldi	r31, 0x08	; 8
 174:	84 81       	ldd	r24, Z+4	; 0x04
 176:	80 64       	ori	r24, 0x40	; 64
 178:	84 83       	std	Z+4, r24	; 0x04
 17a:	df 91       	pop	r29
 17c:	cf 91       	pop	r28
 17e:	08 95       	ret

00000180 <event_system_init>:

#include "event_system.h"

void event_system_init(void)
{
	EVSYS.CHANNEL0 = EVSYS_CHANNEL0_RTC_OVF_gc; /* Real Time Counter overflow */
 180:	e0 e8       	ldi	r30, 0x80	; 128
 182:	f1 e0       	ldi	r31, 0x01	; 1
 184:	86 e0       	ldi	r24, 0x06	; 6
 186:	80 8b       	std	Z+16, r24	; 0x10
	EVSYS.USERADC0START = EVSYS_USER_CHANNEL0_gc; /* Asynchronous Event Channel 0 */
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	80 a7       	std	Z+40, r24	; 0x28
 18c:	08 95       	ret

0000018e <io_init>:
Pin PA6 : ADC analog channel 2 : digital input buffer disabled.//AN2 on adapter

***************************************************************************************************************************************************************/
void io_init(void)
{
	PORTB.DIRSET = USART0_TX_bm | LED0_bm;
 18e:	e0 e2       	ldi	r30, 0x20	; 32
 190:	f4 e0       	ldi	r31, 0x04	; 4
 192:	84 e8       	ldi	r24, 0x84	; 132
 194:	81 83       	std	Z+1, r24	; 0x01
	
	PORTA.PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc; //PA5 analog
 196:	a0 e0       	ldi	r26, 0x00	; 0
 198:	b4 e0       	ldi	r27, 0x04	; 4
 19a:	55 96       	adiw	r26, 0x15	; 21
 19c:	8c 91       	ld	r24, X
 19e:	55 97       	sbiw	r26, 0x15	; 21
 1a0:	84 60       	ori	r24, 0x04	; 4
 1a2:	55 96       	adiw	r26, 0x15	; 21
 1a4:	8c 93       	st	X, r24
	
	PORTB.OUTCLR = LED0_bm; 
 1a6:	80 e8       	ldi	r24, 0x80	; 128
 1a8:	86 83       	std	Z+6, r24	; 0x06
 1aa:	08 95       	ret

000001ac <power_save_pin>:
#include "sleep_control.h"


void power_save_pin(){
	/*PORT A, no PA6*/
	PORTA.PIN0CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1ac:	e0 e0       	ldi	r30, 0x00	; 0
 1ae:	f4 e0       	ldi	r31, 0x04	; 4
 1b0:	8c e0       	ldi	r24, 0x0C	; 12
 1b2:	80 8b       	std	Z+16, r24	; 0x10
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1b4:	81 8b       	std	Z+17, r24	; 0x11
	PORTA.PIN2CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1b6:	82 8b       	std	Z+18, r24	; 0x12
	PORTA.PIN3CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1b8:	83 8b       	std	Z+19, r24	; 0x13
	PORTA.PIN4CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1ba:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN5CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1bc:	85 8b       	std	Z+21, r24	; 0x15
	/*Missing PA6*/
	PORTA.PIN7CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1be:	87 8b       	std	Z+23, r24	; 0x17
	
	
	/*PORT B, no PB2*/
	PORTB.PIN0CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1c0:	e0 e2       	ldi	r30, 0x20	; 32
 1c2:	f4 e0       	ldi	r31, 0x04	; 4
 1c4:	80 8b       	std	Z+16, r24	; 0x10
	PORTB.PIN1CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1c6:	81 8b       	std	Z+17, r24	; 0x11
	//PORTB.PIN2CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
	PORTB.PIN3CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1c8:	83 8b       	std	Z+19, r24	; 0x13
	PORTB.PIN4CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1ca:	84 8b       	std	Z+20, r24	; 0x14
	PORTB.PIN5CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1cc:	85 8b       	std	Z+21, r24	; 0x15
	PORTB.PIN6CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1ce:	86 8b       	std	Z+22, r24	; 0x16
	PORTB.PIN7CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1d0:	87 8b       	std	Z+23, r24	; 0x17
	
	/*PORT C, there is no PC6, PC7*/
	PORTC.PIN0CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1d2:	e0 e4       	ldi	r30, 0x40	; 64
 1d4:	f4 e0       	ldi	r31, 0x04	; 4
 1d6:	80 8b       	std	Z+16, r24	; 0x10
	PORTC.PIN1CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1d8:	81 8b       	std	Z+17, r24	; 0x11
	PORTC.PIN2CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1da:	82 8b       	std	Z+18, r24	; 0x12
	PORTC.PIN3CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1dc:	83 8b       	std	Z+19, r24	; 0x13
	PORTC.PIN4CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1de:	84 8b       	std	Z+20, r24	; 0x14
	PORTC.PIN5CTRL = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 1e0:	85 8b       	std	Z+21, r24	; 0x15
 1e2:	08 95       	ret

000001e4 <main>:



int main(void)
{
	power_save_pin();
 1e4:	0e 94 d6 00 	call	0x1ac	; 0x1ac <power_save_pin>
	clock_init();
 1e8:	0e 94 96 00 	call	0x12c	; 0x12c <clock_init>
	io_init();
 1ec:	0e 94 c7 00 	call	0x18e	; 0x18e <io_init>
	adc_init();
 1f0:	0e 94 50 00 	call	0xa0	; 0xa0 <adc_init>
	rtc_init();
 1f4:	0e 94 2b 01 	call	0x256	; 0x256 <rtc_init>
	event_system_init();
 1f8:	0e 94 c0 00 	call	0x180	; 0x180 <event_system_init>
	usart0_init();
 1fc:	0e 94 41 01 	call	0x282	; 0x282 <usart0_init>
	slpctrl_init();
 200:	0e 94 3d 01 	call	0x27a	; 0x27a <slpctrl_init>
	sei();
 204:	78 94       	sei
	while (1)
	{
		sleep_cpu();
 		if(adc_result_is_ready())
		{   
			adc_t.adc_sample = adc_get_sample();	
 206:	c1 e0       	ldi	r28, 0x01	; 1
 208:	d8 e3       	ldi	r29, 0x38	; 56

			adc_t.adc_average_result = adc_t.adc_result>>ADC_SAMPLES;
			
			transmit_to_DV();
			
			PORTB.OUTTGL = LED0_bm; /*Toggle the LED every time a result is ready*/ 
 20a:	00 e2       	ldi	r16, 0x20	; 32
 20c:	14 e0       	ldi	r17, 0x04	; 4
 20e:	68 94       	set
 210:	ff 24       	eor	r15, r15
 212:	f7 f8       	bld	r15, 7
	
	
	
	while (1)
	{
		sleep_cpu();
 214:	88 95       	sleep
 		if(adc_result_is_ready())
 216:	0e 94 70 00 	call	0xe0	; 0xe0 <adc_result_is_ready>
 21a:	88 23       	and	r24, r24
 21c:	d9 f3       	breq	.-10     	; 0x214 <main+0x30>
		{   
			adc_t.adc_sample = adc_get_sample();	
 21e:	0e 94 62 00 	call	0xc4	; 0xc4 <adc_get_sample>
 222:	8c 83       	std	Y+4, r24	; 0x04
 224:	9d 83       	std	Y+5, r25	; 0x05
			adc_t.adc_result = adc_get_result();	
 226:	0e 94 67 00 	call	0xce	; 0xce <adc_get_result>
 22a:	68 83       	st	Y, r22
 22c:	79 83       	std	Y+1, r23	; 0x01
 22e:	8a 83       	std	Y+2, r24	; 0x02
 230:	9b 83       	std	Y+3, r25	; 0x03

			adc_t.adc_average_result = adc_t.adc_result>>ADC_SAMPLES;
 232:	dc 01       	movw	r26, r24
 234:	cb 01       	movw	r24, r22
 236:	07 2e       	mov	r0, r23
 238:	7a e0       	ldi	r23, 0x0A	; 10
 23a:	b6 95       	lsr	r27
 23c:	a7 95       	ror	r26
 23e:	97 95       	ror	r25
 240:	87 95       	ror	r24
 242:	7a 95       	dec	r23
 244:	d1 f7       	brne	.-12     	; 0x23a <main+0x56>
 246:	70 2d       	mov	r23, r0
 248:	8e 83       	std	Y+6, r24	; 0x06
 24a:	9f 83       	std	Y+7, r25	; 0x07
			
			transmit_to_DV();
 24c:	0e 94 9d 00 	call	0x13a	; 0x13a <transmit_to_DV>
			
			PORTB.OUTTGL = LED0_bm; /*Toggle the LED every time a result is ready*/ 
 250:	f8 01       	movw	r30, r16
 252:	f7 82       	std	Z+7, r15	; 0x07
 254:	df cf       	rjmp	.-66     	; 0x214 <main+0x30>

00000256 <rtc_init>:
/********************************************************************RTC_init**************************************************************************************
ADC sampling rate using RTC OVF
***************************************************************************************************************************************************************/
void rtc_init(void)
{
	while (RTC.STATUS > 0); /* Wait for all registers to be synchronized */
 256:	e0 e4       	ldi	r30, 0x40	; 64
 258:	f1 e0       	ldi	r31, 0x01	; 1
 25a:	81 81       	ldd	r24, Z+1	; 0x01
 25c:	81 11       	cpse	r24, r1
 25e:	fd cf       	rjmp	.-6      	; 0x25a <rtc_init+0x4>
	RTC.CTRLA = RTC_PRESCALER_DIV1_gc | RTC_RTCEN_bm | RTC_RUNSTDBY_bm;
 260:	e0 e4       	ldi	r30, 0x40	; 64
 262:	f1 e0       	ldi	r31, 0x01	; 1
 264:	81 e8       	ldi	r24, 0x81	; 129
 266:	80 83       	st	Z, r24
	RTC.CLKSEL = RTC_CLKSEL_INT32K_gc;
 268:	17 82       	std	Z+7, r1	; 0x07
	RTC.PER = (RTC_CLOCK/(float)ADC_SAMPLING_FREQ)+0.5; /*Calculate the RTC period*/
 26a:	81 e0       	ldi	r24, 0x01	; 1
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	82 87       	std	Z+10, r24	; 0x0a
 270:	93 87       	std	Z+11, r25	; 0x0b
	while (RTC.STATUS > 0); /* Wait for all registers to be synchronized */
 272:	81 81       	ldd	r24, Z+1	; 0x01
 274:	81 11       	cpse	r24, r1
 276:	fd cf       	rjmp	.-6      	; 0x272 <rtc_init+0x1c>
 278:	08 95       	ret

0000027a <slpctrl_init>:
/********************************************************************SLPCTRL_init**************************************************************************************
Configure sleep controller to save energie
***************************************************************************************************************************************************************/
void slpctrl_init()
{
	SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | SLPCTRL_SEN_bm;//SLPCTRL_SMODE_IDLE_gc | SLPCTRL_SEN_bm;Enable standby sleep mode
 27a:	83 e0       	ldi	r24, 0x03	; 3
 27c:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <__RODATA_PM_OFFSET__+0x7f8050>
 280:	08 95       	ret

00000282 <usart0_init>:
EDBG virtual come port is connected to USART0 on nano PB2,PB3
Baud Rate : 115200
********************************************************************************************************************************************************/
void usart0_init()
{
	USART0.CTRLB = USART_TXEN_bm;
 282:	e0 e0       	ldi	r30, 0x00	; 0
 284:	f8 e0       	ldi	r31, 0x08	; 8
 286:	80 e4       	ldi	r24, 0x40	; 64
 288:	86 83       	std	Z+6, r24	; 0x06
	USART0.BAUD = (F_CPU * 64.0) / (BAUD_RATE * 16.0);
 28a:	8b e5       	ldi	r24, 0x5B	; 91
 28c:	91 e0       	ldi	r25, 0x01	; 1
 28e:	80 87       	std	Z+8, r24	; 0x08
 290:	91 87       	std	Z+9, r25	; 0x09
 292:	08 95       	ret

00000294 <usart0_put_c>:
Transmit data through USART
***************************************************************************************************************************************************************/

void usart0_put_c(uint8_t c)
{
	while (!(USART0.STATUS & USART_DREIF_bm));
 294:	e0 e0       	ldi	r30, 0x00	; 0
 296:	f8 e0       	ldi	r31, 0x08	; 8
 298:	94 81       	ldd	r25, Z+4	; 0x04
 29a:	95 ff       	sbrs	r25, 5
 29c:	fd cf       	rjmp	.-6      	; 0x298 <usart0_put_c+0x4>
	USART0.TXDATAL = c;
 29e:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <__RODATA_PM_OFFSET__+0x7f8802>
 2a2:	08 95       	ret

000002a4 <_exit>:
 2a4:	f8 94       	cli

000002a6 <__stop_program>:
 2a6:	ff cf       	rjmp	.-2      	; 0x2a6 <__stop_program>
