{
  "Design_Name": "cmsdk_mcu",
  "Comment": "This design is the 3-way partition from TCPMT 2021 submission",
  "Dimension_Unit": "um",
  "FP_Size": [
    1100,
    1100
  ],
  "Ext_Port_Min_Space": 20,
  "Ext_Ports": [
    "XTAL1",
    "NRST",
    "P0[15]",
    "P0[14]",
    "P0[13]",
    "P0[12]",
    "P0[11]",
    "P0[10]",
    "P0[9]",
    "P0[8]",
    "P0[7]",
    "P0[6]",
    "P0[5]",
    "P0[4]",
    "P0[3]",
    "P0[2]",
    "P0[1]",
    "P0[0]",
    "P1[15]",
    "P1[14]",
    "P1[13]",
    "P1[12]",
    "P1[11]",
    "P1[10]",
    "P1[9]",
    "P1[8]",
    "P1[7]",
    "P1[6]",
    "P1[5]",
    "P1[4]",
    "P1[3]",
    "P1[2]",
    "P1[1]",
    "P1[0]",
    "SWDIOTMS",
    "SWCLKTCK"
  ],
  "Chiplets": [
    {
      "Name": "u_core_context",
      "Size": [
        520,
        474
      ],
      "Pin_Size": [
        10,
        10
      ],
      "Pin_Pitch": [
        40,
        40
      ],
      "Location": [
        290,
        473
      ],
      "Pin_Names": [
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]",
        "u_ahb_ram_genblk3_SRAMWDATA[31]",
        "u_ahb_ram_genblk3_SRAMWDATA[30]",
        "u_ahb_ram_genblk3_SRAMWDATA[29]",
        "u_ahb_ram_genblk3_SRAMWDATA[28]",
        "u_ahb_ram_genblk3_SRAMWDATA[27]",
        "u_ahb_ram_genblk3_SRAMWDATA[26]",
        "u_ahb_ram_genblk3_SRAMWDATA[25]",
        "u_ahb_ram_genblk3_SRAMWDATA[24]",
        "u_ahb_ram_genblk3_SRAMWDATA[23]",
        "u_ahb_ram_genblk3_SRAMWDATA[22]",
        "u_ahb_ram_genblk3_SRAMWDATA[21]",
        "u_ahb_ram_genblk3_SRAMWDATA[20]",
        "u_ahb_ram_genblk3_SRAMWDATA[19]",
        "u_ahb_ram_genblk3_SRAMWDATA[18]",
        "u_ahb_ram_genblk3_SRAMWDATA[17]",
        "u_ahb_ram_genblk3_SRAMWDATA[16]",
        "u_ahb_ram_genblk3_SRAMADDR[11]",
        "u_ahb_ram_genblk3_SRAMADDR[10]",
        "u_ahb_ram_genblk3_SRAMADDR[9]",
        "u_ahb_ram_genblk3_SRAMADDR[8]",
        "u_ahb_ram_genblk3_SRAMADDR[7]",
        "u_ahb_ram_genblk3_SRAMADDR[6]",
        "u_ahb_ram_genblk3_SRAMADDR[5]",
        "u_ahb_ram_genblk3_SRAMADDR[4]",
        "u_ahb_ram_genblk3_SRAMADDR[3]",
        "u_ahb_ram_genblk3_SRAMADDR[2]",
        "u_ahb_ram_genblk3_SRAMADDR[1]",
        "u_ahb_ram_genblk3_SRAMADDR[0]",
        "P1[15]",
        "P1[14]",
        "P1[13]",
        "P1[12]",
        "P1[11]",
        "P1[10]",
        "P1[9]",
        "P1[8]",
        "P1[7]",
        "P1[6]",
        "P1[5]",
        "P1[4]",
        "P1[3]",
        "P1[2]",
        "P1[1]",
        "P1[0]",
        "P0[15]",
        "P0[14]",
        "P0[13]",
        "P0[12]",
        "P0[11]",
        "P0[10]",
        "P0[9]",
        "P0[8]",
        "P0[7]",
        "P0[6]",
        "P0[5]",
        "P0[4]",
        "P0[3]",
        "P0[2]",
        "P0[1]",
        "P0[0]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select",
        "u_ahb_ram_genblk3_u_fpga_sram_n3",
        "u_ahb_ram_genblk3_u_fpga_sram_n2",
        "gated_hclk",
        "XTAL1",
        "SWDIOTMS",
        "SWCLKTCK",
        "NRST"
      ],
      "Pin_Locations": [
        [
          20,
          37
        ],
        [
          60,
          37
        ],
        [
          100,
          37
        ],
        [
          140,
          37
        ],
        [
          180,
          37
        ],
        [
          220,
          37
        ],
        [
          260,
          37
        ],
        [
          300,
          37
        ],
        [
          340,
          37
        ],
        [
          380,
          37
        ],
        [
          420,
          37
        ],
        [
          460,
          37
        ],
        [
          500,
          37
        ],
        [
          20,
          77
        ],
        [
          60,
          77
        ],
        [
          100,
          77
        ],
        [
          140,
          77
        ],
        [
          180,
          77
        ],
        [
          220,
          77
        ],
        [
          260,
          77
        ],
        [
          300,
          77
        ],
        [
          340,
          77
        ],
        [
          380,
          77
        ],
        [
          420,
          77
        ],
        [
          460,
          77
        ],
        [
          500,
          77
        ],
        [
          20,
          117
        ],
        [
          60,
          117
        ],
        [
          100,
          117
        ],
        [
          140,
          117
        ],
        [
          180,
          117
        ],
        [
          220,
          117
        ],
        [
          260,
          117
        ],
        [
          300,
          117
        ],
        [
          340,
          117
        ],
        [
          380,
          117
        ],
        [
          420,
          117
        ],
        [
          460,
          117
        ],
        [
          500,
          117
        ],
        [
          20,
          157
        ],
        [
          60,
          157
        ],
        [
          100,
          157
        ],
        [
          140,
          157
        ],
        [
          180,
          157
        ],
        [
          220,
          157
        ],
        [
          260,
          157
        ],
        [
          300,
          157
        ],
        [
          340,
          157
        ],
        [
          380,
          157
        ],
        [
          420,
          157
        ],
        [
          460,
          157
        ],
        [
          500,
          157
        ],
        [
          20,
          197
        ],
        [
          60,
          197
        ],
        [
          100,
          197
        ],
        [
          140,
          197
        ],
        [
          180,
          197
        ],
        [
          220,
          197
        ],
        [
          260,
          197
        ],
        [
          300,
          197
        ],
        [
          340,
          197
        ],
        [
          380,
          197
        ],
        [
          420,
          197
        ],
        [
          460,
          197
        ],
        [
          500,
          197
        ],
        [
          20,
          237
        ],
        [
          60,
          237
        ],
        [
          100,
          237
        ],
        [
          140,
          237
        ],
        [
          180,
          237
        ],
        [
          220,
          237
        ],
        [
          260,
          237
        ],
        [
          300,
          237
        ],
        [
          340,
          237
        ],
        [
          380,
          237
        ],
        [
          420,
          237
        ],
        [
          460,
          237
        ],
        [
          500,
          237
        ],
        [
          20,
          277
        ],
        [
          60,
          277
        ],
        [
          100,
          277
        ],
        [
          140,
          277
        ],
        [
          180,
          277
        ],
        [
          220,
          277
        ],
        [
          260,
          277
        ],
        [
          300,
          277
        ],
        [
          340,
          277
        ],
        [
          380,
          277
        ],
        [
          420,
          277
        ],
        [
          460,
          277
        ],
        [
          500,
          277
        ],
        [
          20,
          317
        ],
        [
          60,
          317
        ],
        [
          100,
          317
        ],
        [
          140,
          317
        ],
        [
          180,
          317
        ],
        [
          220,
          317
        ],
        [
          260,
          317
        ],
        [
          300,
          317
        ],
        [
          340,
          317
        ],
        [
          380,
          317
        ],
        [
          420,
          317
        ],
        [
          460,
          317
        ],
        [
          500,
          317
        ],
        [
          20,
          357
        ],
        [
          60,
          357
        ],
        [
          100,
          357
        ],
        [
          140,
          357
        ],
        [
          180,
          357
        ],
        [
          220,
          357
        ],
        [
          260,
          357
        ],
        [
          300,
          357
        ],
        [
          340,
          357
        ],
        [
          380,
          357
        ],
        [
          420,
          357
        ],
        [
          460,
          357
        ],
        [
          500,
          357
        ],
        [
          20,
          397
        ],
        [
          60,
          397
        ],
        [
          100,
          397
        ],
        [
          140,
          397
        ],
        [
          180,
          397
        ],
        [
          220,
          397
        ],
        [
          260,
          397
        ],
        [
          300,
          397
        ],
        [
          340,
          397
        ],
        [
          380,
          397
        ],
        [
          420,
          397
        ],
        [
          460,
          397
        ],
        [
          500,
          397
        ],
        [
          20,
          437
        ],
        [
          60,
          437
        ],
        [
          100,
          437
        ],
        [
          140,
          437
        ],
        [
          180,
          437
        ],
        [
          220,
          437
        ],
        [
          260,
          437
        ],
        [
          300,
          437
        ],
        [
          340,
          437
        ],
        [
          380,
          437
        ],
        [
          420,
          437
        ],
        [
          460,
          437
        ],
        [
          500,
          437
        ]
      ]
    },
    {
      "Name": "u_mem_context1",
      "Size": [
        270,
        230
      ],
      "Pin_Size": [
        10,
        10
      ],
      "Pin_Pitch": [
        40,
        40
      ],
      "Location": [
        215,
        155
      ],
      "Pin_Names": [
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]",
        "u_ahb_ram_genblk3_SRAMWDATA[23]",
        "u_ahb_ram_genblk3_SRAMWDATA[22]",
        "u_ahb_ram_genblk3_SRAMWDATA[21]",
        "u_ahb_ram_genblk3_SRAMWDATA[20]",
        "u_ahb_ram_genblk3_SRAMWDATA[19]",
        "u_ahb_ram_genblk3_SRAMWDATA[18]",
        "u_ahb_ram_genblk3_SRAMWDATA[17]",
        "u_ahb_ram_genblk3_SRAMWDATA[16]",
        "u_ahb_ram_genblk3_SRAMADDR[11]",
        "u_ahb_ram_genblk3_SRAMADDR[10]",
        "u_ahb_ram_genblk3_SRAMADDR[9]",
        "u_ahb_ram_genblk3_SRAMADDR[8]",
        "u_ahb_ram_genblk3_SRAMADDR[7]",
        "u_ahb_ram_genblk3_SRAMADDR[6]",
        "u_ahb_ram_genblk3_SRAMADDR[5]",
        "u_ahb_ram_genblk3_SRAMADDR[4]",
        "u_ahb_ram_genblk3_SRAMADDR[3]",
        "u_ahb_ram_genblk3_SRAMADDR[2]",
        "u_ahb_ram_genblk3_SRAMADDR[1]",
        "u_ahb_ram_genblk3_SRAMADDR[0]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select",
        "u_ahb_ram_genblk3_u_fpga_sram_n3",
        "gated_hclk"
      ],
      "Pin_Locations": [
        [
          15,
          15
        ],
        [
          55,
          15
        ],
        [
          95,
          15
        ],
        [
          135,
          15
        ],
        [
          175,
          15
        ],
        [
          215,
          15
        ],
        [
          255,
          15
        ],
        [
          15,
          55
        ],
        [
          55,
          55
        ],
        [
          95,
          55
        ],
        [
          135,
          55
        ],
        [
          175,
          55
        ],
        [
          215,
          55
        ],
        [
          255,
          55
        ],
        [
          15,
          95
        ],
        [
          55,
          95
        ],
        [
          95,
          95
        ],
        [
          135,
          95
        ],
        [
          175,
          95
        ],
        [
          215,
          95
        ],
        [
          255,
          95
        ],
        [
          15,
          135
        ],
        [
          55,
          135
        ],
        [
          95,
          135
        ],
        [
          135,
          135
        ],
        [
          175,
          135
        ],
        [
          215,
          135
        ],
        [
          255,
          135
        ],
        [
          15,
          175
        ],
        [
          55,
          175
        ],
        [
          95,
          175
        ],
        [
          135,
          175
        ],
        [
          175,
          175
        ],
        [
          215,
          175
        ],
        [
          255,
          175
        ],
        [
          15,
          215
        ],
        [
          55,
          215
        ],
        [
          95,
          215
        ],
        [
          135,
          215
        ],
        [
          175,
          215
        ],
        [
          215,
          215
        ],
        [
          255,
          215
        ]
      ]
    },
    {
      "Name": "u_mem_context2",
      "Size": [
        270,
        230
      ],
      "Pin_Size": [
        10,
        10
      ],
      "Pin_Pitch": [
        40,
        40
      ],
      "Location": [
        615,
        155
      ],
      "Pin_Names": [
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]",
        "u_ahb_ram_genblk3_SRAMWDATA[31]",
        "u_ahb_ram_genblk3_SRAMWDATA[30]",
        "u_ahb_ram_genblk3_SRAMWDATA[29]",
        "u_ahb_ram_genblk3_SRAMWDATA[28]",
        "u_ahb_ram_genblk3_SRAMWDATA[27]",
        "u_ahb_ram_genblk3_SRAMWDATA[26]",
        "u_ahb_ram_genblk3_SRAMWDATA[25]",
        "u_ahb_ram_genblk3_SRAMWDATA[24]",
        "u_ahb_ram_genblk3_SRAMADDR[11]",
        "u_ahb_ram_genblk3_SRAMADDR[10]",
        "u_ahb_ram_genblk3_SRAMADDR[9]",
        "u_ahb_ram_genblk3_SRAMADDR[8]",
        "u_ahb_ram_genblk3_SRAMADDR[7]",
        "u_ahb_ram_genblk3_SRAMADDR[6]",
        "u_ahb_ram_genblk3_SRAMADDR[5]",
        "u_ahb_ram_genblk3_SRAMADDR[4]",
        "u_ahb_ram_genblk3_SRAMADDR[3]",
        "u_ahb_ram_genblk3_SRAMADDR[2]",
        "u_ahb_ram_genblk3_SRAMADDR[1]",
        "u_ahb_ram_genblk3_SRAMADDR[0]",
        "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select",
        "u_ahb_ram_genblk3_u_fpga_sram_n2",
        "gated_hclk"
      ],
      "Pin_Locations": [
        [
          15,
          15
        ],
        [
          55,
          15
        ],
        [
          95,
          15
        ],
        [
          135,
          15
        ],
        [
          175,
          15
        ],
        [
          215,
          15
        ],
        [
          255,
          15
        ],
        [
          15,
          55
        ],
        [
          55,
          55
        ],
        [
          95,
          55
        ],
        [
          135,
          55
        ],
        [
          175,
          55
        ],
        [
          215,
          55
        ],
        [
          255,
          55
        ],
        [
          15,
          95
        ],
        [
          55,
          95
        ],
        [
          95,
          95
        ],
        [
          135,
          95
        ],
        [
          175,
          95
        ],
        [
          215,
          95
        ],
        [
          255,
          95
        ],
        [
          15,
          135
        ],
        [
          55,
          135
        ],
        [
          95,
          135
        ],
        [
          135,
          135
        ],
        [
          175,
          135
        ],
        [
          215,
          135
        ],
        [
          255,
          135
        ],
        [
          15,
          175
        ],
        [
          55,
          175
        ],
        [
          95,
          175
        ],
        [
          135,
          175
        ],
        [
          175,
          175
        ],
        [
          215,
          175
        ],
        [
          255,
          175
        ],
        [
          15,
          215
        ],
        [
          55,
          215
        ],
        [
          95,
          215
        ],
        [
          135,
          215
        ],
        [
          175,
          215
        ],
        [
          215,
          215
        ],
        [
          255,
          215
        ]
      ]
    }
  ],
  "Netlist": {
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[0]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[1]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[2]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[3]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[4]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[5]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[6]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_data_out[7]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[0]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[1]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[2]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[3]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[4]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[5]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[6]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_data_out[7]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[0]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[0]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[0]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[0]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[1]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[1]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[1]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[1]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[2]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[2]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[2]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[2]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[3]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[3]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[3]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[3]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[4]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[4]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[4]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[4]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[5]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[5]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[5]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[5]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[6]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[6]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[6]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[6]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[7]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[7]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[7]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[7]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[8]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[8]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[8]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[8]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[9]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[9]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[9]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[9]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[10]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[10]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[10]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[10]"
    ],
    "u_ahb_ram_genblk3_SRAMADDR[11]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMADDR[11]",
      "u_mem_context1/u_ahb_ram_genblk3_SRAMADDR[11]",
      "u_core_context/u_ahb_ram_genblk3_SRAMADDR[11]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[16]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[16]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[16]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[17]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[17]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[17]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[18]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[18]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[18]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[19]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[19]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[19]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[20]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[20]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[20]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[21]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[21]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[21]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[22]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[22]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[22]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[23]": [
      "u_mem_context1/u_ahb_ram_genblk3_SRAMWDATA[23]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[23]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[24]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[24]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[24]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[25]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[25]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[25]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[26]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[26]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[26]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[27]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[27]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[27]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[28]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[28]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[28]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[29]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[29]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[29]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[30]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[30]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[30]"
    ],
    "u_ahb_ram_genblk3_SRAMWDATA[31]": [
      "u_mem_context2/u_ahb_ram_genblk3_SRAMWDATA[31]",
      "u_core_context/u_ahb_ram_genblk3_SRAMWDATA[31]"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM3_chip_select"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_sBRAM2_chip_select"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_n3": [
      "u_mem_context1/u_ahb_ram_genblk3_u_fpga_sram_n3",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_n3"
    ],
    "u_ahb_ram_genblk3_u_fpga_sram_n2": [
      "u_mem_context2/u_ahb_ram_genblk3_u_fpga_sram_n2",
      "u_core_context/u_ahb_ram_genblk3_u_fpga_sram_n2"
    ],
    "gated_hclk": [
      "u_mem_context2/gated_hclk",
      "u_mem_context1/gated_hclk",
      "u_core_context/gated_hclk"
    ],
    "SWCLKTCK": [
      "SWCLKTCK",
      "u_core_context/SWCLKTCK"
    ],
    "SWDIOTMS": [
      "SWDIOTMS",
      "u_core_context/SWDIOTMS"
    ],
    "P1[0]": [
      "P1[0]",
      "u_core_context/P1[0]"
    ],
    "P1[1]": [
      "P1[1]",
      "u_core_context/P1[1]"
    ],
    "P1[2]": [
      "P1[2]",
      "u_core_context/P1[2]"
    ],
    "P1[3]": [
      "P1[3]",
      "u_core_context/P1[3]"
    ],
    "P1[4]": [
      "P1[4]",
      "u_core_context/P1[4]"
    ],
    "P1[5]": [
      "P1[5]",
      "u_core_context/P1[5]"
    ],
    "P1[6]": [
      "P1[6]",
      "u_core_context/P1[6]"
    ],
    "P1[7]": [
      "P1[7]",
      "u_core_context/P1[7]"
    ],
    "P1[8]": [
      "P1[8]",
      "u_core_context/P1[8]"
    ],
    "P1[9]": [
      "P1[9]",
      "u_core_context/P1[9]"
    ],
    "P1[10]": [
      "P1[10]",
      "u_core_context/P1[10]"
    ],
    "P1[11]": [
      "P1[11]",
      "u_core_context/P1[11]"
    ],
    "P1[12]": [
      "P1[12]",
      "u_core_context/P1[12]"
    ],
    "P1[13]": [
      "P1[13]",
      "u_core_context/P1[13]"
    ],
    "P1[14]": [
      "P1[14]",
      "u_core_context/P1[14]"
    ],
    "P1[15]": [
      "P1[15]",
      "u_core_context/P1[15]"
    ],
    "P0[0]": [
      "P0[0]",
      "u_core_context/P0[0]"
    ],
    "P0[1]": [
      "P0[1]",
      "u_core_context/P0[1]"
    ],
    "P0[2]": [
      "P0[2]",
      "u_core_context/P0[2]"
    ],
    "P0[3]": [
      "P0[3]",
      "u_core_context/P0[3]"
    ],
    "P0[4]": [
      "P0[4]",
      "u_core_context/P0[4]"
    ],
    "P0[5]": [
      "P0[5]",
      "u_core_context/P0[5]"
    ],
    "P0[6]": [
      "P0[6]",
      "u_core_context/P0[6]"
    ],
    "P0[7]": [
      "P0[7]",
      "u_core_context/P0[7]"
    ],
    "P0[8]": [
      "P0[8]",
      "u_core_context/P0[8]"
    ],
    "P0[9]": [
      "P0[9]",
      "u_core_context/P0[9]"
    ],
    "P0[10]": [
      "P0[10]",
      "u_core_context/P0[10]"
    ],
    "P0[11]": [
      "P0[11]",
      "u_core_context/P0[11]"
    ],
    "P0[12]": [
      "P0[12]",
      "u_core_context/P0[12]"
    ],
    "P0[13]": [
      "P0[13]",
      "u_core_context/P0[13]"
    ],
    "P0[14]": [
      "P0[14]",
      "u_core_context/P0[14]"
    ],
    "P0[15]": [
      "P0[15]",
      "u_core_context/P0[15]"
    ],
    "NRST": [
      "NRST",
      "u_core_context/NRST"
    ],
    "XTAL1": [
      "XTAL1",
      "u_core_context/XTAL1"
    ]
  }
}