// Seed: 4197428705
module module_0 (
    output wor id_0
);
  logic id_2;
  assign id_2 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  assign id_0 = 1;
  nmos (id_2 != id_0, -1, -1'h0, ~id_2);
  bufif1 primCall (id_3, id_4, id_1);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  logic id_6;
  ;
endmodule
module module_2 #(
    parameter id_1  = 32'd46,
    parameter id_11 = 32'd23,
    parameter id_8  = 32'd4
) (
    output supply0 id_0,
    output supply0 _id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    input wor id_6,
    output tri id_7,
    output wand _id_8,
    output supply0 id_9,
    output wor id_10,
    input wand _id_11
);
  assign id_8 = id_2;
  wire id_13;
  ;
  logic [id_11  +  -1 : id_8  .  id_1] id_14, id_15;
  wire id_16;
  ;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_2 = 0;
  assign id_15 = id_14;
endmodule
