Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
WARNING:HDLCompiler:858 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 12: Unknown character 's' in enumeration encoding is considered 'X'.
WARNING:HDLCompiler:379 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 12: enum_encoding property specifying incorrect number of valid encoding values for type <state> is ignored.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:858 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 12: Unknown character 's' in enumeration encoding is considered 'X'.
WARNING:HDLCompiler:379 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 12: enum_encoding property specifying incorrect number of valid encoding values for type <state> is ignored.
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 31: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 69: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 76: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 83: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 90: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 97: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 104: flag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd" Line 111: flag should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM>.
    Related source file is "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.vhd".
    Found 3-bit register for signal <curr_state>.
    Found 7-bit register for signal <led_o>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <clk_20>.
    Found 23-bit register for signal <clk_scale>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_20 (rising_edge)                           |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit adder for signal <clk_scale[22]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 23-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 23-bit register                                       : 1
 7-bit register                                        : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FSM>.
The following registers are absorbed into counter <clk_scale>: 1 register on signal <clk_scale>.
Unit <FSM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 23-bit adder                                          : 1
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
 s5    | 101
 s6    | 110
-------------------

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 181
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 44
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 4
#      LUT6                        : 29
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 35
#      FD                          : 23
#      FDC                         : 11
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  54576     0%  
 Number of Slice LUTs:                   89  out of  27288     0%  
    Number used as Logic:                89  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     90
   Number with an unused Flip Flop:      55  out of     90    61%  
   Number with an unused LUT:             1  out of     90     1%  
   Number of fully used LUT-FF pairs:    34  out of     90    37%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    316     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_200M_i                         | BUFGP                  | 24    |
clk_20                             | NONE(flag)             | 11    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.407ns (Maximum Frequency: 226.914MHz)
   Minimum input arrival time before clock: 3.319ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_200M_i'
  Clock period: 4.407ns (frequency: 226.914MHz)
  Total number of paths / destination ports: 6901 / 25
-------------------------------------------------------------------------
Delay:               4.407ns (Levels of Logic = 12)
  Source:            clk_scale_0 (FF)
  Destination:       clk_scale_0 (FF)
  Source Clock:      clk_200M_i rising
  Destination Clock: clk_200M_i rising

  Data Path: clk_scale_0 to clk_scale_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  clk_scale_0 (clk_scale_0)
     INV:I->O              1   0.206   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_lut<0>_INV_0 (Madd_clk_scale[22]_GND_3_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<0> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<1> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<2> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<3> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<4> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<5> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<6> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7> (Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>)
     XORCY:CI->O           2   0.180   0.981  Madd_clk_scale[22]_GND_3_o_add_0_OUT_xor<8> (clk_scale[22]_GND_3_o_add_0_OUT<8>)
     LUT6:I0->O           13   0.203   1.161  PWR_3_o_clk_scale[22]_equal_2_o<22>3 (PWR_3_o_clk_scale[22]_equal_2_o<22>2)
     LUT6:I3->O            1   0.205   0.000  clk_scale_0_rstpot (clk_scale_0_rstpot)
     FD:D                      0.102          clk_scale_0
    ----------------------------------------
    Total                      4.407ns (1.648ns logic, 2.759ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20'
  Clock period: 1.926ns (frequency: 519.278MHz)
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            curr_state_FSM_FFd1 (FF)
  Destination:       curr_state_FSM_FFd1 (FF)
  Source Clock:      clk_20 rising
  Destination Clock: clk_20 rising

  Data Path: curr_state_FSM_FFd1 to curr_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  curr_state_FSM_FFd1 (curr_state_FSM_FFd1)
     LUT5:I0->O            1   0.203   0.000  curr_state_FSM_FFd1-In1 (curr_state_FSM_FFd1-In)
     FDC:D                     0.102          curr_state_FSM_FFd1
    ----------------------------------------
    Total                      1.926ns (0.752ns logic, 1.174ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.319ns (Levels of Logic = 2)
  Source:            j7_btn_i<0> (PAD)
  Destination:       flag (FF)
  Destination Clock: clk_20 rising

  Data Path: j7_btn_i<0> to flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  j7_btn_i_0_IBUF (j7_btn_i_0_IBUF)
     INV:I->O             11   0.206   0.882  j7_btn_i<0>_inv1_INV_0 (j7_btn_i<0>_inv)
     FDC:CLR                   0.430          flag
    ----------------------------------------
    Total                      3.319ns (1.858ns logic, 1.461ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_20'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_o_6 (FF)
  Destination:       led_o<6> (PAD)
  Source Clock:      clk_20 rising

  Data Path: led_o_6 to led_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  led_o_6 (led_o_6)
     OBUF:I->O                 2.571          led_o_6_OBUF (led_o<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20         |    1.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_200M_i     |    4.407|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.90 secs
 
--> 


Total memory usage is 394936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

