<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_cdclk.c source code [linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>display</a>/<a href='intel_cdclk.c.html'>intel_cdclk.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2006-2017 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="21">21</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="intel_cdclk.h.html">"intel_cdclk.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../intel_drv.h.html">"intel_drv.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../intel_sideband.h.html">"intel_sideband.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk">/**</i></td></tr>
<tr><th id="29">29</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * DOC: CDCLK / RAWCLK</i></td></tr>
<tr><th id="30">30</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> *</i></td></tr>
<tr><th id="31">31</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * The display engine uses several different clocks to do its work. There</i></td></tr>
<tr><th id="32">32</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * are two main clocks involved that aren't directly related to the actual</i></td></tr>
<tr><th id="33">33</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * pixel clock or any symbol/bit clock of the actual output port. These</i></td></tr>
<tr><th id="34">34</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * are the core display clock (CDCLK) and RAWCLK.</i></td></tr>
<tr><th id="35">35</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> *</i></td></tr>
<tr><th id="36">36</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * CDCLK clocks most of the display pipe logic, and thus its frequency</i></td></tr>
<tr><th id="37">37</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * must be high enough to support the rate at which pixels are flowing</i></td></tr>
<tr><th id="38">38</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * through the pipes. Downscaling must also be accounted as that increases</i></td></tr>
<tr><th id="39">39</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * the effective pixel rate.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> *</i></td></tr>
<tr><th id="41">41</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * On several platforms the CDCLK frequency can be changed dynamically</i></td></tr>
<tr><th id="42">42</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * to minimize power consumption for a given display configuration.</i></td></tr>
<tr><th id="43">43</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * Typically changes to the CDCLK frequency require all the display pipes</i></td></tr>
<tr><th id="44">44</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * to be shut down while the frequency is being changed.</i></td></tr>
<tr><th id="45">45</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> *</i></td></tr>
<tr><th id="46">46</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * On SKL+ the DMC will toggle the CDCLK off/on during DC5/6 entry/exit.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * DMC will not change the active CDCLK frequency however, so that part</i></td></tr>
<tr><th id="48">48</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * will still be performed by the driver directly.</i></td></tr>
<tr><th id="49">49</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> *</i></td></tr>
<tr><th id="50">50</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * RAWCLK is a fixed frequency clock, often used by various auxiliary</i></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * blocks such as AUX CH or backlight PWM. Hence the only thing we</i></td></tr>
<tr><th id="52">52</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * really need to know about RAWCLK is its frequency so that various</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> * dividers can be programmed correctly.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="fixed_133mhz_get_cdclk"> */</i></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_133mhz_get_cdclk" title='fixed_133mhz_get_cdclk' data-type='void fixed_133mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_133mhz_get_cdclk" data-ref-filename="fixed_133mhz_get_cdclk">fixed_133mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="26dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="57">57</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col7 decl" id="27cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="27cdclk_state" data-ref-filename="27cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="58">58</th><td>{</td></tr>
<tr><th id="59">59</th><td>	<a class="local col7 ref" href="#27cdclk_state" title='cdclk_state' data-ref="27cdclk_state" data-ref-filename="27cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_200mhz_get_cdclk" title='fixed_200mhz_get_cdclk' data-type='void fixed_200mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_200mhz_get_cdclk" data-ref-filename="fixed_200mhz_get_cdclk">fixed_200mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="28dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="28dev_priv" data-ref-filename="28dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="63">63</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="29cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="29cdclk_state" data-ref-filename="29cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="64">64</th><td>{</td></tr>
<tr><th id="65">65</th><td>	<a class="local col9 ref" href="#29cdclk_state" title='cdclk_state' data-ref="29cdclk_state" data-ref-filename="29cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>200000</var>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_266mhz_get_cdclk" title='fixed_266mhz_get_cdclk' data-type='void fixed_266mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_266mhz_get_cdclk" data-ref-filename="fixed_266mhz_get_cdclk">fixed_266mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="30dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="30dev_priv" data-ref-filename="30dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="69">69</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="31cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="31cdclk_state" data-ref-filename="31cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="70">70</th><td>{</td></tr>
<tr><th id="71">71</th><td>	<a class="local col1 ref" href="#31cdclk_state" title='cdclk_state' data-ref="31cdclk_state" data-ref-filename="31cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>266667</var>;</td></tr>
<tr><th id="72">72</th><td>}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_333mhz_get_cdclk" title='fixed_333mhz_get_cdclk' data-type='void fixed_333mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_333mhz_get_cdclk" data-ref-filename="fixed_333mhz_get_cdclk">fixed_333mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="32dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="32dev_priv" data-ref-filename="32dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="75">75</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col3 decl" id="33cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="33cdclk_state" data-ref-filename="33cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="76">76</th><td>{</td></tr>
<tr><th id="77">77</th><td>	<a class="local col3 ref" href="#33cdclk_state" title='cdclk_state' data-ref="33cdclk_state" data-ref-filename="33cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>333333</var>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_400mhz_get_cdclk" title='fixed_400mhz_get_cdclk' data-type='void fixed_400mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_400mhz_get_cdclk" data-ref-filename="fixed_400mhz_get_cdclk">fixed_400mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="34dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="34dev_priv" data-ref-filename="34dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="81">81</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="35cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="35cdclk_state" data-ref-filename="35cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="82">82</th><td>{</td></tr>
<tr><th id="83">83</th><td>	<a class="local col5 ref" href="#35cdclk_state" title='cdclk_state' data-ref="35cdclk_state" data-ref-filename="35cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>400000</var>;</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="fixed_450mhz_get_cdclk" title='fixed_450mhz_get_cdclk' data-type='void fixed_450mhz_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="fixed_450mhz_get_cdclk" data-ref-filename="fixed_450mhz_get_cdclk">fixed_450mhz_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="36dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="36dev_priv" data-ref-filename="36dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="87">87</th><td>				   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col7 decl" id="37cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="37cdclk_state" data-ref-filename="37cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="88">88</th><td>{</td></tr>
<tr><th id="89">89</th><td>	<a class="local col7 ref" href="#37cdclk_state" title='cdclk_state' data-ref="37cdclk_state" data-ref-filename="37cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i85x_get_cdclk" title='i85x_get_cdclk' data-type='void i85x_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="i85x_get_cdclk" data-ref-filename="i85x_get_cdclk">i85x_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="38dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="38dev_priv" data-ref-filename="38dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="93">93</th><td>			   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="39cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="94">94</th><td>{</td></tr>
<tr><th id="95">95</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col0 decl" id="40pdev" title='pdev' data-type='struct pci_dev *' data-ref="40pdev" data-ref-filename="40pdev">pdev</dfn> = <a class="local col8 ref" href="#38dev_priv" title='dev_priv' data-ref="38dev_priv" data-ref-filename="38dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="41hpllcc" title='hpllcc' data-type='u16' data-ref="41hpllcc" data-ref-filename="41hpllcc">hpllcc</dfn> = <var>0</var>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>	<i>/*</i></td></tr>
<tr><th id="99">99</th><td><i>	 * 852GM/852GMV only supports 133 MHz and the HPLLCC</i></td></tr>
<tr><th id="100">100</th><td><i>	 * encoding is different :(</i></td></tr>
<tr><th id="101">101</th><td><i>	 * FIXME is this the right way to detect 852GM/852GMV?</i></td></tr>
<tr><th id="102">102</th><td><i>	 */</i></td></tr>
<tr><th id="103">103</th><td>	<b>if</b> (<a class="local col0 ref" href="#40pdev" title='pdev' data-ref="40pdev" data-ref-filename="40pdev">pdev</a>-&gt;<a class="ref field" href="../../../../../include/linux/pci.h.html#pci_dev::revision" title='pci_dev::revision' data-ref="pci_dev::revision" data-ref-filename="pci_dev..revision">revision</a> == <var>0x1</var>) {</td></tr>
<tr><th id="104">104</th><td>		<a class="local col9 ref" href="#39cdclk_state" title='cdclk_state' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="105">105</th><td>		<b>return</b>;</td></tr>
<tr><th id="106">106</th><td>	}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_bus_read_config_word" title='pci_bus_read_config_word' data-ref="pci_bus_read_config_word" data-ref-filename="pci_bus_read_config_word">pci_bus_read_config_word</a>(<a class="local col0 ref" href="#40pdev" title='pdev' data-ref="40pdev" data-ref-filename="40pdev">pdev</a>-&gt;<a class="ref field" href="../../../../../include/linux/pci.h.html#pci_dev::bus" title='pci_dev::bus' data-ref="pci_dev::bus" data-ref-filename="pci_dev..bus">bus</a>,</td></tr>
<tr><th id="109">109</th><td>				 <a class="macro" href="../../../../../include/uapi/linux/pci.h.html#31" title="((((0) &amp; 0x1f) &lt;&lt; 3) | ((3) &amp; 0x07))" data-ref="_M/PCI_DEVFN">PCI_DEVFN</a>(<var>0</var>, <var>3</var>), <a class="macro" href="../i915_reg.h.html#308" title="0xc0" data-ref="_M/HPLLCC">HPLLCC</a>, &amp;<a class="local col1 ref" href="#41hpllcc" title='hpllcc' data-ref="41hpllcc" data-ref-filename="41hpllcc">hpllcc</a>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<i>/* Assume that the hardware is in the high speed state.  This</i></td></tr>
<tr><th id="112">112</th><td><i>	 * should be the default.</i></td></tr>
<tr><th id="113">113</th><td><i>	 */</i></td></tr>
<tr><th id="114">114</th><td>	<b>switch</b> (<a class="local col1 ref" href="#41hpllcc" title='hpllcc' data-ref="41hpllcc" data-ref-filename="41hpllcc">hpllcc</a> &amp; <a class="macro" href="../i915_reg.h.html#309" title="(0x7 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_CONTROL_MASK">GC_CLOCK_CONTROL_MASK</a>) {</td></tr>
<tr><th id="115">115</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#310" title="(0 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_133_200">GC_CLOCK_133_200</a>:</td></tr>
<tr><th id="116">116</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#314" title="(4 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_133_200_2">GC_CLOCK_133_200_2</a>:</td></tr>
<tr><th id="117">117</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#311" title="(1 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_100_200">GC_CLOCK_100_200</a>:</td></tr>
<tr><th id="118">118</th><td>		<a class="local col9 ref" href="#39cdclk_state" title='cdclk_state' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>200000</var>;</td></tr>
<tr><th id="119">119</th><td>		<b>break</b>;</td></tr>
<tr><th id="120">120</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#317" title="(7 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_166_250">GC_CLOCK_166_250</a>:</td></tr>
<tr><th id="121">121</th><td>		<a class="local col9 ref" href="#39cdclk_state" title='cdclk_state' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>250000</var>;</td></tr>
<tr><th id="122">122</th><td>		<b>break</b>;</td></tr>
<tr><th id="123">123</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#312" title="(2 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_100_133">GC_CLOCK_100_133</a>:</td></tr>
<tr><th id="124">124</th><td>		<a class="local col9 ref" href="#39cdclk_state" title='cdclk_state' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="125">125</th><td>		<b>break</b>;</td></tr>
<tr><th id="126">126</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#313" title="(3 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_133_266">GC_CLOCK_133_266</a>:</td></tr>
<tr><th id="127">127</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#315" title="(5 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_133_266_2">GC_CLOCK_133_266_2</a>:</td></tr>
<tr><th id="128">128</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#316" title="(6 &lt;&lt; 0)" data-ref="_M/GC_CLOCK_166_266">GC_CLOCK_166_266</a>:</td></tr>
<tr><th id="129">129</th><td>		<a class="local col9 ref" href="#39cdclk_state" title='cdclk_state' data-ref="39cdclk_state" data-ref-filename="39cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>266667</var>;</td></tr>
<tr><th id="130">130</th><td>		<b>break</b>;</td></tr>
<tr><th id="131">131</th><td>	}</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i915gm_get_cdclk" title='i915gm_get_cdclk' data-type='void i915gm_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="i915gm_get_cdclk" data-ref-filename="i915gm_get_cdclk">i915gm_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="42dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="42dev_priv" data-ref-filename="42dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="135">135</th><td>			     <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col3 decl" id="43cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="43cdclk_state" data-ref-filename="43cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="136">136</th><td>{</td></tr>
<tr><th id="137">137</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col4 decl" id="44pdev" title='pdev' data-type='struct pci_dev *' data-ref="44pdev" data-ref-filename="44pdev">pdev</dfn> = <a class="local col2 ref" href="#42dev_priv" title='dev_priv' data-ref="42dev_priv" data-ref-filename="42dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="138">138</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col5 decl" id="45gcfgc" title='gcfgc' data-type='u16' data-ref="45gcfgc" data-ref-filename="45gcfgc">gcfgc</dfn> = <var>0</var>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col4 ref" href="#44pdev" title='pdev' data-ref="44pdev" data-ref-filename="44pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col5 ref" href="#45gcfgc" title='gcfgc' data-ref="45gcfgc" data-ref-filename="45gcfgc">gcfgc</a>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<b>if</b> (<a class="local col5 ref" href="#45gcfgc" title='gcfgc' data-ref="45gcfgc" data-ref-filename="45gcfgc">gcfgc</a> &amp; <a class="macro" href="../i915_reg.h.html#335" title="(1 &lt;&lt; 7)" data-ref="_M/GC_LOW_FREQUENCY_ENABLE">GC_LOW_FREQUENCY_ENABLE</a>) {</td></tr>
<tr><th id="143">143</th><td>		<a class="local col3 ref" href="#43cdclk_state" title='cdclk_state' data-ref="43cdclk_state" data-ref-filename="43cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="144">144</th><td>		<b>return</b>;</td></tr>
<tr><th id="145">145</th><td>	}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>	<b>switch</b> (<a class="local col5 ref" href="#45gcfgc" title='gcfgc' data-ref="45gcfgc" data-ref-filename="45gcfgc">gcfgc</a> &amp; <a class="macro" href="../i915_reg.h.html#344" title="(7 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_MASK">GC_DISPLAY_CLOCK_MASK</a>) {</td></tr>
<tr><th id="148">148</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#337" title="(4 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_333_320_MHZ">GC_DISPLAY_CLOCK_333_320_MHZ</a>:</td></tr>
<tr><th id="149">149</th><td>		<a class="local col3 ref" href="#43cdclk_state" title='cdclk_state' data-ref="43cdclk_state" data-ref-filename="43cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>333333</var>;</td></tr>
<tr><th id="150">150</th><td>		<b>break</b>;</td></tr>
<tr><th id="151">151</th><td>	<b>default</b>:</td></tr>
<tr><th id="152">152</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#336" title="(0 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_190_200_MHZ">GC_DISPLAY_CLOCK_190_200_MHZ</a>:</td></tr>
<tr><th id="153">153</th><td>		<a class="local col3 ref" href="#43cdclk_state" title='cdclk_state' data-ref="43cdclk_state" data-ref-filename="43cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>190000</var>;</td></tr>
<tr><th id="154">154</th><td>		<b>break</b>;</td></tr>
<tr><th id="155">155</th><td>	}</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i945gm_get_cdclk" title='i945gm_get_cdclk' data-type='void i945gm_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="i945gm_get_cdclk" data-ref-filename="i945gm_get_cdclk">i945gm_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="46dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="46dev_priv" data-ref-filename="46dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="159">159</th><td>			     <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col7 decl" id="47cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="47cdclk_state" data-ref-filename="47cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="160">160</th><td>{</td></tr>
<tr><th id="161">161</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col8 decl" id="48pdev" title='pdev' data-type='struct pci_dev *' data-ref="48pdev" data-ref-filename="48pdev">pdev</dfn> = <a class="local col6 ref" href="#46dev_priv" title='dev_priv' data-ref="46dev_priv" data-ref-filename="46dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col9 decl" id="49gcfgc" title='gcfgc' data-type='u16' data-ref="49gcfgc" data-ref-filename="49gcfgc">gcfgc</dfn> = <var>0</var>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col8 ref" href="#48pdev" title='pdev' data-ref="48pdev" data-ref-filename="48pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col9 ref" href="#49gcfgc" title='gcfgc' data-ref="49gcfgc" data-ref-filename="49gcfgc">gcfgc</a>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>	<b>if</b> (<a class="local col9 ref" href="#49gcfgc" title='gcfgc' data-ref="49gcfgc" data-ref-filename="49gcfgc">gcfgc</a> &amp; <a class="macro" href="../i915_reg.h.html#335" title="(1 &lt;&lt; 7)" data-ref="_M/GC_LOW_FREQUENCY_ENABLE">GC_LOW_FREQUENCY_ENABLE</a>) {</td></tr>
<tr><th id="167">167</th><td>		<a class="local col7 ref" href="#47cdclk_state" title='cdclk_state' data-ref="47cdclk_state" data-ref-filename="47cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="168">168</th><td>		<b>return</b>;</td></tr>
<tr><th id="169">169</th><td>	}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<b>switch</b> (<a class="local col9 ref" href="#49gcfgc" title='gcfgc' data-ref="49gcfgc" data-ref-filename="49gcfgc">gcfgc</a> &amp; <a class="macro" href="../i915_reg.h.html#344" title="(7 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_MASK">GC_DISPLAY_CLOCK_MASK</a>) {</td></tr>
<tr><th id="172">172</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#337" title="(4 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_333_320_MHZ">GC_DISPLAY_CLOCK_333_320_MHZ</a>:</td></tr>
<tr><th id="173">173</th><td>		<a class="local col7 ref" href="#47cdclk_state" title='cdclk_state' data-ref="47cdclk_state" data-ref-filename="47cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>320000</var>;</td></tr>
<tr><th id="174">174</th><td>		<b>break</b>;</td></tr>
<tr><th id="175">175</th><td>	<b>default</b>:</td></tr>
<tr><th id="176">176</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#336" title="(0 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_190_200_MHZ">GC_DISPLAY_CLOCK_190_200_MHZ</a>:</td></tr>
<tr><th id="177">177</th><td>		<a class="local col7 ref" href="#47cdclk_state" title='cdclk_state' data-ref="47cdclk_state" data-ref-filename="47cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>200000</var>;</td></tr>
<tr><th id="178">178</th><td>		<b>break</b>;</td></tr>
<tr><th id="179">179</th><td>	}</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="intel_hpll_vco" title='intel_hpll_vco' data-type='unsigned int intel_hpll_vco(struct drm_i915_private * dev_priv)' data-ref="intel_hpll_vco" data-ref-filename="intel_hpll_vco">intel_hpll_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="50dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="183">183</th><td>{</td></tr>
<tr><th id="184">184</th><td>	<em>static</em> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="51blb_vco" title='blb_vco' data-type='const unsigned int [8]' data-ref="51blb_vco" data-ref-filename="51blb_vco">blb_vco</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="185">185</th><td>		[<var>0</var>] = <var>3200000</var>,</td></tr>
<tr><th id="186">186</th><td>		[<var>1</var>] = <var>4000000</var>,</td></tr>
<tr><th id="187">187</th><td>		[<var>2</var>] = <var>5333333</var>,</td></tr>
<tr><th id="188">188</th><td>		[<var>3</var>] = <var>4800000</var>,</td></tr>
<tr><th id="189">189</th><td>		[<var>4</var>] = <var>6400000</var>,</td></tr>
<tr><th id="190">190</th><td>	};</td></tr>
<tr><th id="191">191</th><td>	<em>static</em> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="52pnv_vco" title='pnv_vco' data-type='const unsigned int [8]' data-ref="52pnv_vco" data-ref-filename="52pnv_vco">pnv_vco</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="192">192</th><td>		[<var>0</var>] = <var>3200000</var>,</td></tr>
<tr><th id="193">193</th><td>		[<var>1</var>] = <var>4000000</var>,</td></tr>
<tr><th id="194">194</th><td>		[<var>2</var>] = <var>5333333</var>,</td></tr>
<tr><th id="195">195</th><td>		[<var>3</var>] = <var>4800000</var>,</td></tr>
<tr><th id="196">196</th><td>		[<var>4</var>] = <var>2666667</var>,</td></tr>
<tr><th id="197">197</th><td>	};</td></tr>
<tr><th id="198">198</th><td>	<em>static</em> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="53cl_vco" title='cl_vco' data-type='const unsigned int [8]' data-ref="53cl_vco" data-ref-filename="53cl_vco">cl_vco</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="199">199</th><td>		[<var>0</var>] = <var>3200000</var>,</td></tr>
<tr><th id="200">200</th><td>		[<var>1</var>] = <var>4000000</var>,</td></tr>
<tr><th id="201">201</th><td>		[<var>2</var>] = <var>5333333</var>,</td></tr>
<tr><th id="202">202</th><td>		[<var>3</var>] = <var>6400000</var>,</td></tr>
<tr><th id="203">203</th><td>		[<var>4</var>] = <var>3333333</var>,</td></tr>
<tr><th id="204">204</th><td>		[<var>5</var>] = <var>3566667</var>,</td></tr>
<tr><th id="205">205</th><td>		[<var>6</var>] = <var>4266667</var>,</td></tr>
<tr><th id="206">206</th><td>	};</td></tr>
<tr><th id="207">207</th><td>	<em>static</em> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="54elk_vco" title='elk_vco' data-type='const unsigned int [8]' data-ref="54elk_vco" data-ref-filename="54elk_vco">elk_vco</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="208">208</th><td>		[<var>0</var>] = <var>3200000</var>,</td></tr>
<tr><th id="209">209</th><td>		[<var>1</var>] = <var>4000000</var>,</td></tr>
<tr><th id="210">210</th><td>		[<var>2</var>] = <var>5333333</var>,</td></tr>
<tr><th id="211">211</th><td>		[<var>3</var>] = <var>4800000</var>,</td></tr>
<tr><th id="212">212</th><td>	};</td></tr>
<tr><th id="213">213</th><td>	<em>static</em> <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="55ctg_vco" title='ctg_vco' data-type='const unsigned int [8]' data-ref="55ctg_vco" data-ref-filename="55ctg_vco">ctg_vco</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="214">214</th><td>		[<var>0</var>] = <var>3200000</var>,</td></tr>
<tr><th id="215">215</th><td>		[<var>1</var>] = <var>4000000</var>,</td></tr>
<tr><th id="216">216</th><td>		[<var>2</var>] = <var>5333333</var>,</td></tr>
<tr><th id="217">217</th><td>		[<var>3</var>] = <var>6400000</var>,</td></tr>
<tr><th id="218">218</th><td>		[<var>4</var>] = <var>2666667</var>,</td></tr>
<tr><th id="219">219</th><td>		[<var>5</var>] = <var>4266667</var>,</td></tr>
<tr><th id="220">220</th><td>	};</td></tr>
<tr><th id="221">221</th><td>	<em>const</em> <em>unsigned</em> <em>int</em> *<dfn class="local col6 decl" id="56vco_table" title='vco_table' data-type='const unsigned int *' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="57vco" title='vco' data-type='unsigned int' data-ref="57vco" data-ref-filename="57vco">vco</dfn>;</td></tr>
<tr><th id="223">223</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col8 decl" id="58tmp" title='tmp' data-type='u8' data-ref="58tmp" data-ref-filename="58tmp">tmp</dfn> = <var>0</var>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>	<i>/* FIXME other chipsets? */</i></td></tr>
<tr><th id="226">226</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2108" title="IS_PLATFORM(dev_priv, INTEL_GM45)" data-ref="_M/IS_GM45">IS_GM45</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>))</td></tr>
<tr><th id="227">227</th><td>		<a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a> = <a class="local col5 ref" href="#55ctg_vco" title='ctg_vco' data-ref="55ctg_vco" data-ref-filename="55ctg_vco">ctg_vco</a>;</td></tr>
<tr><th id="228">228</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2107" title="IS_PLATFORM(dev_priv, INTEL_G45)" data-ref="_M/IS_G45">IS_G45</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>))</td></tr>
<tr><th id="229">229</th><td>		<a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a> = <a class="local col4 ref" href="#54elk_vco" title='elk_vco' data-ref="54elk_vco" data-ref-filename="54elk_vco">elk_vco</a>;</td></tr>
<tr><th id="230">230</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2106" title="IS_PLATFORM(dev_priv, INTEL_I965GM)" data-ref="_M/IS_I965GM">IS_I965GM</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>))</td></tr>
<tr><th id="231">231</th><td>		<a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a> = <a class="local col3 ref" href="#53cl_vco" title='cl_vco' data-ref="53cl_vco" data-ref-filename="53cl_vco">cl_vco</a>;</td></tr>
<tr><th id="232">232</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>))</td></tr>
<tr><th id="233">233</th><td>		<a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a> = <a class="local col2 ref" href="#52pnv_vco" title='pnv_vco' data-ref="52pnv_vco" data-ref-filename="52pnv_vco">pnv_vco</a>;</td></tr>
<tr><th id="234">234</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2111" title="IS_PLATFORM(dev_priv, INTEL_G33)" data-ref="_M/IS_G33">IS_G33</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>))</td></tr>
<tr><th id="235">235</th><td>		<a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a> = <a class="local col1 ref" href="#51blb_vco" title='blb_vco' data-ref="51blb_vco" data-ref-filename="51blb_vco">blb_vco</a>;</td></tr>
<tr><th id="236">236</th><td>	<b>else</b></td></tr>
<tr><th id="237">237</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>	<a class="local col8 ref" href="#58tmp" title='tmp' data-ref="58tmp" data-ref-filename="58tmp">tmp</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (IS_PLATFORM(dev_priv, INTEL_PINEVIEW) || ((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile) ? ((const i915_reg_t){ .reg = (0x10000 + 0xc0f) }) : ((const i915_reg_t){ .reg = (0x10000 + 0xc38) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2095" title="((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile)" data-ref="_M/IS_MOBILE">IS_MOBILE</a>(<a class="local col0 ref" href="#50dev_priv" title='dev_priv' data-ref="50dev_priv" data-ref-filename="50dev_priv">dev_priv</a>) ?</td></tr>
<tr><th id="240">240</th><td>			<a class="macro" href="../i915_reg.h.html#3700" title="((const i915_reg_t){ .reg = (0x10000 + 0xc0f) })" data-ref="_M/HPLLVCO_MOBILE">HPLLVCO_MOBILE</a> : <a class="macro" href="../i915_reg.h.html#3699" title="((const i915_reg_t){ .reg = (0x10000 + 0xc38) })" data-ref="_M/HPLLVCO">HPLLVCO</a>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>	<a class="local col7 ref" href="#57vco" title='vco' data-ref="57vco" data-ref-filename="57vco">vco</a> = <a class="local col6 ref" href="#56vco_table" title='vco_table' data-ref="56vco_table" data-ref-filename="56vco_table">vco_table</a>[<a class="local col8 ref" href="#58tmp" title='tmp' data-ref="58tmp" data-ref-filename="58tmp">tmp</a> &amp; <var>0x7</var>];</td></tr>
<tr><th id="243">243</th><td>	<b>if</b> (<a class="local col7 ref" href="#57vco" title='vco' data-ref="57vco" data-ref-filename="57vco">vco</a> == <var>0</var>)</td></tr>
<tr><th id="244">244</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Bad HPLL VCO (HPLLVCO=0x%02x)\n&quot;, tmp)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Bad HPLL VCO (HPLLVCO=0x%02x)\n"</q>, <a class="local col8 ref" href="#58tmp" title='tmp' data-ref="58tmp" data-ref-filename="58tmp">tmp</a>);</td></tr>
<tr><th id="245">245</th><td>	<b>else</b></td></tr>
<tr><th id="246">246</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;HPLL VCO %u kHz\n&quot;, vco)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"HPLL VCO %u kHz\n"</q>, <a class="local col7 ref" href="#57vco" title='vco' data-ref="57vco" data-ref-filename="57vco">vco</a>);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>	<b>return</b> <a class="local col7 ref" href="#57vco" title='vco' data-ref="57vco" data-ref-filename="57vco">vco</a>;</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g33_get_cdclk" title='g33_get_cdclk' data-type='void g33_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="g33_get_cdclk" data-ref-filename="g33_get_cdclk">g33_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="59dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="59dev_priv" data-ref-filename="59dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="252">252</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="60cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="253">253</th><td>{</td></tr>
<tr><th id="254">254</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col1 decl" id="61pdev" title='pdev' data-type='struct pci_dev *' data-ref="61pdev" data-ref-filename="61pdev">pdev</dfn> = <a class="local col9 ref" href="#59dev_priv" title='dev_priv' data-ref="59dev_priv" data-ref-filename="59dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="255">255</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col2 decl" id="62div_3200" title='div_3200' data-type='const u8 [6]' data-ref="62div_3200" data-ref-filename="62div_3200">div_3200</dfn>[] = { <var>12</var>, <var>10</var>,  <var>8</var>,  <var>7</var>, <var>5</var>, <var>16</var> };</td></tr>
<tr><th id="256">256</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="63div_4000" title='div_4000' data-type='const u8 [6]' data-ref="63div_4000" data-ref-filename="63div_4000">div_4000</dfn>[] = { <var>14</var>, <var>12</var>, <var>10</var>,  <var>8</var>, <var>6</var>, <var>20</var> };</td></tr>
<tr><th id="257">257</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col4 decl" id="64div_4800" title='div_4800' data-type='const u8 [6]' data-ref="64div_4800" data-ref-filename="64div_4800">div_4800</dfn>[] = { <var>20</var>, <var>14</var>, <var>12</var>, <var>10</var>, <var>8</var>, <var>24</var> };</td></tr>
<tr><th id="258">258</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col5 decl" id="65div_5333" title='div_5333' data-type='const u8 [6]' data-ref="65div_5333" data-ref-filename="65div_5333">div_5333</dfn>[] = { <var>20</var>, <var>16</var>, <var>12</var>, <var>12</var>, <var>8</var>, <var>28</var> };</td></tr>
<tr><th id="259">259</th><td>	<em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> *<dfn class="local col6 decl" id="66div_table" title='div_table' data-type='const u8 *' data-ref="66div_table" data-ref-filename="66div_table">div_table</dfn>;</td></tr>
<tr><th id="260">260</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="67cdclk_sel" title='cdclk_sel' data-type='unsigned int' data-ref="67cdclk_sel" data-ref-filename="67cdclk_sel">cdclk_sel</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="68tmp" title='tmp' data-type='u16' data-ref="68tmp" data-ref-filename="68tmp">tmp</dfn> = <var>0</var>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>	<a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#intel_hpll_vco" title='intel_hpll_vco' data-use='c' data-ref="intel_hpll_vco" data-ref-filename="intel_hpll_vco">intel_hpll_vco</a>(<a class="local col9 ref" href="#59dev_priv" title='dev_priv' data-ref="59dev_priv" data-ref-filename="59dev_priv">dev_priv</a>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col1 ref" href="#61pdev" title='pdev' data-ref="61pdev" data-ref-filename="61pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col8 ref" href="#68tmp" title='tmp' data-ref="68tmp" data-ref-filename="68tmp">tmp</a>);</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<a class="local col7 ref" href="#67cdclk_sel" title='cdclk_sel' data-ref="67cdclk_sel" data-ref-filename="67cdclk_sel">cdclk_sel</a> = (<a class="local col8 ref" href="#68tmp" title='tmp' data-ref="68tmp" data-ref-filename="68tmp">tmp</a> &gt;&gt; <var>4</var>) &amp; <var>0x7</var>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>	<b>if</b> (<a class="local col7 ref" href="#67cdclk_sel" title='cdclk_sel' data-ref="67cdclk_sel" data-ref-filename="67cdclk_sel">cdclk_sel</a> &gt;= <a class="macro" href="../../../../../include/linux/kernel.h.html#47" title="(sizeof(div_3200) / sizeof((div_3200)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((div_3200)), typeof(&amp;(div_3200)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="local col2 ref" href="#62div_3200" title='div_3200' data-ref="62div_3200" data-ref-filename="62div_3200">div_3200</a>))</td></tr>
<tr><th id="270">270</th><td>		<b>goto</b> <a class="lbl" href="#69fail" data-ref="69fail" data-ref-filename="69fail">fail</a>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<b>switch</b> (<a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>) {</td></tr>
<tr><th id="273">273</th><td>	<b>case</b> <var>3200000</var>:</td></tr>
<tr><th id="274">274</th><td>		<a class="local col6 ref" href="#66div_table" title='div_table' data-ref="66div_table" data-ref-filename="66div_table">div_table</a> = <a class="local col2 ref" href="#62div_3200" title='div_3200' data-ref="62div_3200" data-ref-filename="62div_3200">div_3200</a>;</td></tr>
<tr><th id="275">275</th><td>		<b>break</b>;</td></tr>
<tr><th id="276">276</th><td>	<b>case</b> <var>4000000</var>:</td></tr>
<tr><th id="277">277</th><td>		<a class="local col6 ref" href="#66div_table" title='div_table' data-ref="66div_table" data-ref-filename="66div_table">div_table</a> = <a class="local col3 ref" href="#63div_4000" title='div_4000' data-ref="63div_4000" data-ref-filename="63div_4000">div_4000</a>;</td></tr>
<tr><th id="278">278</th><td>		<b>break</b>;</td></tr>
<tr><th id="279">279</th><td>	<b>case</b> <var>4800000</var>:</td></tr>
<tr><th id="280">280</th><td>		<a class="local col6 ref" href="#66div_table" title='div_table' data-ref="66div_table" data-ref-filename="66div_table">div_table</a> = <a class="local col4 ref" href="#64div_4800" title='div_4800' data-ref="64div_4800" data-ref-filename="64div_4800">div_4800</a>;</td></tr>
<tr><th id="281">281</th><td>		<b>break</b>;</td></tr>
<tr><th id="282">282</th><td>	<b>case</b> <var>5333333</var>:</td></tr>
<tr><th id="283">283</th><td>		<a class="local col6 ref" href="#66div_table" title='div_table' data-ref="66div_table" data-ref-filename="66div_table">div_table</a> = <a class="local col5 ref" href="#65div_5333" title='div_5333' data-ref="65div_5333" data-ref-filename="65div_5333">div_5333</a>;</td></tr>
<tr><th id="284">284</th><td>		<b>break</b>;</td></tr>
<tr><th id="285">285</th><td>	<b>default</b>:</td></tr>
<tr><th id="286">286</th><td>		<b>goto</b> <a class="lbl" href="#69fail" data-ref="69fail" data-ref-filename="69fail">fail</a>;</td></tr>
<tr><th id="287">287</th><td>	}</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk_state-&gt;vco) __x = cdclk_state-&gt;vco; typeof(div_table[cdclk_sel]) __d = div_table[cdclk_sel]; (((typeof(cdclk_state-&gt;vco))-1) &gt; 0 || ((typeof(div_table[cdclk_sel]))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>,</td></tr>
<tr><th id="290">290</th><td>					       <a class="local col6 ref" href="#66div_table" title='div_table' data-ref="66div_table" data-ref-filename="66div_table">div_table</a>[<a class="local col7 ref" href="#67cdclk_sel" title='cdclk_sel' data-ref="67cdclk_sel" data-ref-filename="67cdclk_sel">cdclk_sel</a>]);</td></tr>
<tr><th id="291">291</th><td>	<b>return</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><dfn class="lbl" id="69fail" data-ref="69fail" data-ref-filename="69fail">fail</dfn>:</td></tr>
<tr><th id="294">294</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n&quot;, cdclk_state-&gt;vco, tmp)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"</q>,</td></tr>
<tr><th id="295">295</th><td>		  <a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>, <a class="local col8 ref" href="#68tmp" title='tmp' data-ref="68tmp" data-ref-filename="68tmp">tmp</a>);</td></tr>
<tr><th id="296">296</th><td>	<a class="local col0 ref" href="#60cdclk_state" title='cdclk_state' data-ref="60cdclk_state" data-ref-filename="60cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>190476</var>;</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="pnv_get_cdclk" title='pnv_get_cdclk' data-type='void pnv_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="pnv_get_cdclk" data-ref-filename="pnv_get_cdclk">pnv_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="70dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="70dev_priv" data-ref-filename="70dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="300">300</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="71cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="301">301</th><td>{</td></tr>
<tr><th id="302">302</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col2 decl" id="72pdev" title='pdev' data-type='struct pci_dev *' data-ref="72pdev" data-ref-filename="72pdev">pdev</dfn> = <a class="local col0 ref" href="#70dev_priv" title='dev_priv' data-ref="70dev_priv" data-ref-filename="70dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col3 decl" id="73gcfgc" title='gcfgc' data-type='u16' data-ref="73gcfgc" data-ref-filename="73gcfgc">gcfgc</dfn> = <var>0</var>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col2 ref" href="#72pdev" title='pdev' data-ref="72pdev" data-ref-filename="72pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col3 ref" href="#73gcfgc" title='gcfgc' data-ref="73gcfgc" data-ref-filename="73gcfgc">gcfgc</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<b>switch</b> (<a class="local col3 ref" href="#73gcfgc" title='gcfgc' data-ref="73gcfgc" data-ref-filename="73gcfgc">gcfgc</a> &amp; <a class="macro" href="../i915_reg.h.html#344" title="(7 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_MASK">GC_DISPLAY_CLOCK_MASK</a>) {</td></tr>
<tr><th id="308">308</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#338" title="(0 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_267_MHZ_PNV">GC_DISPLAY_CLOCK_267_MHZ_PNV</a>:</td></tr>
<tr><th id="309">309</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>266667</var>;</td></tr>
<tr><th id="310">310</th><td>		<b>break</b>;</td></tr>
<tr><th id="311">311</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#339" title="(1 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_333_MHZ_PNV">GC_DISPLAY_CLOCK_333_MHZ_PNV</a>:</td></tr>
<tr><th id="312">312</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>333333</var>;</td></tr>
<tr><th id="313">313</th><td>		<b>break</b>;</td></tr>
<tr><th id="314">314</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#340" title="(2 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_444_MHZ_PNV">GC_DISPLAY_CLOCK_444_MHZ_PNV</a>:</td></tr>
<tr><th id="315">315</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>444444</var>;</td></tr>
<tr><th id="316">316</th><td>		<b>break</b>;</td></tr>
<tr><th id="317">317</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#341" title="(5 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_200_MHZ_PNV">GC_DISPLAY_CLOCK_200_MHZ_PNV</a>:</td></tr>
<tr><th id="318">318</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>200000</var>;</td></tr>
<tr><th id="319">319</th><td>		<b>break</b>;</td></tr>
<tr><th id="320">320</th><td>	<b>default</b>:</td></tr>
<tr><th id="321">321</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Unknown pnv display core clock 0x%04x\n&quot;, gcfgc)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Unknown pnv display core clock 0x%04x\n"</q>, <a class="local col3 ref" href="#73gcfgc" title='gcfgc' data-ref="73gcfgc" data-ref-filename="73gcfgc">gcfgc</a>);</td></tr>
<tr><th id="322">322</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="323">323</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#342" title="(6 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_133_MHZ_PNV">GC_DISPLAY_CLOCK_133_MHZ_PNV</a>:</td></tr>
<tr><th id="324">324</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>133333</var>;</td></tr>
<tr><th id="325">325</th><td>		<b>break</b>;</td></tr>
<tr><th id="326">326</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#343" title="(7 &lt;&lt; 4)" data-ref="_M/GC_DISPLAY_CLOCK_167_MHZ_PNV">GC_DISPLAY_CLOCK_167_MHZ_PNV</a>:</td></tr>
<tr><th id="327">327</th><td>		<a class="local col1 ref" href="#71cdclk_state" title='cdclk_state' data-ref="71cdclk_state" data-ref-filename="71cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>166667</var>;</td></tr>
<tr><th id="328">328</th><td>		<b>break</b>;</td></tr>
<tr><th id="329">329</th><td>	}</td></tr>
<tr><th id="330">330</th><td>}</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i965gm_get_cdclk" title='i965gm_get_cdclk' data-type='void i965gm_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="i965gm_get_cdclk" data-ref-filename="i965gm_get_cdclk">i965gm_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="74dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="74dev_priv" data-ref-filename="74dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="333">333</th><td>			     <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="75cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="334">334</th><td>{</td></tr>
<tr><th id="335">335</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col6 decl" id="76pdev" title='pdev' data-type='struct pci_dev *' data-ref="76pdev" data-ref-filename="76pdev">pdev</dfn> = <a class="local col4 ref" href="#74dev_priv" title='dev_priv' data-ref="74dev_priv" data-ref-filename="74dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="336">336</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="77div_3200" title='div_3200' data-type='const u8 [3]' data-ref="77div_3200" data-ref-filename="77div_3200">div_3200</dfn>[] = { <var>16</var>, <var>10</var>,  <var>8</var> };</td></tr>
<tr><th id="337">337</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col8 decl" id="78div_4000" title='div_4000' data-type='const u8 [3]' data-ref="78div_4000" data-ref-filename="78div_4000">div_4000</dfn>[] = { <var>20</var>, <var>12</var>, <var>10</var> };</td></tr>
<tr><th id="338">338</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col9 decl" id="79div_5333" title='div_5333' data-type='const u8 [3]' data-ref="79div_5333" data-ref-filename="79div_5333">div_5333</dfn>[] = { <var>24</var>, <var>16</var>, <var>14</var> };</td></tr>
<tr><th id="339">339</th><td>	<em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> *<dfn class="local col0 decl" id="80div_table" title='div_table' data-type='const u8 *' data-ref="80div_table" data-ref-filename="80div_table">div_table</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="81cdclk_sel" title='cdclk_sel' data-type='unsigned int' data-ref="81cdclk_sel" data-ref-filename="81cdclk_sel">cdclk_sel</dfn>;</td></tr>
<tr><th id="341">341</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col2 decl" id="82tmp" title='tmp' data-type='u16' data-ref="82tmp" data-ref-filename="82tmp">tmp</dfn> = <var>0</var>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>	<a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#intel_hpll_vco" title='intel_hpll_vco' data-use='c' data-ref="intel_hpll_vco" data-ref-filename="intel_hpll_vco">intel_hpll_vco</a>(<a class="local col4 ref" href="#74dev_priv" title='dev_priv' data-ref="74dev_priv" data-ref-filename="74dev_priv">dev_priv</a>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col6 ref" href="#76pdev" title='pdev' data-ref="76pdev" data-ref-filename="76pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col2 ref" href="#82tmp" title='tmp' data-ref="82tmp" data-ref-filename="82tmp">tmp</a>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>	<a class="local col1 ref" href="#81cdclk_sel" title='cdclk_sel' data-ref="81cdclk_sel" data-ref-filename="81cdclk_sel">cdclk_sel</a> = ((<a class="local col2 ref" href="#82tmp" title='tmp' data-ref="82tmp" data-ref-filename="82tmp">tmp</a> &gt;&gt; <var>8</var>) &amp; <var>0x1f</var>) - <var>1</var>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<b>if</b> (<a class="local col1 ref" href="#81cdclk_sel" title='cdclk_sel' data-ref="81cdclk_sel" data-ref-filename="81cdclk_sel">cdclk_sel</a> &gt;= <a class="macro" href="../../../../../include/linux/kernel.h.html#47" title="(sizeof(div_3200) / sizeof((div_3200)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((div_3200)), typeof(&amp;(div_3200)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="local col7 ref" href="#77div_3200" title='div_3200' data-ref="77div_3200" data-ref-filename="77div_3200">div_3200</a>))</td></tr>
<tr><th id="350">350</th><td>		<b>goto</b> <a class="lbl" href="#83fail" data-ref="83fail" data-ref-filename="83fail">fail</a>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>	<b>switch</b> (<a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>) {</td></tr>
<tr><th id="353">353</th><td>	<b>case</b> <var>3200000</var>:</td></tr>
<tr><th id="354">354</th><td>		<a class="local col0 ref" href="#80div_table" title='div_table' data-ref="80div_table" data-ref-filename="80div_table">div_table</a> = <a class="local col7 ref" href="#77div_3200" title='div_3200' data-ref="77div_3200" data-ref-filename="77div_3200">div_3200</a>;</td></tr>
<tr><th id="355">355</th><td>		<b>break</b>;</td></tr>
<tr><th id="356">356</th><td>	<b>case</b> <var>4000000</var>:</td></tr>
<tr><th id="357">357</th><td>		<a class="local col0 ref" href="#80div_table" title='div_table' data-ref="80div_table" data-ref-filename="80div_table">div_table</a> = <a class="local col8 ref" href="#78div_4000" title='div_4000' data-ref="78div_4000" data-ref-filename="78div_4000">div_4000</a>;</td></tr>
<tr><th id="358">358</th><td>		<b>break</b>;</td></tr>
<tr><th id="359">359</th><td>	<b>case</b> <var>5333333</var>:</td></tr>
<tr><th id="360">360</th><td>		<a class="local col0 ref" href="#80div_table" title='div_table' data-ref="80div_table" data-ref-filename="80div_table">div_table</a> = <a class="local col9 ref" href="#79div_5333" title='div_5333' data-ref="79div_5333" data-ref-filename="79div_5333">div_5333</a>;</td></tr>
<tr><th id="361">361</th><td>		<b>break</b>;</td></tr>
<tr><th id="362">362</th><td>	<b>default</b>:</td></tr>
<tr><th id="363">363</th><td>		<b>goto</b> <a class="lbl" href="#83fail" data-ref="83fail" data-ref-filename="83fail">fail</a>;</td></tr>
<tr><th id="364">364</th><td>	}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>	<a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk_state-&gt;vco) __x = cdclk_state-&gt;vco; typeof(div_table[cdclk_sel]) __d = div_table[cdclk_sel]; (((typeof(cdclk_state-&gt;vco))-1) &gt; 0 || ((typeof(div_table[cdclk_sel]))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>,</td></tr>
<tr><th id="367">367</th><td>					       <a class="local col0 ref" href="#80div_table" title='div_table' data-ref="80div_table" data-ref-filename="80div_table">div_table</a>[<a class="local col1 ref" href="#81cdclk_sel" title='cdclk_sel' data-ref="81cdclk_sel" data-ref-filename="81cdclk_sel">cdclk_sel</a>]);</td></tr>
<tr><th id="368">368</th><td>	<b>return</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><dfn class="lbl" id="83fail" data-ref="83fail" data-ref-filename="83fail">fail</dfn>:</td></tr>
<tr><th id="371">371</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n&quot;, cdclk_state-&gt;vco, tmp)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"</q>,</td></tr>
<tr><th id="372">372</th><td>		  <a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>, <a class="local col2 ref" href="#82tmp" title='tmp' data-ref="82tmp" data-ref-filename="82tmp">tmp</a>);</td></tr>
<tr><th id="373">373</th><td>	<a class="local col5 ref" href="#75cdclk_state" title='cdclk_state' data-ref="75cdclk_state" data-ref-filename="75cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>200000</var>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gm45_get_cdclk" title='gm45_get_cdclk' data-type='void gm45_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="gm45_get_cdclk" data-ref-filename="gm45_get_cdclk">gm45_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="84dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="84dev_priv" data-ref-filename="84dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="377">377</th><td>			   <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="85cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="378">378</th><td>{</td></tr>
<tr><th id="379">379</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a> *<dfn class="local col6 decl" id="86pdev" title='pdev' data-type='struct pci_dev *' data-ref="86pdev" data-ref-filename="86pdev">pdev</dfn> = <a class="local col4 ref" href="#84dev_priv" title='dev_priv' data-ref="84dev_priv" data-ref-filename="84dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>;</td></tr>
<tr><th id="380">380</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="87cdclk_sel" title='cdclk_sel' data-type='unsigned int' data-ref="87cdclk_sel" data-ref-filename="87cdclk_sel">cdclk_sel</dfn>;</td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="88tmp" title='tmp' data-type='u16' data-ref="88tmp" data-ref-filename="88tmp">tmp</dfn> = <var>0</var>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>	<a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#intel_hpll_vco" title='intel_hpll_vco' data-use='c' data-ref="intel_hpll_vco" data-ref-filename="intel_hpll_vco">intel_hpll_vco</a>(<a class="local col4 ref" href="#84dev_priv" title='dev_priv' data-ref="84dev_priv" data-ref-filename="84dev_priv">dev_priv</a>);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	<a class="ref fn" href="../../../../../include/linux/pci.h.html#pci_read_config_word" title='pci_read_config_word' data-ref="pci_read_config_word" data-ref-filename="pci_read_config_word">pci_read_config_word</a>(<a class="local col6 ref" href="#86pdev" title='pdev' data-ref="86pdev" data-ref-filename="86pdev">pdev</a>, <a class="macro" href="../i915_reg.h.html#334" title="0xf0" data-ref="_M/GCFGC">GCFGC</a>, &amp;<a class="local col8 ref" href="#88tmp" title='tmp' data-ref="88tmp" data-ref-filename="88tmp">tmp</a>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>	<a class="local col7 ref" href="#87cdclk_sel" title='cdclk_sel' data-ref="87cdclk_sel" data-ref-filename="87cdclk_sel">cdclk_sel</a> = (<a class="local col8 ref" href="#88tmp" title='tmp' data-ref="88tmp" data-ref-filename="88tmp">tmp</a> &gt;&gt; <var>12</var>) &amp; <var>0x1</var>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>	<b>switch</b> (<a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>) {</td></tr>
<tr><th id="390">390</th><td>	<b>case</b> <var>2666667</var>:</td></tr>
<tr><th id="391">391</th><td>	<b>case</b> <var>4000000</var>:</td></tr>
<tr><th id="392">392</th><td>	<b>case</b> <var>5333333</var>:</td></tr>
<tr><th id="393">393</th><td>		<a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col7 ref" href="#87cdclk_sel" title='cdclk_sel' data-ref="87cdclk_sel" data-ref-filename="87cdclk_sel">cdclk_sel</a> ? <var>333333</var> : <var>222222</var>;</td></tr>
<tr><th id="394">394</th><td>		<b>break</b>;</td></tr>
<tr><th id="395">395</th><td>	<b>case</b> <var>3200000</var>:</td></tr>
<tr><th id="396">396</th><td>		<a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col7 ref" href="#87cdclk_sel" title='cdclk_sel' data-ref="87cdclk_sel" data-ref-filename="87cdclk_sel">cdclk_sel</a> ? <var>320000</var> : <var>228571</var>;</td></tr>
<tr><th id="397">397</th><td>		<b>break</b>;</td></tr>
<tr><th id="398">398</th><td>	<b>default</b>:</td></tr>
<tr><th id="399">399</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n&quot;, cdclk_state-&gt;vco, tmp)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"</q>,</td></tr>
<tr><th id="400">400</th><td>			  <a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>, <a class="local col8 ref" href="#88tmp" title='tmp' data-ref="88tmp" data-ref-filename="88tmp">tmp</a>);</td></tr>
<tr><th id="401">401</th><td>		<a class="local col5 ref" href="#85cdclk_state" title='cdclk_state' data-ref="85cdclk_state" data-ref-filename="85cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>222222</var>;</td></tr>
<tr><th id="402">402</th><td>		<b>break</b>;</td></tr>
<tr><th id="403">403</th><td>	}</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="hsw_get_cdclk" title='hsw_get_cdclk' data-type='void hsw_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="hsw_get_cdclk" data-ref-filename="hsw_get_cdclk">hsw_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="89dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="89dev_priv" data-ref-filename="89dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="407">407</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="90cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="408">408</th><td>{</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="91lcpll" title='lcpll' data-type='u32' data-ref="91lcpll" data-ref-filename="91lcpll">lcpll</dfn> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>);</td></tr>
<tr><th id="410">410</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="92freq" title='freq' data-type='u32' data-ref="92freq" data-ref-filename="92freq">freq</dfn> = <a class="local col1 ref" href="#91lcpll" title='lcpll' data-ref="91lcpll" data-ref-filename="91lcpll">lcpll</a> &amp; <a class="macro" href="../i915_reg.h.html#9572" title="(3 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_MASK">LCPLL_CLK_FREQ_MASK</a>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>	<b>if</b> (<a class="local col1 ref" href="#91lcpll" title='lcpll' data-ref="91lcpll" data-ref-filename="91lcpll">lcpll</a> &amp; <a class="macro" href="../i915_reg.h.html#9581" title="(1 &lt;&lt; 21)" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</a>)</td></tr>
<tr><th id="413">413</th><td>		<a class="local col0 ref" href="#90cdclk_state" title='cdclk_state' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>800000</var>;</td></tr>
<tr><th id="414">414</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42014) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7515" title="((const i915_reg_t){ .reg = (0x42014) })" data-ref="_M/FUSE_STRAP">FUSE_STRAP</a>) &amp; <a class="macro" href="../i915_reg.h.html#7522" title="(1 &lt;&lt; 24)" data-ref="_M/HSW_CDCLK_LIMIT">HSW_CDCLK_LIMIT</a>)</td></tr>
<tr><th id="415">415</th><td>		<a class="local col0 ref" href="#90cdclk_state" title='cdclk_state' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="416">416</th><td>	<b>else</b> <b>if</b> (<a class="local col2 ref" href="#92freq" title='freq' data-ref="92freq" data-ref-filename="92freq">freq</a> == <a class="macro" href="../i915_reg.h.html#9573" title="(0 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_450">LCPLL_CLK_FREQ_450</a>)</td></tr>
<tr><th id="417">417</th><td>		<a class="local col0 ref" href="#90cdclk_state" title='cdclk_state' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="418">418</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2138" title="IS_SUBPLATFORM(dev_priv, INTEL_HASWELL, (0))" data-ref="_M/IS_HSW_ULT">IS_HSW_ULT</a>(<a class="local col9 ref" href="#89dev_priv" title='dev_priv' data-ref="89dev_priv" data-ref-filename="89dev_priv">dev_priv</a>))</td></tr>
<tr><th id="419">419</th><td>		<a class="local col0 ref" href="#90cdclk_state" title='cdclk_state' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>337500</var>;</td></tr>
<tr><th id="420">420</th><td>	<b>else</b></td></tr>
<tr><th id="421">421</th><td>		<a class="local col0 ref" href="#90cdclk_state" title='cdclk_state' data-ref="90cdclk_state" data-ref-filename="90cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>540000</var>;</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_calc_cdclk" title='vlv_calc_cdclk' data-type='int vlv_calc_cdclk(struct drm_i915_private * dev_priv, int min_cdclk)' data-ref="vlv_calc_cdclk" data-ref-filename="vlv_calc_cdclk">vlv_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="93dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="93dev_priv" data-ref-filename="93dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col4 decl" id="94min_cdclk" title='min_cdclk' data-type='int' data-ref="94min_cdclk" data-ref-filename="94min_cdclk">min_cdclk</dfn>)</td></tr>
<tr><th id="425">425</th><td>{</td></tr>
<tr><th id="426">426</th><td>	<em>int</em> <dfn class="local col5 decl" id="95freq_320" title='freq_320' data-type='int' data-ref="95freq_320" data-ref-filename="95freq_320">freq_320</dfn> = (<a class="local col3 ref" href="#93dev_priv" title='dev_priv' data-ref="93dev_priv" data-ref-filename="93dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::hpll_freq" title='drm_i915_private::hpll_freq' data-ref="drm_i915_private::hpll_freq" data-ref-filename="drm_i915_private..hpll_freq">hpll_freq</a> &lt;&lt;  <var>1</var>) % <var>320000</var> != <var>0</var> ?</td></tr>
<tr><th id="427">427</th><td>		<var>333333</var> : <var>320000</var>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	<i>/*</i></td></tr>
<tr><th id="430">430</th><td><i>	 * We seem to get an unstable or solid color picture at 200MHz.</i></td></tr>
<tr><th id="431">431</th><td><i>	 * Not sure what's wrong. For now use 200MHz only when all pipes</i></td></tr>
<tr><th id="432">432</th><td><i>	 * are off.</i></td></tr>
<tr><th id="433">433</th><td><i>	 */</i></td></tr>
<tr><th id="434">434</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col3 ref" href="#93dev_priv" title='dev_priv' data-ref="93dev_priv" data-ref-filename="93dev_priv">dev_priv</a>) &amp;&amp; <a class="local col4 ref" href="#94min_cdclk" title='min_cdclk' data-ref="94min_cdclk" data-ref-filename="94min_cdclk">min_cdclk</a> &gt; <a class="local col5 ref" href="#95freq_320" title='freq_320' data-ref="95freq_320" data-ref-filename="95freq_320">freq_320</a>)</td></tr>
<tr><th id="435">435</th><td>		<b>return</b> <var>400000</var>;</td></tr>
<tr><th id="436">436</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#94min_cdclk" title='min_cdclk' data-ref="94min_cdclk" data-ref-filename="94min_cdclk">min_cdclk</a> &gt; <var>266667</var>)</td></tr>
<tr><th id="437">437</th><td>		<b>return</b> <a class="local col5 ref" href="#95freq_320" title='freq_320' data-ref="95freq_320" data-ref-filename="95freq_320">freq_320</a>;</td></tr>
<tr><th id="438">438</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#94min_cdclk" title='min_cdclk' data-ref="94min_cdclk" data-ref-filename="94min_cdclk">min_cdclk</a> &gt; <var>0</var>)</td></tr>
<tr><th id="439">439</th><td>		<b>return</b> <var>266667</var>;</td></tr>
<tr><th id="440">440</th><td>	<b>else</b></td></tr>
<tr><th id="441">441</th><td>		<b>return</b> <var>200000</var>;</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="vlv_calc_voltage_level" title='vlv_calc_voltage_level' data-type='u8 vlv_calc_voltage_level(struct drm_i915_private * dev_priv, int cdclk)' data-ref="vlv_calc_voltage_level" data-ref-filename="vlv_calc_voltage_level">vlv_calc_voltage_level</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="96dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="96dev_priv" data-ref-filename="96dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col7 decl" id="97cdclk" title='cdclk' data-type='int' data-ref="97cdclk" data-ref-filename="97cdclk">cdclk</dfn>)</td></tr>
<tr><th id="445">445</th><td>{</td></tr>
<tr><th id="446">446</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#96dev_priv" title='dev_priv' data-ref="96dev_priv" data-ref-filename="96dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="447">447</th><td>		<b>if</b> (<a class="local col7 ref" href="#97cdclk" title='cdclk' data-ref="97cdclk" data-ref-filename="97cdclk">cdclk</a> &gt;= <var>320000</var>) <i>/* jump to highest voltage for 400MHz too */</i></td></tr>
<tr><th id="448">448</th><td>			<b>return</b> <var>2</var>;</td></tr>
<tr><th id="449">449</th><td>		<b>else</b> <b>if</b> (<a class="local col7 ref" href="#97cdclk" title='cdclk' data-ref="97cdclk" data-ref-filename="97cdclk">cdclk</a> &gt;= <var>266667</var>)</td></tr>
<tr><th id="450">450</th><td>			<b>return</b> <var>1</var>;</td></tr>
<tr><th id="451">451</th><td>		<b>else</b></td></tr>
<tr><th id="452">452</th><td>			<b>return</b> <var>0</var>;</td></tr>
<tr><th id="453">453</th><td>	} <b>else</b> {</td></tr>
<tr><th id="454">454</th><td>		<i>/*</i></td></tr>
<tr><th id="455">455</th><td><i>		 * Specs are full of misinformation, but testing on actual</i></td></tr>
<tr><th id="456">456</th><td><i>		 * hardware has shown that we just need to write the desired</i></td></tr>
<tr><th id="457">457</th><td><i>		 * CCK divider into the Punit register.</i></td></tr>
<tr><th id="458">458</th><td><i>		 */</i></td></tr>
<tr><th id="459">459</th><td>		<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(dev_priv-&gt;hpll_freq &lt;&lt; 1) __x = dev_priv-&gt;hpll_freq &lt;&lt; 1; typeof(cdclk) __d = cdclk; (((typeof(dev_priv-&gt;hpll_freq &lt;&lt; 1))-1) &gt; 0 || ((typeof(cdclk))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col6 ref" href="#96dev_priv" title='dev_priv' data-ref="96dev_priv" data-ref-filename="96dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::hpll_freq" title='drm_i915_private::hpll_freq' data-ref="drm_i915_private::hpll_freq" data-ref-filename="drm_i915_private..hpll_freq">hpll_freq</a> &lt;&lt; <var>1</var>, <a class="local col7 ref" href="#97cdclk" title='cdclk' data-ref="97cdclk" data-ref-filename="97cdclk">cdclk</a>) - <var>1</var>;</td></tr>
<tr><th id="460">460</th><td>	}</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_get_cdclk" title='vlv_get_cdclk' data-type='void vlv_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="vlv_get_cdclk" data-ref-filename="vlv_get_cdclk">vlv_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="98dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="464">464</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="99cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="465">465</th><td>{</td></tr>
<tr><th id="466">466</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="100val" title='val' data-type='u32' data-ref="100val" data-ref-filename="100val">val</dfn>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_iosf_sb_get" title='vlv_iosf_sb_get' data-ref="vlv_iosf_sb_get" data-ref-filename="vlv_iosf_sb_get">vlv_iosf_sb_get</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>,</td></tr>
<tr><th id="469">469</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>) | <a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>));</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>	<a class="local col9 ref" href="#99cdclk_state" title='cdclk_state' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="ref fn" href="../intel_drv.h.html#vlv_get_hpll_vco" title='vlv_get_hpll_vco' data-ref="vlv_get_hpll_vco" data-ref-filename="vlv_get_hpll_vco">vlv_get_hpll_vco</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>);</td></tr>
<tr><th id="472">472</th><td>	<a class="local col9 ref" href="#99cdclk_state" title='cdclk_state' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="ref fn" href="../intel_drv.h.html#vlv_get_cck_clock" title='vlv_get_cck_clock' data-ref="vlv_get_cck_clock" data-ref-filename="vlv_get_cck_clock">vlv_get_cck_clock</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>, <q>"cdclk"</q>,</td></tr>
<tr><th id="473">473</th><td>					       <a class="macro" href="../i915_reg.h.html#1292" title="0x6b" data-ref="_M/CCK_DISPLAY_CLOCK_CONTROL">CCK_DISPLAY_CLOCK_CONTROL</a>,</td></tr>
<tr><th id="474">474</th><td>					       <a class="local col9 ref" href="#99cdclk_state" title='cdclk_state' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>	<a class="local col0 ref" href="#100val" title='val' data-ref="100val" data-ref-filename="100val">val</a> = <a class="ref fn" href="../intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_iosf_sb_put" title='vlv_iosf_sb_put' data-ref="vlv_iosf_sb_put" data-ref-filename="vlv_iosf_sb_put">vlv_iosf_sb_put</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>,</td></tr>
<tr><th id="479">479</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>) | <a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>));</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>))</td></tr>
<tr><th id="482">482</th><td>		<a class="local col9 ref" href="#99cdclk_state" title='cdclk_state' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = (<a class="local col0 ref" href="#100val" title='val' data-ref="100val" data-ref-filename="100val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#1144" title="(0x3 &lt;&lt; 14)" data-ref="_M/DSPFREQGUAR_MASK">DSPFREQGUAR_MASK</a>) &gt;&gt;</td></tr>
<tr><th id="483">483</th><td>			<a class="macro" href="../i915_reg.h.html#1143" title="14" data-ref="_M/DSPFREQGUAR_SHIFT">DSPFREQGUAR_SHIFT</a>;</td></tr>
<tr><th id="484">484</th><td>	<b>else</b></td></tr>
<tr><th id="485">485</th><td>		<a class="local col9 ref" href="#99cdclk_state" title='cdclk_state' data-ref="99cdclk_state" data-ref-filename="99cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = (<a class="local col0 ref" href="#100val" title='val' data-ref="100val" data-ref-filename="100val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#1140" title="(0x1f &lt;&lt; 8)" data-ref="_M/DSPFREQGUAR_MASK_CHV">DSPFREQGUAR_MASK_CHV</a>) &gt;&gt;</td></tr>
<tr><th id="486">486</th><td>			<a class="macro" href="../i915_reg.h.html#1139" title="8" data-ref="_M/DSPFREQGUAR_SHIFT_CHV">DSPFREQGUAR_SHIFT_CHV</a>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_program_pfi_credits" title='vlv_program_pfi_credits' data-type='void vlv_program_pfi_credits(struct drm_i915_private * dev_priv)' data-ref="vlv_program_pfi_credits" data-ref-filename="vlv_program_pfi_credits">vlv_program_pfi_credits</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="101dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="490">490</th><td>{</td></tr>
<tr><th id="491">491</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="102credits" title='credits' data-type='unsigned int' data-ref="102credits" data-ref-filename="102credits">credits</dfn>, <dfn class="local col3 decl" id="103default_credits" title='default_credits' data-type='unsigned int' data-ref="103default_credits" data-ref-filename="103default_credits">default_credits</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>))</td></tr>
<tr><th id="494">494</th><td>		<a class="local col3 ref" href="#103default_credits" title='default_credits' data-ref="103default_credits" data-ref-filename="103default_credits">default_credits</a> = <a class="macro" href="../i915_reg.h.html#3588" title="(((12) - 8) &lt;&lt; 28)" data-ref="_M/PFI_CREDIT">PFI_CREDIT</a>(<var>12</var>);</td></tr>
<tr><th id="495">495</th><td>	<b>else</b></td></tr>
<tr><th id="496">496</th><td>		<a class="local col3 ref" href="#103default_credits" title='default_credits' data-ref="103default_credits" data-ref-filename="103default_credits">default_credits</a> = <a class="macro" href="../i915_reg.h.html#3588" title="(((8) - 8) &lt;&lt; 28)" data-ref="_M/PFI_CREDIT">PFI_CREDIT</a>(<var>8</var>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>	<b>if</b> (<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> &gt;= <a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::czclk_freq" title='drm_i915_private::czclk_freq' data-ref="drm_i915_private::czclk_freq" data-ref-filename="drm_i915_private..czclk_freq">czclk_freq</a>) {</td></tr>
<tr><th id="499">499</th><td>		<i>/* CHV suggested value is 31 or 63 */</i></td></tr>
<tr><th id="500">500</th><td>		<b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>))</td></tr>
<tr><th id="501">501</th><td>			<a class="local col2 ref" href="#102credits" title='credits' data-ref="102credits" data-ref-filename="102credits">credits</a> = <a class="macro" href="../i915_reg.h.html#3586" title="(9 &lt;&lt; 28)" data-ref="_M/PFI_CREDIT_63">PFI_CREDIT_63</a>;</td></tr>
<tr><th id="502">502</th><td>		<b>else</b></td></tr>
<tr><th id="503">503</th><td>			<a class="local col2 ref" href="#102credits" title='credits' data-ref="102credits" data-ref-filename="102credits">credits</a> = <a class="macro" href="../i915_reg.h.html#3588" title="(((15) - 8) &lt;&lt; 28)" data-ref="_M/PFI_CREDIT">PFI_CREDIT</a>(<var>15</var>);</td></tr>
<tr><th id="504">504</th><td>	} <b>else</b> {</td></tr>
<tr><th id="505">505</th><td>		<a class="local col2 ref" href="#102credits" title='credits' data-ref="102credits" data-ref-filename="102credits">credits</a> = <a class="local col3 ref" href="#103default_credits" title='default_credits' data-ref="103default_credits" data-ref-filename="103default_credits">default_credits</a>;</td></tr>
<tr><th id="506">506</th><td>	}</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>	<i>/*</i></td></tr>
<tr><th id="509">509</th><td><i>	 * WA - write default credits before re-programming</i></td></tr>
<tr><th id="510">510</th><td><i>	 * FIXME: should we also set the resend bit here?</i></td></tr>
<tr><th id="511">511</th><td><i>	 */</i></td></tr>
<tr><th id="512">512</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x650C) })), ((1 &lt;&lt; 14) | default_credits))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#3585" title="((const i915_reg_t){ .reg = (0x180000 + 0x650C) })" data-ref="_M/GCI_CONTROL">GCI_CONTROL</a>, <a class="macro" href="../i915_reg.h.html#3590" title="(1 &lt;&lt; 14)" data-ref="_M/VGA_FAST_MODE_DISABLE">VGA_FAST_MODE_DISABLE</a> |</td></tr>
<tr><th id="513">513</th><td>		   <a class="local col3 ref" href="#103default_credits" title='default_credits' data-ref="103default_credits" data-ref-filename="103default_credits">default_credits</a>);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x650C) })), ((1 &lt;&lt; 14) | credits | (1 &lt;&lt; 27)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#3585" title="((const i915_reg_t){ .reg = (0x180000 + 0x650C) })" data-ref="_M/GCI_CONTROL">GCI_CONTROL</a>, <a class="macro" href="../i915_reg.h.html#3590" title="(1 &lt;&lt; 14)" data-ref="_M/VGA_FAST_MODE_DISABLE">VGA_FAST_MODE_DISABLE</a> |</td></tr>
<tr><th id="516">516</th><td>		   <a class="local col2 ref" href="#102credits" title='credits' data-ref="102credits" data-ref-filename="102credits">credits</a> | <a class="macro" href="../i915_reg.h.html#3589" title="(1 &lt;&lt; 27)" data-ref="_M/PFI_CREDIT_RESEND">PFI_CREDIT_RESEND</a>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>	<i>/*</i></td></tr>
<tr><th id="519">519</th><td><i>	 * FIXME is this guaranteed to clear</i></td></tr>
<tr><th id="520">520</th><td><i>	 * immediately or should we poll for it?</i></td></tr>
<tr><th id="521">521</th><td><i>	 */</i></td></tr>
<tr><th id="522">522</th><td>	<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x650C) }))) &amp; (1 &lt;&lt; 27))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x650C) }))) &amp; (1 &lt;&lt; 27)&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (522), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (198)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x650C) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#3585" title="((const i915_reg_t){ .reg = (0x180000 + 0x650C) })" data-ref="_M/GCI_CONTROL">GCI_CONTROL</a>) &amp; <a class="macro" href="../i915_reg.h.html#3589" title="(1 &lt;&lt; 27)" data-ref="_M/PFI_CREDIT_RESEND">PFI_CREDIT_RESEND</a>);</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_set_cdclk" title='vlv_set_cdclk' data-type='void vlv_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="vlv_set_cdclk" data-ref-filename="vlv_set_cdclk">vlv_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="104dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="526">526</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="105cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="105cdclk_state" data-ref-filename="105cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="527">527</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col6 decl" id="106pipe" title='pipe' data-type='enum pipe' data-ref="106pipe" data-ref-filename="106pipe">pipe</dfn>)</td></tr>
<tr><th id="528">528</th><td>{</td></tr>
<tr><th id="529">529</th><td>	<em>int</em> <dfn class="local col7 decl" id="107cdclk" title='cdclk' data-type='int' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</dfn> = <a class="local col5 ref" href="#105cdclk_state" title='cdclk_state' data-ref="105cdclk_state" data-ref-filename="105cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="530">530</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="108val" title='val' data-type='u32' data-ref="108val" data-ref-filename="108val">val</dfn>, <dfn class="local col9 decl" id="109cmd" title='cmd' data-type='u32' data-ref="109cmd" data-ref-filename="109cmd">cmd</dfn> = <a class="local col5 ref" href="#105cdclk_state" title='cdclk_state' data-ref="105cdclk_state" data-ref-filename="105cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>;</td></tr>
<tr><th id="531">531</th><td>	<a class="typedef" href="../intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col0 decl" id="110wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="110wakeref" data-ref-filename="110wakeref">wakeref</dfn>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	<b>switch</b> (<a class="local col7 ref" href="#107cdclk" title='cdclk' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</a>) {</td></tr>
<tr><th id="534">534</th><td>	<b>case</b> <var>400000</var>:</td></tr>
<tr><th id="535">535</th><td>	<b>case</b> <var>333333</var>:</td></tr>
<tr><th id="536">536</th><td>	<b>case</b> <var>320000</var>:</td></tr>
<tr><th id="537">537</th><td>	<b>case</b> <var>266667</var>:</td></tr>
<tr><th id="538">538</th><td>	<b>case</b> <var>200000</var>:</td></tr>
<tr><th id="539">539</th><td>		<b>break</b>;</td></tr>
<tr><th id="540">540</th><td>	<b>default</b>:</td></tr>
<tr><th id="541">541</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (541), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (200)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col7 ref" href="#107cdclk" title='cdclk' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</a>);</td></tr>
<tr><th id="542">542</th><td>		<b>return</b>;</td></tr>
<tr><th id="543">543</th><td>	}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>	<i>/* There are cases where we can end up here with power domains</i></td></tr>
<tr><th id="546">546</th><td><i>	 * off and a CDCLK frequency other than the minimum, like when</i></td></tr>
<tr><th id="547">547</th><td><i>	 * issuing a modeset without actually changing any display after</i></td></tr>
<tr><th id="548">548</th><td><i>	 * a system suspend.  So grab the PIPE-A domain, which covers</i></td></tr>
<tr><th id="549">549</th><td><i>	 * the HW blocks needed for the following programming.</i></td></tr>
<tr><th id="550">550</th><td><i>	 */</i></td></tr>
<tr><th id="551">551</th><td>	<a class="local col0 ref" href="#110wakeref" title='wakeref' data-ref="110wakeref" data-ref-filename="110wakeref">wakeref</a> = <a class="ref fn" href="intel_display_power.h.html#intel_display_power_get" title='intel_display_power_get' data-ref="intel_display_power_get" data-ref-filename="intel_display_power_get">intel_display_power_get</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="enum" href="intel_display_power.h.html#POWER_DOMAIN_PIPE_A" title='POWER_DOMAIN_PIPE_A' data-ref="POWER_DOMAIN_PIPE_A" data-ref-filename="POWER_DOMAIN_PIPE_A">POWER_DOMAIN_PIPE_A</a>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_iosf_sb_get" title='vlv_iosf_sb_get' data-ref="vlv_iosf_sb_get" data-ref-filename="vlv_iosf_sb_get">vlv_iosf_sb_get</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>,</td></tr>
<tr><th id="554">554</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>) |</td></tr>
<tr><th id="555">555</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_BUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_BUNIT" title='VLV_IOSF_SB_BUNIT' data-ref="VLV_IOSF_SB_BUNIT" data-ref-filename="VLV_IOSF_SB_BUNIT">VLV_IOSF_SB_BUNIT</a>) |</td></tr>
<tr><th id="556">556</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>));</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>	<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> = <a class="ref fn" href="../intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>);</td></tr>
<tr><th id="559">559</th><td>	<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#1144" title="(0x3 &lt;&lt; 14)" data-ref="_M/DSPFREQGUAR_MASK">DSPFREQGUAR_MASK</a>;</td></tr>
<tr><th id="560">560</th><td>	<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> |= (<a class="local col9 ref" href="#109cmd" title='cmd' data-ref="109cmd" data-ref-filename="109cmd">cmd</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#1143" title="14" data-ref="_M/DSPFREQGUAR_SHIFT">DSPFREQGUAR_SHIFT</a>);</td></tr>
<tr><th id="561">561</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>, <a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a>);</td></tr>
<tr><th id="562">562</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((50) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((vlv_punit_read(dev_priv, 0x36) &amp; (0x3 &lt;&lt; 30)) == (cmd &lt;&lt; 30)))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>) &amp;</td></tr>
<tr><th id="563">563</th><td>		      <a class="macro" href="../i915_reg.h.html#1142" title="(0x3 &lt;&lt; 30)" data-ref="_M/DSPFREQSTAT_MASK">DSPFREQSTAT_MASK</a>) == (<a class="local col9 ref" href="#109cmd" title='cmd' data-ref="109cmd" data-ref-filename="109cmd">cmd</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#1141" title="30" data-ref="_M/DSPFREQSTAT_SHIFT">DSPFREQSTAT_SHIFT</a>),</td></tr>
<tr><th id="564">564</th><td>		     <var>50</var>)) {</td></tr>
<tr><th id="565">565</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timed out waiting for CDclk change\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timed out waiting for CDclk change\n"</q>);</td></tr>
<tr><th id="566">566</th><td>	}</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>	<b>if</b> (<a class="local col7 ref" href="#107cdclk" title='cdclk' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</a> == <var>400000</var>) {</td></tr>
<tr><th id="569">569</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="111divider" title='divider' data-type='u32' data-ref="111divider" data-ref-filename="111divider">divider</dfn>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>		<a class="local col1 ref" href="#111divider" title='divider' data-ref="111divider" data-ref-filename="111divider">divider</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(dev_priv-&gt;hpll_freq &lt;&lt; 1) __x = dev_priv-&gt;hpll_freq &lt;&lt; 1; typeof(cdclk) __d = cdclk; (((typeof(dev_priv-&gt;hpll_freq &lt;&lt; 1))-1) &gt; 0 || ((typeof(cdclk))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::hpll_freq" title='drm_i915_private::hpll_freq' data-ref="drm_i915_private::hpll_freq" data-ref-filename="drm_i915_private..hpll_freq">hpll_freq</a> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="572">572</th><td>					    <a class="local col7 ref" href="#107cdclk" title='cdclk' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</a>) - <var>1</var>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>		<i>/* adjust cdclk divider */</i></td></tr>
<tr><th id="575">575</th><td>		<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> = <a class="ref fn" href="../intel_sideband.h.html#vlv_cck_read" title='vlv_cck_read' data-ref="vlv_cck_read" data-ref-filename="vlv_cck_read">vlv_cck_read</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1292" title="0x6b" data-ref="_M/CCK_DISPLAY_CLOCK_CONTROL">CCK_DISPLAY_CLOCK_CONTROL</a>);</td></tr>
<tr><th id="576">576</th><td>		<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#1298" title="(0x1f &lt;&lt; 0)" data-ref="_M/CCK_FREQUENCY_VALUES">CCK_FREQUENCY_VALUES</a>;</td></tr>
<tr><th id="577">577</th><td>		<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> |= <a class="local col1 ref" href="#111divider" title='divider' data-ref="111divider" data-ref-filename="111divider">divider</a>;</td></tr>
<tr><th id="578">578</th><td>		<a class="ref fn" href="../intel_sideband.h.html#vlv_cck_write" title='vlv_cck_write' data-ref="vlv_cck_write" data-ref-filename="vlv_cck_write">vlv_cck_write</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1292" title="0x6b" data-ref="_M/CCK_DISPLAY_CLOCK_CONTROL">CCK_DISPLAY_CLOCK_CONTROL</a>, <a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>		<b>if</b> (<a class="macro" href="../i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((50) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((vlv_cck_read(dev_priv, 0x6b) &amp; (0x1f &lt;&lt; 8)) == (divider &lt;&lt; 8)))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="ref fn" href="../intel_sideband.h.html#vlv_cck_read" title='vlv_cck_read' data-ref="vlv_cck_read" data-ref-filename="vlv_cck_read">vlv_cck_read</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1292" title="0x6b" data-ref="_M/CCK_DISPLAY_CLOCK_CONTROL">CCK_DISPLAY_CLOCK_CONTROL</a>) &amp;</td></tr>
<tr><th id="581">581</th><td>			      <a class="macro" href="../i915_reg.h.html#1296" title="(0x1f &lt;&lt; 8)" data-ref="_M/CCK_FREQUENCY_STATUS">CCK_FREQUENCY_STATUS</a>) == (<a class="local col1 ref" href="#111divider" title='divider' data-ref="111divider" data-ref-filename="111divider">divider</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#1297" title="8" data-ref="_M/CCK_FREQUENCY_STATUS_SHIFT">CCK_FREQUENCY_STATUS_SHIFT</a>),</td></tr>
<tr><th id="582">582</th><td>			     <var>50</var>))</td></tr>
<tr><th id="583">583</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timed out waiting for CDclk change\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timed out waiting for CDclk change\n"</q>);</td></tr>
<tr><th id="584">584</th><td>	}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>	<i>/* adjust self-refresh exit latency value */</i></td></tr>
<tr><th id="587">587</th><td>	<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> = <a class="ref fn" href="../intel_sideband.h.html#vlv_bunit_read" title='vlv_bunit_read' data-ref="vlv_bunit_read" data-ref-filename="vlv_bunit_read">vlv_bunit_read</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1109" title="0x11" data-ref="_M/BUNIT_REG_BISOC">BUNIT_REG_BISOC</a>);</td></tr>
<tr><th id="588">588</th><td>	<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> &amp;= ~<var>0x7f</var>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>	<i>/*</i></td></tr>
<tr><th id="591">591</th><td><i>	 * For high bandwidth configs, we set a higher latency in the bunit</i></td></tr>
<tr><th id="592">592</th><td><i>	 * so that the core display fetch happens in time to avoid underruns.</i></td></tr>
<tr><th id="593">593</th><td><i>	 */</i></td></tr>
<tr><th id="594">594</th><td>	<b>if</b> (<a class="local col7 ref" href="#107cdclk" title='cdclk' data-ref="107cdclk" data-ref-filename="107cdclk">cdclk</a> == <var>400000</var>)</td></tr>
<tr><th id="595">595</th><td>		<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> |= <var>4500</var> / <var>250</var>; <i>/* 4.5 usec */</i></td></tr>
<tr><th id="596">596</th><td>	<b>else</b></td></tr>
<tr><th id="597">597</th><td>		<a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a> |= <var>3000</var> / <var>250</var>; <i>/* 3.0 usec */</i></td></tr>
<tr><th id="598">598</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_bunit_write" title='vlv_bunit_write' data-ref="vlv_bunit_write" data-ref-filename="vlv_bunit_write">vlv_bunit_write</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1109" title="0x11" data-ref="_M/BUNIT_REG_BISOC">BUNIT_REG_BISOC</a>, <a class="local col8 ref" href="#108val" title='val' data-ref="108val" data-ref-filename="108val">val</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_iosf_sb_put" title='vlv_iosf_sb_put' data-ref="vlv_iosf_sb_put" data-ref-filename="vlv_iosf_sb_put">vlv_iosf_sb_put</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>,</td></tr>
<tr><th id="601">601</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>) |</td></tr>
<tr><th id="602">602</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_BUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_BUNIT" title='VLV_IOSF_SB_BUNIT' data-ref="VLV_IOSF_SB_BUNIT" data-ref-filename="VLV_IOSF_SB_BUNIT">VLV_IOSF_SB_BUNIT</a>) |</td></tr>
<tr><th id="603">603</th><td>			<a class="macro" href="../../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="../intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>));</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>	<a class="tu ref fn" href="#vlv_program_pfi_credits" title='vlv_program_pfi_credits' data-use='c' data-ref="vlv_program_pfi_credits" data-ref-filename="vlv_program_pfi_credits">vlv_program_pfi_credits</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>	<a class="ref fn" href="intel_display_power.h.html#intel_display_power_put" title='intel_display_power_put' data-ref="intel_display_power_put" data-ref-filename="intel_display_power_put">intel_display_power_put</a>(<a class="local col4 ref" href="#104dev_priv" title='dev_priv' data-ref="104dev_priv" data-ref-filename="104dev_priv">dev_priv</a>, <a class="enum" href="intel_display_power.h.html#POWER_DOMAIN_PIPE_A" title='POWER_DOMAIN_PIPE_A' data-ref="POWER_DOMAIN_PIPE_A" data-ref-filename="POWER_DOMAIN_PIPE_A">POWER_DOMAIN_PIPE_A</a>, <a class="local col0 ref" href="#110wakeref" title='wakeref' data-ref="110wakeref" data-ref-filename="110wakeref">wakeref</a>);</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="chv_set_cdclk" title='chv_set_cdclk' data-type='void chv_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="chv_set_cdclk" data-ref-filename="chv_set_cdclk">chv_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="112dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="613">613</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col3 decl" id="113cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="113cdclk_state" data-ref-filename="113cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="614">614</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col4 decl" id="114pipe" title='pipe' data-type='enum pipe' data-ref="114pipe" data-ref-filename="114pipe">pipe</dfn>)</td></tr>
<tr><th id="615">615</th><td>{</td></tr>
<tr><th id="616">616</th><td>	<em>int</em> <dfn class="local col5 decl" id="115cdclk" title='cdclk' data-type='int' data-ref="115cdclk" data-ref-filename="115cdclk">cdclk</dfn> = <a class="local col3 ref" href="#113cdclk_state" title='cdclk_state' data-ref="113cdclk_state" data-ref-filename="113cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="617">617</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="116val" title='val' data-type='u32' data-ref="116val" data-ref-filename="116val">val</dfn>, <dfn class="local col7 decl" id="117cmd" title='cmd' data-type='u32' data-ref="117cmd" data-ref-filename="117cmd">cmd</dfn> = <a class="local col3 ref" href="#113cdclk_state" title='cdclk_state' data-ref="113cdclk_state" data-ref-filename="113cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>;</td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="../intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col8 decl" id="118wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="118wakeref" data-ref-filename="118wakeref">wakeref</dfn>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>	<b>switch</b> (<a class="local col5 ref" href="#115cdclk" title='cdclk' data-ref="115cdclk" data-ref-filename="115cdclk">cdclk</a>) {</td></tr>
<tr><th id="621">621</th><td>	<b>case</b> <var>333333</var>:</td></tr>
<tr><th id="622">622</th><td>	<b>case</b> <var>320000</var>:</td></tr>
<tr><th id="623">623</th><td>	<b>case</b> <var>266667</var>:</td></tr>
<tr><th id="624">624</th><td>	<b>case</b> <var>200000</var>:</td></tr>
<tr><th id="625">625</th><td>		<b>break</b>;</td></tr>
<tr><th id="626">626</th><td>	<b>default</b>:</td></tr>
<tr><th id="627">627</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (627), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (202)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col5 ref" href="#115cdclk" title='cdclk' data-ref="115cdclk" data-ref-filename="115cdclk">cdclk</a>);</td></tr>
<tr><th id="628">628</th><td>		<b>return</b>;</td></tr>
<tr><th id="629">629</th><td>	}</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>	<i>/* There are cases where we can end up here with power domains</i></td></tr>
<tr><th id="632">632</th><td><i>	 * off and a CDCLK frequency other than the minimum, like when</i></td></tr>
<tr><th id="633">633</th><td><i>	 * issuing a modeset without actually changing any display after</i></td></tr>
<tr><th id="634">634</th><td><i>	 * a system suspend.  So grab the PIPE-A domain, which covers</i></td></tr>
<tr><th id="635">635</th><td><i>	 * the HW blocks needed for the following programming.</i></td></tr>
<tr><th id="636">636</th><td><i>	 */</i></td></tr>
<tr><th id="637">637</th><td>	<a class="local col8 ref" href="#118wakeref" title='wakeref' data-ref="118wakeref" data-ref-filename="118wakeref">wakeref</a> = <a class="ref fn" href="intel_display_power.h.html#intel_display_power_get" title='intel_display_power_get' data-ref="intel_display_power_get" data-ref-filename="intel_display_power_get">intel_display_power_get</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>, <a class="enum" href="intel_display_power.h.html#POWER_DOMAIN_PIPE_A" title='POWER_DOMAIN_PIPE_A' data-ref="POWER_DOMAIN_PIPE_A" data-ref-filename="POWER_DOMAIN_PIPE_A">POWER_DOMAIN_PIPE_A</a>);</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>);</td></tr>
<tr><th id="640">640</th><td>	<a class="local col6 ref" href="#116val" title='val' data-ref="116val" data-ref-filename="116val">val</a> = <a class="ref fn" href="../intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>);</td></tr>
<tr><th id="641">641</th><td>	<a class="local col6 ref" href="#116val" title='val' data-ref="116val" data-ref-filename="116val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#1140" title="(0x1f &lt;&lt; 8)" data-ref="_M/DSPFREQGUAR_MASK_CHV">DSPFREQGUAR_MASK_CHV</a>;</td></tr>
<tr><th id="642">642</th><td>	<a class="local col6 ref" href="#116val" title='val' data-ref="116val" data-ref-filename="116val">val</a> |= (<a class="local col7 ref" href="#117cmd" title='cmd' data-ref="117cmd" data-ref-filename="117cmd">cmd</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#1139" title="8" data-ref="_M/DSPFREQGUAR_SHIFT_CHV">DSPFREQGUAR_SHIFT_CHV</a>);</td></tr>
<tr><th id="643">643</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>, <a class="local col6 ref" href="#116val" title='val' data-ref="116val" data-ref-filename="116val">val</a>);</td></tr>
<tr><th id="644">644</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((50) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((vlv_punit_read(dev_priv, 0x36) &amp; (0x1f &lt;&lt; 24)) == (cmd &lt;&lt; 24)))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>) &amp;</td></tr>
<tr><th id="645">645</th><td>		      <a class="macro" href="../i915_reg.h.html#1138" title="(0x1f &lt;&lt; 24)" data-ref="_M/DSPFREQSTAT_MASK_CHV">DSPFREQSTAT_MASK_CHV</a>) == (<a class="local col7 ref" href="#117cmd" title='cmd' data-ref="117cmd" data-ref-filename="117cmd">cmd</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#1137" title="24" data-ref="_M/DSPFREQSTAT_SHIFT_CHV">DSPFREQSTAT_SHIFT_CHV</a>),</td></tr>
<tr><th id="646">646</th><td>		     <var>50</var>)) {</td></tr>
<tr><th id="647">647</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timed out waiting for CDclk change\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timed out waiting for CDclk change\n"</q>);</td></tr>
<tr><th id="648">648</th><td>	}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>	<a class="ref fn" href="../intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>);</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>);</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>	<a class="tu ref fn" href="#vlv_program_pfi_credits" title='vlv_program_pfi_credits' data-use='c' data-ref="vlv_program_pfi_credits" data-ref-filename="vlv_program_pfi_credits">vlv_program_pfi_credits</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>);</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>	<a class="ref fn" href="intel_display_power.h.html#intel_display_power_put" title='intel_display_power_put' data-ref="intel_display_power_put" data-ref-filename="intel_display_power_put">intel_display_power_put</a>(<a class="local col2 ref" href="#112dev_priv" title='dev_priv' data-ref="112dev_priv" data-ref-filename="112dev_priv">dev_priv</a>, <a class="enum" href="intel_display_power.h.html#POWER_DOMAIN_PIPE_A" title='POWER_DOMAIN_PIPE_A' data-ref="POWER_DOMAIN_PIPE_A" data-ref-filename="POWER_DOMAIN_PIPE_A">POWER_DOMAIN_PIPE_A</a>, <a class="local col8 ref" href="#118wakeref" title='wakeref' data-ref="118wakeref" data-ref-filename="118wakeref">wakeref</a>);</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="bdw_calc_cdclk" title='bdw_calc_cdclk' data-type='int bdw_calc_cdclk(int min_cdclk)' data-ref="bdw_calc_cdclk" data-ref-filename="bdw_calc_cdclk">bdw_calc_cdclk</dfn>(<em>int</em> <dfn class="local col9 decl" id="119min_cdclk" title='min_cdclk' data-type='int' data-ref="119min_cdclk" data-ref-filename="119min_cdclk">min_cdclk</dfn>)</td></tr>
<tr><th id="660">660</th><td>{</td></tr>
<tr><th id="661">661</th><td>	<b>if</b> (<a class="local col9 ref" href="#119min_cdclk" title='min_cdclk' data-ref="119min_cdclk" data-ref-filename="119min_cdclk">min_cdclk</a> &gt; <var>540000</var>)</td></tr>
<tr><th id="662">662</th><td>		<b>return</b> <var>675000</var>;</td></tr>
<tr><th id="663">663</th><td>	<b>else</b> <b>if</b> (<a class="local col9 ref" href="#119min_cdclk" title='min_cdclk' data-ref="119min_cdclk" data-ref-filename="119min_cdclk">min_cdclk</a> &gt; <var>450000</var>)</td></tr>
<tr><th id="664">664</th><td>		<b>return</b> <var>540000</var>;</td></tr>
<tr><th id="665">665</th><td>	<b>else</b> <b>if</b> (<a class="local col9 ref" href="#119min_cdclk" title='min_cdclk' data-ref="119min_cdclk" data-ref-filename="119min_cdclk">min_cdclk</a> &gt; <var>337500</var>)</td></tr>
<tr><th id="666">666</th><td>		<b>return</b> <var>450000</var>;</td></tr>
<tr><th id="667">667</th><td>	<b>else</b></td></tr>
<tr><th id="668">668</th><td>		<b>return</b> <var>337500</var>;</td></tr>
<tr><th id="669">669</th><td>}</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="bdw_calc_voltage_level" title='bdw_calc_voltage_level' data-type='u8 bdw_calc_voltage_level(int cdclk)' data-ref="bdw_calc_voltage_level" data-ref-filename="bdw_calc_voltage_level">bdw_calc_voltage_level</dfn>(<em>int</em> <dfn class="local col0 decl" id="120cdclk" title='cdclk' data-type='int' data-ref="120cdclk" data-ref-filename="120cdclk">cdclk</dfn>)</td></tr>
<tr><th id="672">672</th><td>{</td></tr>
<tr><th id="673">673</th><td>	<b>switch</b> (<a class="local col0 ref" href="#120cdclk" title='cdclk' data-ref="120cdclk" data-ref-filename="120cdclk">cdclk</a>) {</td></tr>
<tr><th id="674">674</th><td>	<b>default</b>:</td></tr>
<tr><th id="675">675</th><td>	<b>case</b> <var>337500</var>:</td></tr>
<tr><th id="676">676</th><td>		<b>return</b> <var>2</var>;</td></tr>
<tr><th id="677">677</th><td>	<b>case</b> <var>450000</var>:</td></tr>
<tr><th id="678">678</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>	<b>case</b> <var>540000</var>:</td></tr>
<tr><th id="680">680</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="681">681</th><td>	<b>case</b> <var>675000</var>:</td></tr>
<tr><th id="682">682</th><td>		<b>return</b> <var>3</var>;</td></tr>
<tr><th id="683">683</th><td>	}</td></tr>
<tr><th id="684">684</th><td>}</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bdw_get_cdclk" title='bdw_get_cdclk' data-type='void bdw_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="bdw_get_cdclk" data-ref-filename="bdw_get_cdclk">bdw_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="121dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="121dev_priv" data-ref-filename="121dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="687">687</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col2 decl" id="122cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="688">688</th><td>{</td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="123lcpll" title='lcpll' data-type='u32' data-ref="123lcpll" data-ref-filename="123lcpll">lcpll</dfn> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>);</td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="124freq" title='freq' data-type='u32' data-ref="124freq" data-ref-filename="124freq">freq</dfn> = <a class="local col3 ref" href="#123lcpll" title='lcpll' data-ref="123lcpll" data-ref-filename="123lcpll">lcpll</a> &amp; <a class="macro" href="../i915_reg.h.html#9572" title="(3 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_MASK">LCPLL_CLK_FREQ_MASK</a>;</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>	<b>if</b> (<a class="local col3 ref" href="#123lcpll" title='lcpll' data-ref="123lcpll" data-ref-filename="123lcpll">lcpll</a> &amp; <a class="macro" href="../i915_reg.h.html#9581" title="(1 &lt;&lt; 21)" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</a>)</td></tr>
<tr><th id="693">693</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>800000</var>;</td></tr>
<tr><th id="694">694</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42014) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7515" title="((const i915_reg_t){ .reg = (0x42014) })" data-ref="_M/FUSE_STRAP">FUSE_STRAP</a>) &amp; <a class="macro" href="../i915_reg.h.html#7522" title="(1 &lt;&lt; 24)" data-ref="_M/HSW_CDCLK_LIMIT">HSW_CDCLK_LIMIT</a>)</td></tr>
<tr><th id="695">695</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="696">696</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#124freq" title='freq' data-ref="124freq" data-ref-filename="124freq">freq</a> == <a class="macro" href="../i915_reg.h.html#9573" title="(0 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_450">LCPLL_CLK_FREQ_450</a>)</td></tr>
<tr><th id="697">697</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="698">698</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#124freq" title='freq' data-ref="124freq" data-ref-filename="124freq">freq</a> == <a class="macro" href="../i915_reg.h.html#9574" title="(1 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_54O_BDW">LCPLL_CLK_FREQ_54O_BDW</a>)</td></tr>
<tr><th id="699">699</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>540000</var>;</td></tr>
<tr><th id="700">700</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#124freq" title='freq' data-ref="124freq" data-ref-filename="124freq">freq</a> == <a class="macro" href="../i915_reg.h.html#9575" title="(2 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_337_5_BDW">LCPLL_CLK_FREQ_337_5_BDW</a>)</td></tr>
<tr><th id="701">701</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>337500</var>;</td></tr>
<tr><th id="702">702</th><td>	<b>else</b></td></tr>
<tr><th id="703">703</th><td>		<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>675000</var>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>	<i>/*</i></td></tr>
<tr><th id="706">706</th><td><i>	 * Can't read this out :( Let's assume it's</i></td></tr>
<tr><th id="707">707</th><td><i>	 * at least what the CDCLK frequency requires.</i></td></tr>
<tr><th id="708">708</th><td><i>	 */</i></td></tr>
<tr><th id="709">709</th><td>	<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="710">710</th><td>		<a class="tu ref fn" href="#bdw_calc_voltage_level" title='bdw_calc_voltage_level' data-use='c' data-ref="bdw_calc_voltage_level" data-ref-filename="bdw_calc_voltage_level">bdw_calc_voltage_level</a>(<a class="local col2 ref" href="#122cdclk_state" title='cdclk_state' data-ref="122cdclk_state" data-ref-filename="122cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bdw_set_cdclk" title='bdw_set_cdclk' data-type='void bdw_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="bdw_set_cdclk" data-ref-filename="bdw_set_cdclk">bdw_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="125dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="125dev_priv" data-ref-filename="125dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="714">714</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col6 decl" id="126cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="126cdclk_state" data-ref-filename="126cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="715">715</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col7 decl" id="127pipe" title='pipe' data-type='enum pipe' data-ref="127pipe" data-ref-filename="127pipe">pipe</dfn>)</td></tr>
<tr><th id="716">716</th><td>{</td></tr>
<tr><th id="717">717</th><td>	<em>int</em> <dfn class="local col8 decl" id="128cdclk" title='cdclk' data-type='int' data-ref="128cdclk" data-ref-filename="128cdclk">cdclk</dfn> = <a class="local col6 ref" href="#126cdclk_state" title='cdclk_state' data-ref="126cdclk_state" data-ref-filename="126cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="718">718</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="129val" title='val' data-type='u32' data-ref="129val" data-ref-filename="129val">val</dfn>;</td></tr>
<tr><th id="719">719</th><td>	<em>int</em> <dfn class="local col0 decl" id="130ret" title='ret' data-type='int' data-ref="130ret" data-ref-filename="130ret">ret</dfn>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>	<b>if</b> (<a class="macro" href="../../../../../include/asm-generic/bug.h.html#132" title="({ int __ret_warn_on = !!((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) }))) &amp; ((1 &lt;&lt; 31) | (1 &lt;&lt; 30) | (1 &lt;&lt; 25) | (1 &lt;&lt; 24) | (1 &lt;&lt; 23) | (1 &lt;&lt; 22) | (1 &lt;&lt; 21))) != (1 &lt;&lt; 30)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;trying to change cdclk frequency with cdclk not enabled\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (726), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (204)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN">WARN</a>((<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>) &amp;</td></tr>
<tr><th id="722">722</th><td>		  (<a class="macro" href="../i915_reg.h.html#9566" title="(1 &lt;&lt; 31)" data-ref="_M/LCPLL_PLL_DISABLE">LCPLL_PLL_DISABLE</a> | <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a> |</td></tr>
<tr><th id="723">723</th><td>		   <a class="macro" href="../i915_reg.h.html#9577" title="(1 &lt;&lt; 25)" data-ref="_M/LCPLL_CD_CLOCK_DISABLE">LCPLL_CD_CLOCK_DISABLE</a> | <a class="macro" href="../i915_reg.h.html#9578" title="(1 &lt;&lt; 24)" data-ref="_M/LCPLL_ROOT_CD_CLOCK_DISABLE">LCPLL_ROOT_CD_CLOCK_DISABLE</a> |</td></tr>
<tr><th id="724">724</th><td>		   <a class="macro" href="../i915_reg.h.html#9579" title="(1 &lt;&lt; 23)" data-ref="_M/LCPLL_CD2X_CLOCK_DISABLE">LCPLL_CD2X_CLOCK_DISABLE</a> | <a class="macro" href="../i915_reg.h.html#9580" title="(1 &lt;&lt; 22)" data-ref="_M/LCPLL_POWER_DOWN_ALLOW">LCPLL_POWER_DOWN_ALLOW</a> |</td></tr>
<tr><th id="725">725</th><td>		   <a class="macro" href="../i915_reg.h.html#9581" title="(1 &lt;&lt; 21)" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</a>)) != <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a>,</td></tr>
<tr><th id="726">726</th><td>		 <q>"trying to change cdclk frequency with cdclk not enabled\n"</q>))</td></tr>
<tr><th id="727">727</th><td>		<b>return</b>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>	<a class="local col0 ref" href="#130ret" title='ret' data-ref="130ret" data-ref-filename="130ret">ret</a> = <a class="macro" href="../intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x18, 0x0, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col5 ref" href="#125dev_priv" title='dev_priv' data-ref="125dev_priv" data-ref-filename="125dev_priv">dev_priv</a>,</td></tr>
<tr><th id="730">730</th><td>				      <a class="macro" href="../i915_reg.h.html#8791" title="0x18" data-ref="_M/BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ">BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ</a>, <var>0x0</var>);</td></tr>
<tr><th id="731">731</th><td>	<b>if</b> (<a class="local col0 ref" href="#130ret" title='ret' data-ref="130ret" data-ref-filename="130ret">ret</a>) {</td></tr>
<tr><th id="732">732</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to inform pcode about cdclk change\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to inform pcode about cdclk change\n"</q>);</td></tr>
<tr><th id="733">733</th><td>		<b>return</b>;</td></tr>
<tr><th id="734">734</th><td>	}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>);</td></tr>
<tr><th id="737">737</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> |= <a class="macro" href="../i915_reg.h.html#9581" title="(1 &lt;&lt; 21)" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</a>;</td></tr>
<tr><th id="738">738</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>, <a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	<i>/*</i></td></tr>
<tr><th id="741">741</th><td><i>	 * According to the spec, it should be enough to poll for this 1 us.</i></td></tr>
<tr><th id="742">742</th><td><i>	 * However, extensive testing shows that this can take longer.</i></td></tr>
<tr><th id="743">743</th><td><i>	 */</i></td></tr>
<tr><th id="744">744</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#331" title="({ int ret__; do { extern void __compiletime_assert_745(void) ; if (!(!(!__builtin_constant_p(100)))) __compiletime_assert_745(); } while (0); if ((100) &gt; 10) ret__ = ({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((100))))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if (((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) }))) &amp; (1 &lt;&lt; 19)))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((10))) wait__ &lt;&lt;= 1; } ret__; }); else ret__ = ({ int cpu, ret, timeout = ((100)) * 1000; u64 base; do { } while (0); if (!(0)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); } base = local_clock(); for (;;) { u64 now = local_clock(); if (!(0)) __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) }))) &amp; (1 &lt;&lt; 19))) { ret = 0; break; } if (now - base &gt;= timeout) { ret = -110; break; } cpu_relax(); if (!(0)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if (__builtin_expect(!!(cpu != ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })), 0)) { timeout -= now - base; cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); base = local_clock(); } } } ret; }); ret__; })" data-ref="_M/wait_for_us">wait_for_us</a>(<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>) &amp;</td></tr>
<tr><th id="745">745</th><td>			<a class="macro" href="../i915_reg.h.html#9582" title="(1 &lt;&lt; 19)" data-ref="_M/LCPLL_CD_SOURCE_FCLK_DONE">LCPLL_CD_SOURCE_FCLK_DONE</a>, <var>100</var>))</td></tr>
<tr><th id="746">746</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Switching to FCLK failed\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Switching to FCLK failed\n"</q>);</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>);</td></tr>
<tr><th id="749">749</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9572" title="(3 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_MASK">LCPLL_CLK_FREQ_MASK</a>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>	<b>switch</b> (<a class="local col8 ref" href="#128cdclk" title='cdclk' data-ref="128cdclk" data-ref-filename="128cdclk">cdclk</a>) {</td></tr>
<tr><th id="752">752</th><td>	<b>default</b>:</td></tr>
<tr><th id="753">753</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (753), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (206)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col8 ref" href="#128cdclk" title='cdclk' data-ref="128cdclk" data-ref-filename="128cdclk">cdclk</a>);</td></tr>
<tr><th id="754">754</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="755">755</th><td>	<b>case</b> <var>337500</var>:</td></tr>
<tr><th id="756">756</th><td>		<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> |= <a class="macro" href="../i915_reg.h.html#9575" title="(2 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_337_5_BDW">LCPLL_CLK_FREQ_337_5_BDW</a>;</td></tr>
<tr><th id="757">757</th><td>		<b>break</b>;</td></tr>
<tr><th id="758">758</th><td>	<b>case</b> <var>450000</var>:</td></tr>
<tr><th id="759">759</th><td>		<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> |= <a class="macro" href="../i915_reg.h.html#9573" title="(0 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_450">LCPLL_CLK_FREQ_450</a>;</td></tr>
<tr><th id="760">760</th><td>		<b>break</b>;</td></tr>
<tr><th id="761">761</th><td>	<b>case</b> <var>540000</var>:</td></tr>
<tr><th id="762">762</th><td>		<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> |= <a class="macro" href="../i915_reg.h.html#9574" title="(1 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_54O_BDW">LCPLL_CLK_FREQ_54O_BDW</a>;</td></tr>
<tr><th id="763">763</th><td>		<b>break</b>;</td></tr>
<tr><th id="764">764</th><td>	<b>case</b> <var>675000</var>:</td></tr>
<tr><th id="765">765</th><td>		<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> |= <a class="macro" href="../i915_reg.h.html#9576" title="(3 &lt;&lt; 26)" data-ref="_M/LCPLL_CLK_FREQ_675_BDW">LCPLL_CLK_FREQ_675_BDW</a>;</td></tr>
<tr><th id="766">766</th><td>		<b>break</b>;</td></tr>
<tr><th id="767">767</th><td>	}</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>, <a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>);</td></tr>
<tr><th id="772">772</th><td>	<a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9581" title="(1 &lt;&lt; 21)" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</a>;</td></tr>
<tr><th id="773">773</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>, <a class="local col9 ref" href="#129val" title='val' data-ref="129val" data-ref-filename="129val">val</a>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#331" title="({ int ret__; do { extern void __compiletime_assert_776(void) ; if (!(!(!__builtin_constant_p(1)))) __compiletime_assert_776(); } while (0); if ((1) &gt; 10) ret__ = ({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((1))))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) }))) &amp; (1 &lt;&lt; 19)) == 0))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((10))) wait__ &lt;&lt;= 1; } ret__; }); else ret__ = ({ int cpu, ret, timeout = ((1)) * 1000; u64 base; do { } while (0); if (!(0)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); } base = local_clock(); for (;;) { u64 now = local_clock(); if (!(0)) __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if (((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) }))) &amp; (1 &lt;&lt; 19)) == 0)) { ret = 0; break; } if (now - base &gt;= timeout) { ret = -110; break; } cpu_relax(); if (!(0)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if (__builtin_expect(!!(cpu != ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })), 0)) { timeout -= now - base; cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); base = local_clock(); } } } ret; }); ret__; })" data-ref="_M/wait_for_us">wait_for_us</a>((<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x130040) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9565" title="((const i915_reg_t){ .reg = (0x130040) })" data-ref="_M/LCPLL_CTL">LCPLL_CTL</a>) &amp;</td></tr>
<tr><th id="776">776</th><td>			<a class="macro" href="../i915_reg.h.html#9582" title="(1 &lt;&lt; 19)" data-ref="_M/LCPLL_CD_SOURCE_FCLK_DONE">LCPLL_CD_SOURCE_FCLK_DONE</a>) == <var>0</var>, <var>1</var>))</td></tr>
<tr><th id="777">777</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Switching back to LCPLL failed\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Switching back to LCPLL failed\n"</q>);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>	<a class="macro" href="../intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x17, cdclk_state-&gt;voltage_level, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col5 ref" href="#125dev_priv" title='dev_priv' data-ref="125dev_priv" data-ref-filename="125dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8809" title="0x17" data-ref="_M/HSW_PCODE_DE_WRITE_FREQ_REQ">HSW_PCODE_DE_WRITE_FREQ_REQ</a>,</td></tr>
<tr><th id="780">780</th><td>				<a class="local col6 ref" href="#126cdclk_state" title='cdclk_state' data-ref="126cdclk_state" data-ref-filename="126cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>);</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46200) })), (( { typeof(cdclk) __x = cdclk; typeof(1000) __d = 1000; (((typeof(cdclk))-1) &gt; 0 || ((typeof(1000))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } ) - 1))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9545" title="((const i915_reg_t){ .reg = (0x46200) })" data-ref="_M/CDCLK_FREQ">CDCLK_FREQ</a>, <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk) __x = cdclk; typeof(1000) __d = 1000; (((typeof(cdclk))-1) &gt; 0 || ((typeof(1000))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col8 ref" href="#128cdclk" title='cdclk' data-ref="128cdclk" data-ref-filename="128cdclk">cdclk</a>, <var>1000</var>) - <var>1</var>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col5 ref" href="#125dev_priv" title='dev_priv' data-ref="125dev_priv" data-ref-filename="125dev_priv">dev_priv</a>);</td></tr>
<tr><th id="785">785</th><td>}</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_calc_cdclk" title='skl_calc_cdclk' data-type='int skl_calc_cdclk(int min_cdclk, int vco)' data-ref="skl_calc_cdclk" data-ref-filename="skl_calc_cdclk">skl_calc_cdclk</dfn>(<em>int</em> <dfn class="local col1 decl" id="131min_cdclk" title='min_cdclk' data-type='int' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</dfn>, <em>int</em> <dfn class="local col2 decl" id="132vco" title='vco' data-type='int' data-ref="132vco" data-ref-filename="132vco">vco</dfn>)</td></tr>
<tr><th id="788">788</th><td>{</td></tr>
<tr><th id="789">789</th><td>	<b>if</b> (<a class="local col2 ref" href="#132vco" title='vco' data-ref="132vco" data-ref-filename="132vco">vco</a> == <var>8640000</var>) {</td></tr>
<tr><th id="790">790</th><td>		<b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>540000</var>)</td></tr>
<tr><th id="791">791</th><td>			<b>return</b> <var>617143</var>;</td></tr>
<tr><th id="792">792</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>432000</var>)</td></tr>
<tr><th id="793">793</th><td>			<b>return</b> <var>540000</var>;</td></tr>
<tr><th id="794">794</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>308571</var>)</td></tr>
<tr><th id="795">795</th><td>			<b>return</b> <var>432000</var>;</td></tr>
<tr><th id="796">796</th><td>		<b>else</b></td></tr>
<tr><th id="797">797</th><td>			<b>return</b> <var>308571</var>;</td></tr>
<tr><th id="798">798</th><td>	} <b>else</b> {</td></tr>
<tr><th id="799">799</th><td>		<b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>540000</var>)</td></tr>
<tr><th id="800">800</th><td>			<b>return</b> <var>675000</var>;</td></tr>
<tr><th id="801">801</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>450000</var>)</td></tr>
<tr><th id="802">802</th><td>			<b>return</b> <var>540000</var>;</td></tr>
<tr><th id="803">803</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#131min_cdclk" title='min_cdclk' data-ref="131min_cdclk" data-ref-filename="131min_cdclk">min_cdclk</a> &gt; <var>337500</var>)</td></tr>
<tr><th id="804">804</th><td>			<b>return</b> <var>450000</var>;</td></tr>
<tr><th id="805">805</th><td>		<b>else</b></td></tr>
<tr><th id="806">806</th><td>			<b>return</b> <var>337500</var>;</td></tr>
<tr><th id="807">807</th><td>	}</td></tr>
<tr><th id="808">808</th><td>}</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="skl_calc_voltage_level" title='skl_calc_voltage_level' data-type='u8 skl_calc_voltage_level(int cdclk)' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</dfn>(<em>int</em> <dfn class="local col3 decl" id="133cdclk" title='cdclk' data-type='int' data-ref="133cdclk" data-ref-filename="133cdclk">cdclk</dfn>)</td></tr>
<tr><th id="811">811</th><td>{</td></tr>
<tr><th id="812">812</th><td>	<b>if</b> (<a class="local col3 ref" href="#133cdclk" title='cdclk' data-ref="133cdclk" data-ref-filename="133cdclk">cdclk</a> &gt; <var>540000</var>)</td></tr>
<tr><th id="813">813</th><td>		<b>return</b> <var>3</var>;</td></tr>
<tr><th id="814">814</th><td>	<b>else</b> <b>if</b> (<a class="local col3 ref" href="#133cdclk" title='cdclk' data-ref="133cdclk" data-ref-filename="133cdclk">cdclk</a> &gt; <var>450000</var>)</td></tr>
<tr><th id="815">815</th><td>		<b>return</b> <var>2</var>;</td></tr>
<tr><th id="816">816</th><td>	<b>else</b> <b>if</b> (<a class="local col3 ref" href="#133cdclk" title='cdclk' data-ref="133cdclk" data-ref-filename="133cdclk">cdclk</a> &gt; <var>337500</var>)</td></tr>
<tr><th id="817">817</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="818">818</th><td>	<b>else</b></td></tr>
<tr><th id="819">819</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="820">820</th><td>}</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_dpll0_update" title='skl_dpll0_update' data-type='void skl_dpll0_update(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="skl_dpll0_update" data-ref-filename="skl_dpll0_update">skl_dpll0_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="134dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="134dev_priv" data-ref-filename="134dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="823">823</th><td>			     <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="135cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="135cdclk_state" data-ref-filename="135cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="824">824</th><td>{</td></tr>
<tr><th id="825">825</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="136val" title='val' data-type='u32' data-ref="136val" data-ref-filename="136val">val</dfn>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>	<a class="local col5 ref" href="#135cdclk_state" title='cdclk_state' data-ref="135cdclk_state" data-ref-filename="135cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>24000</var>;</td></tr>
<tr><th id="828">828</th><td>	<a class="local col5 ref" href="#135cdclk_state" title='cdclk_state' data-ref="135cdclk_state" data-ref-filename="135cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>	<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>);</td></tr>
<tr><th id="831">831</th><td>	<b>if</b> ((<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9610" title="(1 &lt;&lt; 31)" data-ref="_M/LCPLL_PLL_ENABLE">LCPLL_PLL_ENABLE</a>) == <var>0</var>)</td></tr>
<tr><th id="832">832</th><td>		<b>return</b>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((val &amp; (1 &lt;&lt; 30)) == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(val &amp; (1 &lt;&lt; 30)) == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (834), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (208)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a>) == <var>0</var>))</td></tr>
<tr><th id="835">835</th><td>		<b>return</b>;</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>	<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6C058) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9613" title="((const i915_reg_t){ .reg = (0x6C058) })" data-ref="_M/DPLL_CTRL1">DPLL_CTRL1</a>);</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((val &amp; ((1 &lt;&lt; ((0) * 6 + 5)) | (1 &lt;&lt; ((0) * 6 + 4)) | (1 &lt;&lt; ((0) * 6)))) != (1 &lt;&lt; ((0) * 6)))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(val &amp; ((1 &lt;&lt; ((0) * 6 + 5)) | (1 &lt;&lt; ((0) * 6 + 4)) | (1 &lt;&lt; ((0) * 6)))) != (1 &lt;&lt; ((0) * 6))&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (842), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (210)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> &amp; (<a class="macro" href="../i915_reg.h.html#9614" title="(1 &lt;&lt; ((0) * 6 + 5))" data-ref="_M/DPLL_CTRL1_HDMI_MODE">DPLL_CTRL1_HDMI_MODE</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>) |</td></tr>
<tr><th id="840">840</th><td>			    <a class="macro" href="../i915_reg.h.html#9615" title="(1 &lt;&lt; ((0) * 6 + 4))" data-ref="_M/DPLL_CTRL1_SSC">DPLL_CTRL1_SSC</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>) |</td></tr>
<tr><th id="841">841</th><td>			    <a class="macro" href="../i915_reg.h.html#9619" title="(1 &lt;&lt; ((0) * 6))" data-ref="_M/DPLL_CTRL1_OVERRIDE">DPLL_CTRL1_OVERRIDE</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>))) !=</td></tr>
<tr><th id="842">842</th><td>		    <a class="macro" href="../i915_reg.h.html#9619" title="(1 &lt;&lt; ((0) * 6))" data-ref="_M/DPLL_CTRL1_OVERRIDE">DPLL_CTRL1_OVERRIDE</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>)))</td></tr>
<tr><th id="843">843</th><td>		<b>return</b>;</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>	<b>switch</b> (<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9616" title="(7 &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE_MASK">DPLL_CTRL1_LINK_RATE_MASK</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>)) {</td></tr>
<tr><th id="846">846</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((2) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9622" title="2" data-ref="_M/DPLL_CTRL1_LINK_RATE_810">DPLL_CTRL1_LINK_RATE_810</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="847">847</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((1) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9621" title="1" data-ref="_M/DPLL_CTRL1_LINK_RATE_1350">DPLL_CTRL1_LINK_RATE_1350</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="848">848</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((3) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9623" title="3" data-ref="_M/DPLL_CTRL1_LINK_RATE_1620">DPLL_CTRL1_LINK_RATE_1620</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="849">849</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((0) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9620" title="0" data-ref="_M/DPLL_CTRL1_LINK_RATE_2700">DPLL_CTRL1_LINK_RATE_2700</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="850">850</th><td>		<a class="local col5 ref" href="#135cdclk_state" title='cdclk_state' data-ref="135cdclk_state" data-ref-filename="135cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>8100000</var>;</td></tr>
<tr><th id="851">851</th><td>		<b>break</b>;</td></tr>
<tr><th id="852">852</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((4) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9624" title="4" data-ref="_M/DPLL_CTRL1_LINK_RATE_1080">DPLL_CTRL1_LINK_RATE_1080</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="853">853</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9618" title="((5) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9625" title="5" data-ref="_M/DPLL_CTRL1_LINK_RATE_2160">DPLL_CTRL1_LINK_RATE_2160</a>, <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>):</td></tr>
<tr><th id="854">854</th><td>		<a class="local col5 ref" href="#135cdclk_state" title='cdclk_state' data-ref="135cdclk_state" data-ref-filename="135cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>8640000</var>;</td></tr>
<tr><th id="855">855</th><td>		<b>break</b>;</td></tr>
<tr><th id="856">856</th><td>	<b>default</b>:</td></tr>
<tr><th id="857">857</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;val &amp; (7 &lt;&lt; ((0) * 6 + 1))&quot;, (long)(val &amp; (7 &lt;&lt; ((0) * 6 + 1)))); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (857), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (212)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col6 ref" href="#136val" title='val' data-ref="136val" data-ref-filename="136val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9616" title="(7 &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE_MASK">DPLL_CTRL1_LINK_RATE_MASK</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>));</td></tr>
<tr><th id="858">858</th><td>		<b>break</b>;</td></tr>
<tr><th id="859">859</th><td>	}</td></tr>
<tr><th id="860">860</th><td>}</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_get_cdclk" title='skl_get_cdclk' data-type='void skl_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="skl_get_cdclk" data-ref-filename="skl_get_cdclk">skl_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="137dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="137dev_priv" data-ref-filename="137dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="863">863</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col8 decl" id="138cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="864">864</th><td>{</td></tr>
<tr><th id="865">865</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="139cdctl" title='cdctl' data-type='u32' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</dfn>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>	<a class="tu ref fn" href="#skl_dpll0_update" title='skl_dpll0_update' data-use='c' data-ref="skl_dpll0_update" data-ref-filename="skl_dpll0_update">skl_dpll0_update</a>(<a class="local col7 ref" href="#137dev_priv" title='dev_priv' data-ref="137dev_priv" data-ref-filename="137dev_priv">dev_priv</a>, <a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>	<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a> = <a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>	<b>if</b> (<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var>)</td></tr>
<tr><th id="872">872</th><td>		<b>goto</b> <a class="lbl" href="#140out" data-ref="140out" data-ref-filename="140out">out</a>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>	<a class="local col9 ref" href="#139cdctl" title='cdctl' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>	<b>if</b> (<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>8640000</var>) {</td></tr>
<tr><th id="877">877</th><td>		<b>switch</b> (<a class="local col9 ref" href="#139cdctl" title='cdctl' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a>) {</td></tr>
<tr><th id="878">878</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9591" title="(0 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_450_432">CDCLK_FREQ_450_432</a>:</td></tr>
<tr><th id="879">879</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>432000</var>;</td></tr>
<tr><th id="880">880</th><td>			<b>break</b>;</td></tr>
<tr><th id="881">881</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9593" title="(2 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_337_308">CDCLK_FREQ_337_308</a>:</td></tr>
<tr><th id="882">882</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>308571</var>;</td></tr>
<tr><th id="883">883</th><td>			<b>break</b>;</td></tr>
<tr><th id="884">884</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9592" title="(1 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_540">CDCLK_FREQ_540</a>:</td></tr>
<tr><th id="885">885</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>540000</var>;</td></tr>
<tr><th id="886">886</th><td>			<b>break</b>;</td></tr>
<tr><th id="887">887</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9594" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_675_617">CDCLK_FREQ_675_617</a>:</td></tr>
<tr><th id="888">888</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>617143</var>;</td></tr>
<tr><th id="889">889</th><td>			<b>break</b>;</td></tr>
<tr><th id="890">890</th><td>		<b>default</b>:</td></tr>
<tr><th id="891">891</th><td>			<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdctl &amp; (3 &lt;&lt; 26)&quot;, (long)(cdctl &amp; (3 &lt;&lt; 26))); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (891), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (214)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col9 ref" href="#139cdctl" title='cdctl' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a>);</td></tr>
<tr><th id="892">892</th><td>			<b>break</b>;</td></tr>
<tr><th id="893">893</th><td>		}</td></tr>
<tr><th id="894">894</th><td>	} <b>else</b> {</td></tr>
<tr><th id="895">895</th><td>		<b>switch</b> (<a class="local col9 ref" href="#139cdctl" title='cdctl' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a>) {</td></tr>
<tr><th id="896">896</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9591" title="(0 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_450_432">CDCLK_FREQ_450_432</a>:</td></tr>
<tr><th id="897">897</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>450000</var>;</td></tr>
<tr><th id="898">898</th><td>			<b>break</b>;</td></tr>
<tr><th id="899">899</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9593" title="(2 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_337_308">CDCLK_FREQ_337_308</a>:</td></tr>
<tr><th id="900">900</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>337500</var>;</td></tr>
<tr><th id="901">901</th><td>			<b>break</b>;</td></tr>
<tr><th id="902">902</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9592" title="(1 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_540">CDCLK_FREQ_540</a>:</td></tr>
<tr><th id="903">903</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>540000</var>;</td></tr>
<tr><th id="904">904</th><td>			<b>break</b>;</td></tr>
<tr><th id="905">905</th><td>		<b>case</b> <a class="macro" href="../i915_reg.h.html#9594" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_675_617">CDCLK_FREQ_675_617</a>:</td></tr>
<tr><th id="906">906</th><td>			<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>675000</var>;</td></tr>
<tr><th id="907">907</th><td>			<b>break</b>;</td></tr>
<tr><th id="908">908</th><td>		<b>default</b>:</td></tr>
<tr><th id="909">909</th><td>			<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdctl &amp; (3 &lt;&lt; 26)&quot;, (long)(cdctl &amp; (3 &lt;&lt; 26))); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (909), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (216)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col9 ref" href="#139cdctl" title='cdctl' data-ref="139cdctl" data-ref-filename="139cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a>);</td></tr>
<tr><th id="910">910</th><td>			<b>break</b>;</td></tr>
<tr><th id="911">911</th><td>		}</td></tr>
<tr><th id="912">912</th><td>	}</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td> <dfn class="lbl" id="140out" data-ref="140out" data-ref-filename="140out">out</dfn>:</td></tr>
<tr><th id="915">915</th><td>	<i>/*</i></td></tr>
<tr><th id="916">916</th><td><i>	 * Can't read this out :( Let's assume it's</i></td></tr>
<tr><th id="917">917</th><td><i>	 * at least what the CDCLK frequency requires.</i></td></tr>
<tr><th id="918">918</th><td><i>	 */</i></td></tr>
<tr><th id="919">919</th><td>	<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="920">920</th><td>		<a class="tu ref fn" href="#skl_calc_voltage_level" title='skl_calc_voltage_level' data-use='c' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</a>(<a class="local col8 ref" href="#138cdclk_state" title='cdclk_state' data-ref="138cdclk_state" data-ref-filename="138cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="921">921</th><td>}</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><i  data-doc="skl_cdclk_decimal">/* convert from kHz to .1 fixpoint MHz with -1MHz offset */</i></td></tr>
<tr><th id="924">924</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_cdclk_decimal" title='skl_cdclk_decimal' data-type='int skl_cdclk_decimal(int cdclk)' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</dfn>(<em>int</em> <dfn class="local col1 decl" id="141cdclk" title='cdclk' data-type='int' data-ref="141cdclk" data-ref-filename="141cdclk">cdclk</dfn>)</td></tr>
<tr><th id="925">925</th><td>{</td></tr>
<tr><th id="926">926</th><td>	<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk - 1000) __x = cdclk - 1000; typeof(500) __d = 500; (((typeof(cdclk - 1000))-1) &gt; 0 || ((typeof(500))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col1 ref" href="#141cdclk" title='cdclk' data-ref="141cdclk" data-ref-filename="141cdclk">cdclk</a> - <var>1000</var>, <var>500</var>);</td></tr>
<tr><th id="927">927</th><td>}</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_set_preferred_cdclk_vco" title='skl_set_preferred_cdclk_vco' data-type='void skl_set_preferred_cdclk_vco(struct drm_i915_private * dev_priv, int vco)' data-ref="skl_set_preferred_cdclk_vco" data-ref-filename="skl_set_preferred_cdclk_vco">skl_set_preferred_cdclk_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="142dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="142dev_priv" data-ref-filename="142dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="930">930</th><td>					<em>int</em> <dfn class="local col3 decl" id="143vco" title='vco' data-type='int' data-ref="143vco" data-ref-filename="143vco">vco</dfn>)</td></tr>
<tr><th id="931">931</th><td>{</td></tr>
<tr><th id="932">932</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col4 decl" id="144changed" title='changed' data-type='bool' data-ref="144changed" data-ref-filename="144changed">changed</dfn> = <a class="local col2 ref" href="#142dev_priv" title='dev_priv' data-ref="142dev_priv" data-ref-filename="142dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a> != <a class="local col3 ref" href="#143vco" title='vco' data-ref="143vco" data-ref-filename="143vco">vco</a>;</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>	<a class="local col2 ref" href="#142dev_priv" title='dev_priv' data-ref="142dev_priv" data-ref-filename="142dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a> = <a class="local col3 ref" href="#143vco" title='vco' data-ref="143vco" data-ref-filename="143vco">vco</a>;</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>	<b>if</b> (<a class="local col4 ref" href="#144changed" title='changed' data-ref="144changed" data-ref-filename="144changed">changed</a>)</td></tr>
<tr><th id="937">937</th><td>		<a class="ref fn" href="#intel_update_max_cdclk" title='intel_update_max_cdclk' data-ref="intel_update_max_cdclk" data-ref-filename="intel_update_max_cdclk">intel_update_max_cdclk</a>(<a class="local col2 ref" href="#142dev_priv" title='dev_priv' data-ref="142dev_priv" data-ref-filename="142dev_priv">dev_priv</a>);</td></tr>
<tr><th id="938">938</th><td>}</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_dpll0_enable" title='skl_dpll0_enable' data-type='void skl_dpll0_enable(struct drm_i915_private * dev_priv, int vco)' data-ref="skl_dpll0_enable" data-ref-filename="skl_dpll0_enable">skl_dpll0_enable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="145dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="145dev_priv" data-ref-filename="145dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col6 decl" id="146vco" title='vco' data-type='int' data-ref="146vco" data-ref-filename="146vco">vco</dfn>)</td></tr>
<tr><th id="941">941</th><td>{</td></tr>
<tr><th id="942">942</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="147val" title='val' data-type='u32' data-ref="147val" data-ref-filename="147val">val</dfn>;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>	<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((vco != 8100000 &amp;&amp; vco != 8640000)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;vco != 8100000 &amp;&amp; vco != 8640000&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (944), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (218)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col6 ref" href="#146vco" title='vco' data-ref="146vco" data-ref-filename="146vco">vco</a> != <var>8100000</var> &amp;&amp; <a class="local col6 ref" href="#146vco" title='vco' data-ref="146vco" data-ref-filename="146vco">vco</a> != <var>8640000</var>);</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>	<i>/*</i></td></tr>
<tr><th id="947">947</th><td><i>	 * We always enable DPLL0 with the lowest link rate possible, but still</i></td></tr>
<tr><th id="948">948</th><td><i>	 * taking into account the VCO required to operate the eDP panel at the</i></td></tr>
<tr><th id="949">949</th><td><i>	 * desired frequency. The usual DP link rates operate with a VCO of</i></td></tr>
<tr><th id="950">950</th><td><i>	 * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640.</i></td></tr>
<tr><th id="951">951</th><td><i>	 * The modeset code is responsible for the selection of the exact link</i></td></tr>
<tr><th id="952">952</th><td><i>	 * rate later on, with the constraint of choosing a frequency that</i></td></tr>
<tr><th id="953">953</th><td><i>	 * works with vco.</i></td></tr>
<tr><th id="954">954</th><td><i>	 */</i></td></tr>
<tr><th id="955">955</th><td>	<a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6C058) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9613" title="((const i915_reg_t){ .reg = (0x6C058) })" data-ref="_M/DPLL_CTRL1">DPLL_CTRL1</a>);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>	<a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a> &amp;= ~(<a class="macro" href="../i915_reg.h.html#9614" title="(1 &lt;&lt; ((0) * 6 + 5))" data-ref="_M/DPLL_CTRL1_HDMI_MODE">DPLL_CTRL1_HDMI_MODE</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>) | <a class="macro" href="../i915_reg.h.html#9615" title="(1 &lt;&lt; ((0) * 6 + 4))" data-ref="_M/DPLL_CTRL1_SSC">DPLL_CTRL1_SSC</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>) |</td></tr>
<tr><th id="958">958</th><td>		 <a class="macro" href="../i915_reg.h.html#9616" title="(7 &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE_MASK">DPLL_CTRL1_LINK_RATE_MASK</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>));</td></tr>
<tr><th id="959">959</th><td>	<a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a> |= <a class="macro" href="../i915_reg.h.html#9619" title="(1 &lt;&lt; ((0) * 6))" data-ref="_M/DPLL_CTRL1_OVERRIDE">DPLL_CTRL1_OVERRIDE</a>(<a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>);</td></tr>
<tr><th id="960">960</th><td>	<b>if</b> (<a class="local col6 ref" href="#146vco" title='vco' data-ref="146vco" data-ref-filename="146vco">vco</a> == <var>8640000</var>)</td></tr>
<tr><th id="961">961</th><td>		<a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a> |= <a class="macro" href="../i915_reg.h.html#9618" title="((4) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9624" title="4" data-ref="_M/DPLL_CTRL1_LINK_RATE_1080">DPLL_CTRL1_LINK_RATE_1080</a>,</td></tr>
<tr><th id="962">962</th><td>					    <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>);</td></tr>
<tr><th id="963">963</th><td>	<b>else</b></td></tr>
<tr><th id="964">964</th><td>		<a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a> |= <a class="macro" href="../i915_reg.h.html#9618" title="((2) &lt;&lt; ((0) * 6 + 1))" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</a>(<a class="macro" href="../i915_reg.h.html#9622" title="2" data-ref="_M/DPLL_CTRL1_LINK_RATE_810">DPLL_CTRL1_LINK_RATE_810</a>,</td></tr>
<tr><th id="965">965</th><td>					    <a class="macro" href="intel_dpll_mgr.h.html#317" title="0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</a>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6C058) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9613" title="((const i915_reg_t){ .reg = (0x6C058) })" data-ref="_M/DPLL_CTRL1">DPLL_CTRL1</a>, <a class="local col7 ref" href="#147val" title='val' data-ref="147val" data-ref-filename="147val">val</a>);</td></tr>
<tr><th id="968">968</th><td>	<a class="macro" href="../i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6C058) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="../i915_reg.h.html#9613" title="((const i915_reg_t){ .reg = (0x6C058) })" data-ref="_M/DPLL_CTRL1">DPLL_CTRL1</a>);</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) }))) | (1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>, <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>) | <a class="macro" href="../i915_reg.h.html#9610" title="(1 &lt;&lt; 31)" data-ref="_M/LCPLL_PLL_ENABLE">LCPLL_PLL_ENABLE</a>);</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>	<b>if</b> (<a class="ref fn" href="../intel_uncore.h.html#intel_wait_for_register" title='intel_wait_for_register' data-ref="intel_wait_for_register" data-ref-filename="intel_wait_for_register">intel_wait_for_register</a>(&amp;<a class="local col5 ref" href="#145dev_priv" title='dev_priv' data-ref="145dev_priv" data-ref-filename="145dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>,</td></tr>
<tr><th id="973">973</th><td>				    <a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>, <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a>, <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a>,</td></tr>
<tr><th id="974">974</th><td>				    <var>5</var>))</td></tr>
<tr><th id="975">975</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;DPLL0 not locked\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"DPLL0 not locked\n"</q>);</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>	<a class="local col5 ref" href="#145dev_priv" title='dev_priv' data-ref="145dev_priv" data-ref-filename="145dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col6 ref" href="#146vco" title='vco' data-ref="146vco" data-ref-filename="146vco">vco</a>;</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>	<i>/* We'll want to keep using the current vco from now on. */</i></td></tr>
<tr><th id="980">980</th><td>	<a class="tu ref fn" href="#skl_set_preferred_cdclk_vco" title='skl_set_preferred_cdclk_vco' data-use='c' data-ref="skl_set_preferred_cdclk_vco" data-ref-filename="skl_set_preferred_cdclk_vco">skl_set_preferred_cdclk_vco</a>(<a class="local col5 ref" href="#145dev_priv" title='dev_priv' data-ref="145dev_priv" data-ref-filename="145dev_priv">dev_priv</a>, <a class="local col6 ref" href="#146vco" title='vco' data-ref="146vco" data-ref-filename="146vco">vco</a>);</td></tr>
<tr><th id="981">981</th><td>}</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_dpll0_disable" title='skl_dpll0_disable' data-type='void skl_dpll0_disable(struct drm_i915_private * dev_priv)' data-ref="skl_dpll0_disable" data-ref-filename="skl_dpll0_disable">skl_dpll0_disable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="148dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="148dev_priv" data-ref-filename="148dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="984">984</th><td>{</td></tr>
<tr><th id="985">985</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) }))) &amp; ~(1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>, <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46010) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>) &amp; ~<a class="macro" href="../i915_reg.h.html#9610" title="(1 &lt;&lt; 31)" data-ref="_M/LCPLL_PLL_ENABLE">LCPLL_PLL_ENABLE</a>);</td></tr>
<tr><th id="986">986</th><td>	<b>if</b> (<a class="ref fn" href="../intel_uncore.h.html#intel_wait_for_register" title='intel_wait_for_register' data-ref="intel_wait_for_register" data-ref-filename="intel_wait_for_register">intel_wait_for_register</a>(&amp;<a class="local col8 ref" href="#148dev_priv" title='dev_priv' data-ref="148dev_priv" data-ref-filename="148dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>,</td></tr>
<tr><th id="987">987</th><td>				    <a class="macro" href="../i915_reg.h.html#9608" title="((const i915_reg_t){ .reg = (0x46010) })" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</a>, <a class="macro" href="../i915_reg.h.html#9567" title="(1 &lt;&lt; 30)" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</a>, <var>0</var>,</td></tr>
<tr><th id="988">988</th><td>				    <var>1</var>))</td></tr>
<tr><th id="989">989</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Couldn&apos;t disable DPLL0\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Couldn't disable DPLL0\n"</q>);</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>	<a class="local col8 ref" href="#148dev_priv" title='dev_priv' data-ref="148dev_priv" data-ref-filename="148dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="992">992</th><td>}</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_set_cdclk" title='skl_set_cdclk' data-type='void skl_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="skl_set_cdclk" data-ref-filename="skl_set_cdclk">skl_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="149dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="995">995</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="150cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="150cdclk_state" data-ref-filename="150cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="996">996</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col1 decl" id="151pipe" title='pipe' data-type='enum pipe' data-ref="151pipe" data-ref-filename="151pipe">pipe</dfn>)</td></tr>
<tr><th id="997">997</th><td>{</td></tr>
<tr><th id="998">998</th><td>	<em>int</em> <dfn class="local col2 decl" id="152cdclk" title='cdclk' data-type='int' data-ref="152cdclk" data-ref-filename="152cdclk">cdclk</dfn> = <a class="local col0 ref" href="#150cdclk_state" title='cdclk_state' data-ref="150cdclk_state" data-ref-filename="150cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="999">999</th><td>	<em>int</em> <dfn class="local col3 decl" id="153vco" title='vco' data-type='int' data-ref="153vco" data-ref-filename="153vco">vco</dfn> = <a class="local col0 ref" href="#150cdclk_state" title='cdclk_state' data-ref="150cdclk_state" data-ref-filename="150cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>;</td></tr>
<tr><th id="1000">1000</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="154freq_select" title='freq_select' data-type='u32' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</dfn>, <dfn class="local col5 decl" id="155cdclk_ctl" title='cdclk_ctl' data-type='u32' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</dfn>;</td></tr>
<tr><th id="1001">1001</th><td>	<em>int</em> <dfn class="local col6 decl" id="156ret" title='ret' data-type='int' data-ref="156ret" data-ref-filename="156ret">ret</dfn>;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>	<i>/*</i></td></tr>
<tr><th id="1004">1004</th><td><i>	 * Based on WA#1183 CDCLK rates 308 and 617MHz CDCLK rates are</i></td></tr>
<tr><th id="1005">1005</th><td><i>	 * unsupported on SKL. In theory this should never happen since only</i></td></tr>
<tr><th id="1006">1006</th><td><i>	 * the eDP1.4 2.16 and 4.32Gbps rates require it, but eDP1.4 is not</i></td></tr>
<tr><th id="1007">1007</th><td><i>	 * supported on SKL either, see the above WA. WARN whenever trying to</i></td></tr>
<tr><th id="1008">1008</th><td><i>	 * use the corresponding VCO freq as that always leads to using the</i></td></tr>
<tr><th id="1009">1009</th><td><i>	 * minimum 308MHz CDCLK.</i></td></tr>
<tr><th id="1010">1010</th><td><i>	 */</i></td></tr>
<tr><th id="1011">1011</th><td>	<a class="macro" href="../i915_utils.h.html#47" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((IS_PLATFORM(dev_priv, INTEL_SKYLAKE) &amp;&amp; vco == 8640000)); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON_ONCE(&quot; &quot;IS_PLATFORM(dev_priv, INTEL_SKYLAKE) &amp;&amp; vco == 8640000&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1011), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (220)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="macro" href="../i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>) &amp;&amp; <a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a> == <var>8640000</var>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>	<a class="local col6 ref" href="#156ret" title='ret' data-ref="156ret" data-ref-filename="156ret">ret</a> = <a class="ref fn" href="../intel_sideband.h.html#skl_pcode_request" title='skl_pcode_request' data-ref="skl_pcode_request" data-ref-filename="skl_pcode_request">skl_pcode_request</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1014">1014</th><td>				<a class="macro" href="../i915_reg.h.html#8799" title="0x3" data-ref="_M/SKL_CDCLK_PREPARE_FOR_CHANGE">SKL_CDCLK_PREPARE_FOR_CHANGE</a>,</td></tr>
<tr><th id="1015">1015</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>,</td></tr>
<tr><th id="1016">1016</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>, <var>3</var>);</td></tr>
<tr><th id="1017">1017</th><td>	<b>if</b> (<a class="local col6 ref" href="#156ret" title='ret' data-ref="156ret" data-ref-filename="156ret">ret</a>) {</td></tr>
<tr><th id="1018">1018</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to inform PCU about cdclk change (%d)\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to inform PCU about cdclk change (%d)\n"</q>,</td></tr>
<tr><th id="1019">1019</th><td>			  <a class="local col6 ref" href="#156ret" title='ret' data-ref="156ret" data-ref-filename="156ret">ret</a>);</td></tr>
<tr><th id="1020">1020</th><td>		<b>return</b>;</td></tr>
<tr><th id="1021">1021</th><td>	}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>	<i>/* Choose frequency for this cdclk */</i></td></tr>
<tr><th id="1024">1024</th><td>	<b>switch</b> (<a class="local col2 ref" href="#152cdclk" title='cdclk' data-ref="152cdclk" data-ref-filename="152cdclk">cdclk</a>) {</td></tr>
<tr><th id="1025">1025</th><td>	<b>default</b>:</td></tr>
<tr><th id="1026">1026</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((cdclk != dev_priv-&gt;cdclk.hw.bypass)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;cdclk != dev_priv-&gt;cdclk.hw.bypass&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1026), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (222)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col2 ref" href="#152cdclk" title='cdclk' data-ref="152cdclk" data-ref-filename="152cdclk">cdclk</a> != <a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>);</td></tr>
<tr><th id="1027">1027</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((vco != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;vco != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1027), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (224)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a> != <var>0</var>);</td></tr>
<tr><th id="1028">1028</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1029">1029</th><td>	<b>case</b> <var>308571</var>:</td></tr>
<tr><th id="1030">1030</th><td>	<b>case</b> <var>337500</var>:</td></tr>
<tr><th id="1031">1031</th><td>		<a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> = <a class="macro" href="../i915_reg.h.html#9593" title="(2 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_337_308">CDCLK_FREQ_337_308</a>;</td></tr>
<tr><th id="1032">1032</th><td>		<b>break</b>;</td></tr>
<tr><th id="1033">1033</th><td>	<b>case</b> <var>450000</var>:</td></tr>
<tr><th id="1034">1034</th><td>	<b>case</b> <var>432000</var>:</td></tr>
<tr><th id="1035">1035</th><td>		<a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> = <a class="macro" href="../i915_reg.h.html#9591" title="(0 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_450_432">CDCLK_FREQ_450_432</a>;</td></tr>
<tr><th id="1036">1036</th><td>		<b>break</b>;</td></tr>
<tr><th id="1037">1037</th><td>	<b>case</b> <var>540000</var>:</td></tr>
<tr><th id="1038">1038</th><td>		<a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> = <a class="macro" href="../i915_reg.h.html#9592" title="(1 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_540">CDCLK_FREQ_540</a>;</td></tr>
<tr><th id="1039">1039</th><td>		<b>break</b>;</td></tr>
<tr><th id="1040">1040</th><td>	<b>case</b> <var>617143</var>:</td></tr>
<tr><th id="1041">1041</th><td>	<b>case</b> <var>675000</var>:</td></tr>
<tr><th id="1042">1042</th><td>		<a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> = <a class="macro" href="../i915_reg.h.html#9594" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_675_617">CDCLK_FREQ_675_617</a>;</td></tr>
<tr><th id="1043">1043</th><td>		<b>break</b>;</td></tr>
<tr><th id="1044">1044</th><td>	}</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>	<b>if</b> (<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1047">1047</th><td>	    <a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a>)</td></tr>
<tr><th id="1048">1048</th><td>		<a class="tu ref fn" href="#skl_dpll0_disable" title='skl_dpll0_disable' data-use='c' data-ref="skl_dpll0_disable" data-ref-filename="skl_dpll0_disable">skl_dpll0_disable</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>	<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>	<b>if</b> (<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a>) {</td></tr>
<tr><th id="1053">1053</th><td>		<i>/* Wa Display #1183: skl,kbl,cfl */</i></td></tr>
<tr><th id="1054">1054</th><td>		<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> &amp;= ~(<a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a> | <a class="macro" href="../i915_reg.h.html#9605" title="(0x7ff)" data-ref="_M/CDCLK_FREQ_DECIMAL_MASK">CDCLK_FREQ_DECIMAL_MASK</a>);</td></tr>
<tr><th id="1055">1055</th><td>		<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> |= <a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> | <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col2 ref" href="#152cdclk" title='cdclk' data-ref="152cdclk" data-ref-filename="152cdclk">cdclk</a>);</td></tr>
<tr><th id="1056">1056</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (cdclk_ctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a>);</td></tr>
<tr><th id="1057">1057</th><td>	}</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>	<i>/* Wa Display #1183: skl,kbl,cfl */</i></td></tr>
<tr><th id="1060">1060</th><td>	<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> |= <a class="macro" href="../i915_reg.h.html#9601" title="(1 &lt;&lt; 19)" data-ref="_M/CDCLK_DIVMUX_CD_OVERRIDE">CDCLK_DIVMUX_CD_OVERRIDE</a>;</td></tr>
<tr><th id="1061">1061</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (cdclk_ctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a>);</td></tr>
<tr><th id="1062">1062</th><td>	<a class="macro" href="../i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>	<b>if</b> (<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a>)</td></tr>
<tr><th id="1065">1065</th><td>		<a class="tu ref fn" href="#skl_dpll0_enable" title='skl_dpll0_enable' data-use='c' data-ref="skl_dpll0_enable" data-ref-filename="skl_dpll0_enable">skl_dpll0_enable</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>, <a class="local col3 ref" href="#153vco" title='vco' data-ref="153vco" data-ref-filename="153vco">vco</a>);</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>	<i>/* Wa Display #1183: skl,kbl,cfl */</i></td></tr>
<tr><th id="1068">1068</th><td>	<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> &amp;= ~(<a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a> | <a class="macro" href="../i915_reg.h.html#9605" title="(0x7ff)" data-ref="_M/CDCLK_FREQ_DECIMAL_MASK">CDCLK_FREQ_DECIMAL_MASK</a>);</td></tr>
<tr><th id="1069">1069</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (cdclk_ctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a>);</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>	<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> |= <a class="local col4 ref" href="#154freq_select" title='freq_select' data-ref="154freq_select" data-ref-filename="154freq_select">freq_select</a> | <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col2 ref" href="#152cdclk" title='cdclk' data-ref="152cdclk" data-ref-filename="152cdclk">cdclk</a>);</td></tr>
<tr><th id="1072">1072</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (cdclk_ctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a>);</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>	<i>/* Wa Display #1183: skl,kbl,cfl */</i></td></tr>
<tr><th id="1075">1075</th><td>	<a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9601" title="(1 &lt;&lt; 19)" data-ref="_M/CDCLK_DIVMUX_CD_OVERRIDE">CDCLK_DIVMUX_CD_OVERRIDE</a>;</td></tr>
<tr><th id="1076">1076</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (cdclk_ctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col5 ref" href="#155cdclk_ctl" title='cdclk_ctl' data-ref="155cdclk_ctl" data-ref-filename="155cdclk_ctl">cdclk_ctl</a>);</td></tr>
<tr><th id="1077">1077</th><td>	<a class="macro" href="../i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>	<i>/* inform PCU of the change */</i></td></tr>
<tr><th id="1080">1080</th><td>	<a class="macro" href="../intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x7, cdclk_state-&gt;voltage_level, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1081">1081</th><td>				<a class="local col0 ref" href="#150cdclk_state" title='cdclk_state' data-ref="150cdclk_state" data-ref-filename="150cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>);</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col9 ref" href="#149dev_priv" title='dev_priv' data-ref="149dev_priv" data-ref-filename="149dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1084">1084</th><td>}</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_sanitize_cdclk" title='skl_sanitize_cdclk' data-type='void skl_sanitize_cdclk(struct drm_i915_private * dev_priv)' data-ref="skl_sanitize_cdclk" data-ref-filename="skl_sanitize_cdclk">skl_sanitize_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="157dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1087">1087</th><td>{</td></tr>
<tr><th id="1088">1088</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="158cdctl" title='cdctl' data-type='u32' data-ref="158cdctl" data-ref-filename="158cdctl">cdctl</dfn>, <dfn class="local col9 decl" id="159expected" title='expected' data-type='u32' data-ref="159expected" data-ref-filename="159expected">expected</dfn>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>	<i>/*</i></td></tr>
<tr><th id="1091">1091</th><td><i>	 * check if the pre-os initialized the display</i></td></tr>
<tr><th id="1092">1092</th><td><i>	 * There is SWF18 scratchpad register defined which is set by the</i></td></tr>
<tr><th id="1093">1093</th><td><i>	 * pre-os which can be used by the OS drivers to check the status</i></td></tr>
<tr><th id="1094">1094</th><td><i>	 */</i></td></tr>
<tr><th id="1095">1095</th><td>	<b>if</b> ((<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4F000 + (0x18) * 4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#6336" title="((const i915_reg_t){ .reg = (0x4F000 + (0x18) * 4) })" data-ref="_M/SWF_ILK">SWF_ILK</a>(<var>0x18</var>)) &amp; <var>0x00FFFFFF</var>) == <var>0</var>)</td></tr>
<tr><th id="1096">1096</th><td>		<b>goto</b> <a class="lbl" href="#160sanitize" data-ref="160sanitize" data-ref-filename="160sanitize">sanitize</a>;</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1099">1099</th><td>	<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(&amp;<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <q>"Current CDCLK"</q>);</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>	<i>/* Is PLL enabled and locked ? */</i></td></tr>
<tr><th id="1102">1102</th><td>	<b>if</b> (<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var> ||</td></tr>
<tr><th id="1103">1103</th><td>	    <a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> == <a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1104">1104</th><td>		<b>goto</b> <a class="lbl" href="#160sanitize" data-ref="160sanitize" data-ref-filename="160sanitize">sanitize</a>;</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>	<i>/* DPLL okay; verify the cdclock</i></td></tr>
<tr><th id="1107">1107</th><td><i>	 *</i></td></tr>
<tr><th id="1108">1108</th><td><i>	 * Noticed in some instances that the freq selection is correct but</i></td></tr>
<tr><th id="1109">1109</th><td><i>	 * decimal part is programmed wrong from BIOS where pre-os does not</i></td></tr>
<tr><th id="1110">1110</th><td><i>	 * enable display. Verify the same as well.</i></td></tr>
<tr><th id="1111">1111</th><td><i>	 */</i></td></tr>
<tr><th id="1112">1112</th><td>	<a class="local col8 ref" href="#158cdctl" title='cdctl' data-ref="158cdctl" data-ref-filename="158cdctl">cdctl</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1113">1113</th><td>	<a class="local col9 ref" href="#159expected" title='expected' data-ref="159expected" data-ref-filename="159expected">expected</a> = (<a class="local col8 ref" href="#158cdctl" title='cdctl' data-ref="158cdctl" data-ref-filename="158cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9590" title="(3 &lt;&lt; 26)" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</a>) |</td></tr>
<tr><th id="1114">1114</th><td>		<a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1115">1115</th><td>	<b>if</b> (<a class="local col8 ref" href="#158cdctl" title='cdctl' data-ref="158cdctl" data-ref-filename="158cdctl">cdctl</a> == <a class="local col9 ref" href="#159expected" title='expected' data-ref="159expected" data-ref-filename="159expected">expected</a>)</td></tr>
<tr><th id="1116">1116</th><td>		<i>/* All well; nothing to sanitize */</i></td></tr>
<tr><th id="1117">1117</th><td>		<b>return</b>;</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><dfn class="lbl" id="160sanitize" data-ref="160sanitize" data-ref-filename="160sanitize">sanitize</dfn>:</td></tr>
<tr><th id="1120">1120</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Sanitizing cdclk programmed by pre-os\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Sanitizing cdclk programmed by pre-os\n"</q>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>	<i>/* force cdclk programming */</i></td></tr>
<tr><th id="1123">1123</th><td>	<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>0</var>;</td></tr>
<tr><th id="1124">1124</th><td>	<i>/* force full PLL disable + enable */</i></td></tr>
<tr><th id="1125">1125</th><td>	<a class="local col7 ref" href="#157dev_priv" title='dev_priv' data-ref="157dev_priv" data-ref-filename="157dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = -<var>1</var>;</td></tr>
<tr><th id="1126">1126</th><td>}</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_init_cdclk" title='skl_init_cdclk' data-type='void skl_init_cdclk(struct drm_i915_private * dev_priv)' data-ref="skl_init_cdclk" data-ref-filename="skl_init_cdclk">skl_init_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="161dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1129">1129</th><td>{</td></tr>
<tr><th id="1130">1130</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col2 decl" id="162cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</dfn>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>	<a class="tu ref fn" href="#skl_sanitize_cdclk" title='skl_sanitize_cdclk' data-use='c' data-ref="skl_sanitize_cdclk" data-ref-filename="skl_sanitize_cdclk">skl_sanitize_cdclk</a>(<a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>	<b>if</b> (<a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1135">1135</th><td>	    <a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var>) {</td></tr>
<tr><th id="1136">1136</th><td>		<i>/*</i></td></tr>
<tr><th id="1137">1137</th><td><i>		 * Use the current vco as our initial</i></td></tr>
<tr><th id="1138">1138</th><td><i>		 * guess as to what the preferred vco is.</i></td></tr>
<tr><th id="1139">1139</th><td><i>		 */</i></td></tr>
<tr><th id="1140">1140</th><td>		<b>if</b> (<a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a> == <var>0</var>)</td></tr>
<tr><th id="1141">1141</th><td>			<a class="tu ref fn" href="#skl_set_preferred_cdclk_vco" title='skl_set_preferred_cdclk_vco' data-use='c' data-ref="skl_set_preferred_cdclk_vco" data-ref-filename="skl_set_preferred_cdclk_vco">skl_set_preferred_cdclk_vco</a>(<a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>,</td></tr>
<tr><th id="1142">1142</th><td>						    <a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>);</td></tr>
<tr><th id="1143">1143</th><td>		<b>return</b>;</td></tr>
<tr><th id="1144">1144</th><td>	}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>	<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a> = <a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>	<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a>;</td></tr>
<tr><th id="1149">1149</th><td>	<b>if</b> (<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var>)</td></tr>
<tr><th id="1150">1150</th><td>		<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>8100000</var>;</td></tr>
<tr><th id="1151">1151</th><td>	<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="tu ref fn" href="#skl_calc_cdclk" title='skl_calc_cdclk' data-use='c' data-ref="skl_calc_cdclk" data-ref-filename="skl_calc_cdclk">skl_calc_cdclk</a>(<var>0</var>, <a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>);</td></tr>
<tr><th id="1152">1152</th><td>	<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#skl_calc_voltage_level" title='skl_calc_voltage_level' data-use='c' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</a>(<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>	<a class="tu ref fn" href="#skl_set_cdclk" title='skl_set_cdclk' data-use='c' data-ref="skl_set_cdclk" data-ref-filename="skl_set_cdclk">skl_set_cdclk</a>(<a class="local col1 ref" href="#161dev_priv" title='dev_priv' data-ref="161dev_priv" data-ref-filename="161dev_priv">dev_priv</a>, &amp;<a class="local col2 ref" href="#162cdclk_state" title='cdclk_state' data-ref="162cdclk_state" data-ref-filename="162cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1155">1155</th><td>}</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_uninit_cdclk" title='skl_uninit_cdclk' data-type='void skl_uninit_cdclk(struct drm_i915_private * dev_priv)' data-ref="skl_uninit_cdclk" data-ref-filename="skl_uninit_cdclk">skl_uninit_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="163dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="163dev_priv" data-ref-filename="163dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1158">1158</th><td>{</td></tr>
<tr><th id="1159">1159</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col4 decl" id="164cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</dfn> = <a class="local col3 ref" href="#163dev_priv" title='dev_priv' data-ref="163dev_priv" data-ref-filename="163dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td>	<a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>;</td></tr>
<tr><th id="1162">1162</th><td>	<a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1163">1163</th><td>	<a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#skl_calc_voltage_level" title='skl_calc_voltage_level' data-use='c' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</a>(<a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>	<a class="tu ref fn" href="#skl_set_cdclk" title='skl_set_cdclk' data-use='c' data-ref="skl_set_cdclk" data-ref-filename="skl_set_cdclk">skl_set_cdclk</a>(<a class="local col3 ref" href="#163dev_priv" title='dev_priv' data-ref="163dev_priv" data-ref-filename="163dev_priv">dev_priv</a>, &amp;<a class="local col4 ref" href="#164cdclk_state" title='cdclk_state' data-ref="164cdclk_state" data-ref-filename="164cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="bxt_calc_cdclk" title='bxt_calc_cdclk' data-type='int bxt_calc_cdclk(int min_cdclk)' data-ref="bxt_calc_cdclk" data-ref-filename="bxt_calc_cdclk">bxt_calc_cdclk</dfn>(<em>int</em> <dfn class="local col5 decl" id="165min_cdclk" title='min_cdclk' data-type='int' data-ref="165min_cdclk" data-ref-filename="165min_cdclk">min_cdclk</dfn>)</td></tr>
<tr><th id="1169">1169</th><td>{</td></tr>
<tr><th id="1170">1170</th><td>	<b>if</b> (<a class="local col5 ref" href="#165min_cdclk" title='min_cdclk' data-ref="165min_cdclk" data-ref-filename="165min_cdclk">min_cdclk</a> &gt; <var>576000</var>)</td></tr>
<tr><th id="1171">1171</th><td>		<b>return</b> <var>624000</var>;</td></tr>
<tr><th id="1172">1172</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#165min_cdclk" title='min_cdclk' data-ref="165min_cdclk" data-ref-filename="165min_cdclk">min_cdclk</a> &gt; <var>384000</var>)</td></tr>
<tr><th id="1173">1173</th><td>		<b>return</b> <var>576000</var>;</td></tr>
<tr><th id="1174">1174</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#165min_cdclk" title='min_cdclk' data-ref="165min_cdclk" data-ref-filename="165min_cdclk">min_cdclk</a> &gt; <var>288000</var>)</td></tr>
<tr><th id="1175">1175</th><td>		<b>return</b> <var>384000</var>;</td></tr>
<tr><th id="1176">1176</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#165min_cdclk" title='min_cdclk' data-ref="165min_cdclk" data-ref-filename="165min_cdclk">min_cdclk</a> &gt; <var>144000</var>)</td></tr>
<tr><th id="1177">1177</th><td>		<b>return</b> <var>288000</var>;</td></tr>
<tr><th id="1178">1178</th><td>	<b>else</b></td></tr>
<tr><th id="1179">1179</th><td>		<b>return</b> <var>144000</var>;</td></tr>
<tr><th id="1180">1180</th><td>}</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="glk_calc_cdclk" title='glk_calc_cdclk' data-type='int glk_calc_cdclk(int min_cdclk)' data-ref="glk_calc_cdclk" data-ref-filename="glk_calc_cdclk">glk_calc_cdclk</dfn>(<em>int</em> <dfn class="local col6 decl" id="166min_cdclk" title='min_cdclk' data-type='int' data-ref="166min_cdclk" data-ref-filename="166min_cdclk">min_cdclk</dfn>)</td></tr>
<tr><th id="1183">1183</th><td>{</td></tr>
<tr><th id="1184">1184</th><td>	<b>if</b> (<a class="local col6 ref" href="#166min_cdclk" title='min_cdclk' data-ref="166min_cdclk" data-ref-filename="166min_cdclk">min_cdclk</a> &gt; <var>158400</var>)</td></tr>
<tr><th id="1185">1185</th><td>		<b>return</b> <var>316800</var>;</td></tr>
<tr><th id="1186">1186</th><td>	<b>else</b> <b>if</b> (<a class="local col6 ref" href="#166min_cdclk" title='min_cdclk' data-ref="166min_cdclk" data-ref-filename="166min_cdclk">min_cdclk</a> &gt; <var>79200</var>)</td></tr>
<tr><th id="1187">1187</th><td>		<b>return</b> <var>158400</var>;</td></tr>
<tr><th id="1188">1188</th><td>	<b>else</b></td></tr>
<tr><th id="1189">1189</th><td>		<b>return</b> <var>79200</var>;</td></tr>
<tr><th id="1190">1190</th><td>}</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-type='u8 bxt_calc_voltage_level(int cdclk)' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</dfn>(<em>int</em> <dfn class="local col7 decl" id="167cdclk" title='cdclk' data-type='int' data-ref="167cdclk" data-ref-filename="167cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1193">1193</th><td>{</td></tr>
<tr><th id="1194">1194</th><td>	<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col7 ref" href="#167cdclk" title='cdclk' data-ref="167cdclk" data-ref-filename="167cdclk">cdclk</a>, <var>25000</var>);</td></tr>
<tr><th id="1195">1195</th><td>}</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="bxt_de_pll_vco" title='bxt_de_pll_vco' data-type='int bxt_de_pll_vco(struct drm_i915_private * dev_priv, int cdclk)' data-ref="bxt_de_pll_vco" data-ref-filename="bxt_de_pll_vco">bxt_de_pll_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="168dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="168dev_priv" data-ref-filename="168dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col9 decl" id="169cdclk" title='cdclk' data-type='int' data-ref="169cdclk" data-ref-filename="169cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1198">1198</th><td>{</td></tr>
<tr><th id="1199">1199</th><td>	<em>int</em> <dfn class="local col0 decl" id="170ratio" title='ratio' data-type='int' data-ref="170ratio" data-ref-filename="170ratio">ratio</dfn>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>	<b>if</b> (<a class="local col9 ref" href="#169cdclk" title='cdclk' data-ref="169cdclk" data-ref-filename="169cdclk">cdclk</a> == <a class="local col8 ref" href="#168dev_priv" title='dev_priv' data-ref="168dev_priv" data-ref-filename="168dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1202">1202</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>	<b>switch</b> (<a class="local col9 ref" href="#169cdclk" title='cdclk' data-ref="169cdclk" data-ref-filename="169cdclk">cdclk</a>) {</td></tr>
<tr><th id="1205">1205</th><td>	<b>default</b>:</td></tr>
<tr><th id="1206">1206</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1206), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (226)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col9 ref" href="#169cdclk" title='cdclk' data-ref="169cdclk" data-ref-filename="169cdclk">cdclk</a>);</td></tr>
<tr><th id="1207">1207</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1208">1208</th><td>	<b>case</b> <var>144000</var>:</td></tr>
<tr><th id="1209">1209</th><td>	<b>case</b> <var>288000</var>:</td></tr>
<tr><th id="1210">1210</th><td>	<b>case</b> <var>384000</var>:</td></tr>
<tr><th id="1211">1211</th><td>	<b>case</b> <var>576000</var>:</td></tr>
<tr><th id="1212">1212</th><td>		<a class="local col0 ref" href="#170ratio" title='ratio' data-ref="170ratio" data-ref-filename="170ratio">ratio</a> = <var>60</var>;</td></tr>
<tr><th id="1213">1213</th><td>		<b>break</b>;</td></tr>
<tr><th id="1214">1214</th><td>	<b>case</b> <var>624000</var>:</td></tr>
<tr><th id="1215">1215</th><td>		<a class="local col0 ref" href="#170ratio" title='ratio' data-ref="170ratio" data-ref-filename="170ratio">ratio</a> = <var>65</var>;</td></tr>
<tr><th id="1216">1216</th><td>		<b>break</b>;</td></tr>
<tr><th id="1217">1217</th><td>	}</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>	<b>return</b> <a class="local col8 ref" href="#168dev_priv" title='dev_priv' data-ref="168dev_priv" data-ref-filename="168dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> * <a class="local col0 ref" href="#170ratio" title='ratio' data-ref="170ratio" data-ref-filename="170ratio">ratio</a>;</td></tr>
<tr><th id="1220">1220</th><td>}</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="glk_de_pll_vco" title='glk_de_pll_vco' data-type='int glk_de_pll_vco(struct drm_i915_private * dev_priv, int cdclk)' data-ref="glk_de_pll_vco" data-ref-filename="glk_de_pll_vco">glk_de_pll_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="171dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="171dev_priv" data-ref-filename="171dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col2 decl" id="172cdclk" title='cdclk' data-type='int' data-ref="172cdclk" data-ref-filename="172cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1223">1223</th><td>{</td></tr>
<tr><th id="1224">1224</th><td>	<em>int</em> <dfn class="local col3 decl" id="173ratio" title='ratio' data-type='int' data-ref="173ratio" data-ref-filename="173ratio">ratio</dfn>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>	<b>if</b> (<a class="local col2 ref" href="#172cdclk" title='cdclk' data-ref="172cdclk" data-ref-filename="172cdclk">cdclk</a> == <a class="local col1 ref" href="#171dev_priv" title='dev_priv' data-ref="171dev_priv" data-ref-filename="171dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1227">1227</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>	<b>switch</b> (<a class="local col2 ref" href="#172cdclk" title='cdclk' data-ref="172cdclk" data-ref-filename="172cdclk">cdclk</a>) {</td></tr>
<tr><th id="1230">1230</th><td>	<b>default</b>:</td></tr>
<tr><th id="1231">1231</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1231), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (228)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col2 ref" href="#172cdclk" title='cdclk' data-ref="172cdclk" data-ref-filename="172cdclk">cdclk</a>);</td></tr>
<tr><th id="1232">1232</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1233">1233</th><td>	<b>case</b>  <var>79200</var>:</td></tr>
<tr><th id="1234">1234</th><td>	<b>case</b> <var>158400</var>:</td></tr>
<tr><th id="1235">1235</th><td>	<b>case</b> <var>316800</var>:</td></tr>
<tr><th id="1236">1236</th><td>		<a class="local col3 ref" href="#173ratio" title='ratio' data-ref="173ratio" data-ref-filename="173ratio">ratio</a> = <var>33</var>;</td></tr>
<tr><th id="1237">1237</th><td>		<b>break</b>;</td></tr>
<tr><th id="1238">1238</th><td>	}</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>	<b>return</b> <a class="local col1 ref" href="#171dev_priv" title='dev_priv' data-ref="171dev_priv" data-ref-filename="171dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> * <a class="local col3 ref" href="#173ratio" title='ratio' data-ref="173ratio" data-ref-filename="173ratio">ratio</a>;</td></tr>
<tr><th id="1241">1241</th><td>}</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_de_pll_update" title='bxt_de_pll_update' data-type='void bxt_de_pll_update(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="bxt_de_pll_update" data-ref-filename="bxt_de_pll_update">bxt_de_pll_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="174dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="174dev_priv" data-ref-filename="174dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1244">1244</th><td>			      <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="175cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="175cdclk_state" data-ref-filename="175cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="1245">1245</th><td>{</td></tr>
<tr><th id="1246">1246</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="176val" title='val' data-type='u32' data-ref="176val" data-ref-filename="176val">val</dfn>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>	<a class="local col5 ref" href="#175cdclk_state" title='cdclk_state' data-ref="175cdclk_state" data-ref-filename="175cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>19200</var>;</td></tr>
<tr><th id="1249">1249</th><td>	<a class="local col5 ref" href="#175cdclk_state" title='cdclk_state' data-ref="175cdclk_state" data-ref-filename="175cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>	<a class="local col6 ref" href="#176val" title='val' data-ref="176val" data-ref-filename="176val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>);</td></tr>
<tr><th id="1252">1252</th><td>	<b>if</b> ((<a class="local col6 ref" href="#176val" title='val' data-ref="176val" data-ref-filename="176val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>) == <var>0</var>)</td></tr>
<tr><th id="1253">1253</th><td>		<b>return</b>;</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((val &amp; (1 &lt;&lt; 30)) == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(val &amp; (1 &lt;&lt; 30)) == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1255), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (230)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col6 ref" href="#176val" title='val' data-ref="176val" data-ref-filename="176val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>) == <var>0</var>))</td></tr>
<tr><th id="1256">1256</th><td>		<b>return</b>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>	<a class="local col6 ref" href="#176val" title='val' data-ref="176val" data-ref-filename="176val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6d000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9903" title="((const i915_reg_t){ .reg = (0x6d000) })" data-ref="_M/BXT_DE_PLL_CTL">BXT_DE_PLL_CTL</a>);</td></tr>
<tr><th id="1259">1259</th><td>	<a class="local col5 ref" href="#175cdclk_state" title='cdclk_state' data-ref="175cdclk_state" data-ref-filename="175cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = (<a class="local col6 ref" href="#176val" title='val' data-ref="176val" data-ref-filename="176val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9905" title="0xff" data-ref="_M/BXT_DE_PLL_RATIO_MASK">BXT_DE_PLL_RATIO_MASK</a>) * <a class="local col5 ref" href="#175cdclk_state" title='cdclk_state' data-ref="175cdclk_state" data-ref-filename="175cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1260">1260</th><td>}</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_get_cdclk" title='bxt_get_cdclk' data-type='void bxt_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="bxt_get_cdclk" data-ref-filename="bxt_get_cdclk">bxt_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="177dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="177dev_priv" data-ref-filename="177dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1263">1263</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col8 decl" id="178cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="1264">1264</th><td>{</td></tr>
<tr><th id="1265">1265</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="179divider" title='divider' data-type='u32' data-ref="179divider" data-ref-filename="179divider">divider</dfn>;</td></tr>
<tr><th id="1266">1266</th><td>	<em>int</em> <dfn class="local col0 decl" id="180div" title='div' data-type='int' data-ref="180div" data-ref-filename="180div">div</dfn>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>	<a class="tu ref fn" href="#bxt_de_pll_update" title='bxt_de_pll_update' data-use='c' data-ref="bxt_de_pll_update" data-ref-filename="bxt_de_pll_update">bxt_de_pll_update</a>(<a class="local col7 ref" href="#177dev_priv" title='dev_priv' data-ref="177dev_priv" data-ref-filename="177dev_priv">dev_priv</a>, <a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>);</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>	<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a> = <a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>	<b>if</b> (<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var>)</td></tr>
<tr><th id="1273">1273</th><td>		<b>goto</b> <a class="lbl" href="#181out" data-ref="181out" data-ref-filename="181out">out</a>;</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td>	<a class="local col9 ref" href="#179divider" title='divider' data-ref="179divider" data-ref-filename="179divider">divider</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>) &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>	<b>switch</b> (<a class="local col9 ref" href="#179divider" title='divider' data-ref="179divider" data-ref-filename="179divider">divider</a>) {</td></tr>
<tr><th id="1278">1278</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9596" title="(0 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1">BXT_CDCLK_CD2X_DIV_SEL_1</a>:</td></tr>
<tr><th id="1279">1279</th><td>		<a class="local col0 ref" href="#180div" title='div' data-ref="180div" data-ref-filename="180div">div</a> = <var>2</var>;</td></tr>
<tr><th id="1280">1280</th><td>		<b>break</b>;</td></tr>
<tr><th id="1281">1281</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9597" title="(1 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1_5">BXT_CDCLK_CD2X_DIV_SEL_1_5</a>:</td></tr>
<tr><th id="1282">1282</th><td>		<a class="macro" href="../../../../../include/asm-generic/bug.h.html#132" title="({ int __ret_warn_on = !!(IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Unsupported divider\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1282), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (232)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN">WARN</a>(<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col7 ref" href="#177dev_priv" title='dev_priv' data-ref="177dev_priv" data-ref-filename="177dev_priv">dev_priv</a>), <q>"Unsupported divider\n"</q>);</td></tr>
<tr><th id="1283">1283</th><td>		<a class="local col0 ref" href="#180div" title='div' data-ref="180div" data-ref-filename="180div">div</a> = <var>3</var>;</td></tr>
<tr><th id="1284">1284</th><td>		<b>break</b>;</td></tr>
<tr><th id="1285">1285</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9598" title="(2 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_2">BXT_CDCLK_CD2X_DIV_SEL_2</a>:</td></tr>
<tr><th id="1286">1286</th><td>		<a class="local col0 ref" href="#180div" title='div' data-ref="180div" data-ref-filename="180div">div</a> = <var>4</var>;</td></tr>
<tr><th id="1287">1287</th><td>		<b>break</b>;</td></tr>
<tr><th id="1288">1288</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9599" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_4">BXT_CDCLK_CD2X_DIV_SEL_4</a>:</td></tr>
<tr><th id="1289">1289</th><td>		<a class="local col0 ref" href="#180div" title='div' data-ref="180div" data-ref-filename="180div">div</a> = <var>8</var>;</td></tr>
<tr><th id="1290">1290</th><td>		<b>break</b>;</td></tr>
<tr><th id="1291">1291</th><td>	<b>default</b>:</td></tr>
<tr><th id="1292">1292</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;divider&quot;, (long)(divider)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1292), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (234)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col9 ref" href="#179divider" title='divider' data-ref="179divider" data-ref-filename="179divider">divider</a>);</td></tr>
<tr><th id="1293">1293</th><td>		<b>return</b>;</td></tr>
<tr><th id="1294">1294</th><td>	}</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>	<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk_state-&gt;vco) __x = cdclk_state-&gt;vco; typeof(div) __d = div; (((typeof(cdclk_state-&gt;vco))-1) &gt; 0 || ((typeof(div))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>, <a class="local col0 ref" href="#180div" title='div' data-ref="180div" data-ref-filename="180div">div</a>);</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td> <dfn class="lbl" id="181out" data-ref="181out" data-ref-filename="181out">out</dfn>:</td></tr>
<tr><th id="1299">1299</th><td>	<i>/*</i></td></tr>
<tr><th id="1300">1300</th><td><i>	 * Can't read this out :( Let's assume it's</i></td></tr>
<tr><th id="1301">1301</th><td><i>	 * at least what the CDCLK frequency requires.</i></td></tr>
<tr><th id="1302">1302</th><td><i>	 */</i></td></tr>
<tr><th id="1303">1303</th><td>	<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="1304">1304</th><td>		<a class="tu ref fn" href="#bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-use='c' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</a>(<a class="local col8 ref" href="#178cdclk_state" title='cdclk_state' data-ref="178cdclk_state" data-ref-filename="178cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1305">1305</th><td>}</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_de_pll_disable" title='bxt_de_pll_disable' data-type='void bxt_de_pll_disable(struct drm_i915_private * dev_priv)' data-ref="bxt_de_pll_disable" data-ref-filename="bxt_de_pll_disable">bxt_de_pll_disable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="182dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="182dev_priv" data-ref-filename="182dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1308">1308</th><td>{</td></tr>
<tr><th id="1309">1309</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <var>0</var>);</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>	<i>/* Timeout 200us */</i></td></tr>
<tr><th id="1312">1312</th><td>	<b>if</b> (<a class="ref fn" href="../intel_uncore.h.html#intel_wait_for_register" title='intel_wait_for_register' data-ref="intel_wait_for_register" data-ref-filename="intel_wait_for_register">intel_wait_for_register</a>(&amp;<a class="local col2 ref" href="#182dev_priv" title='dev_priv' data-ref="182dev_priv" data-ref-filename="182dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>,</td></tr>
<tr><th id="1313">1313</th><td>				    <a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>, <var>0</var>,</td></tr>
<tr><th id="1314">1314</th><td>				    <var>1</var>))</td></tr>
<tr><th id="1315">1315</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timeout waiting for DE PLL unlock\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timeout waiting for DE PLL unlock\n"</q>);</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>	<a class="local col2 ref" href="#182dev_priv" title='dev_priv' data-ref="182dev_priv" data-ref-filename="182dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1318">1318</th><td>}</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_de_pll_enable" title='bxt_de_pll_enable' data-type='void bxt_de_pll_enable(struct drm_i915_private * dev_priv, int vco)' data-ref="bxt_de_pll_enable" data-ref-filename="bxt_de_pll_enable">bxt_de_pll_enable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="183dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="183dev_priv" data-ref-filename="183dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col4 decl" id="184vco" title='vco' data-type='int' data-ref="184vco" data-ref-filename="184vco">vco</dfn>)</td></tr>
<tr><th id="1321">1321</th><td>{</td></tr>
<tr><th id="1322">1322</th><td>	<em>int</em> <dfn class="local col5 decl" id="185ratio" title='ratio' data-type='int' data-ref="185ratio" data-ref-filename="185ratio">ratio</dfn> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(vco) __x = vco; typeof(dev_priv-&gt;cdclk.hw.ref) __d = dev_priv-&gt;cdclk.hw.ref; (((typeof(vco))-1) &gt; 0 || ((typeof(dev_priv-&gt;cdclk.hw.ref))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col4 ref" href="#184vco" title='vco' data-ref="184vco" data-ref-filename="184vco">vco</a>, <a class="local col3 ref" href="#183dev_priv" title='dev_priv' data-ref="183dev_priv" data-ref-filename="183dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>);</td></tr>
<tr><th id="1323">1323</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="186val" title='val' data-type='u32' data-ref="186val" data-ref-filename="186val">val</dfn>;</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>	<a class="local col6 ref" href="#186val" title='val' data-ref="186val" data-ref-filename="186val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6d000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9903" title="((const i915_reg_t){ .reg = (0x6d000) })" data-ref="_M/BXT_DE_PLL_CTL">BXT_DE_PLL_CTL</a>);</td></tr>
<tr><th id="1326">1326</th><td>	<a class="local col6 ref" href="#186val" title='val' data-ref="186val" data-ref-filename="186val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9905" title="0xff" data-ref="_M/BXT_DE_PLL_RATIO_MASK">BXT_DE_PLL_RATIO_MASK</a>;</td></tr>
<tr><th id="1327">1327</th><td>	<a class="local col6 ref" href="#186val" title='val' data-ref="186val" data-ref-filename="186val">val</a> |= <a class="macro" href="../i915_reg.h.html#9904" title="(ratio)" data-ref="_M/BXT_DE_PLL_RATIO">BXT_DE_PLL_RATIO</a>(<a class="local col5 ref" href="#185ratio" title='ratio' data-ref="185ratio" data-ref-filename="185ratio">ratio</a>);</td></tr>
<tr><th id="1328">1328</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6d000) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9903" title="((const i915_reg_t){ .reg = (0x6d000) })" data-ref="_M/BXT_DE_PLL_CTL">BXT_DE_PLL_CTL</a>, <a class="local col6 ref" href="#186val" title='val' data-ref="186val" data-ref-filename="186val">val</a>);</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })), ((1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>);</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>	<i>/* Timeout 200us */</i></td></tr>
<tr><th id="1333">1333</th><td>	<b>if</b> (<a class="ref fn" href="../intel_uncore.h.html#intel_wait_for_register" title='intel_wait_for_register' data-ref="intel_wait_for_register" data-ref-filename="intel_wait_for_register">intel_wait_for_register</a>(&amp;<a class="local col3 ref" href="#183dev_priv" title='dev_priv' data-ref="183dev_priv" data-ref-filename="183dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>,</td></tr>
<tr><th id="1334">1334</th><td>				    <a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>,</td></tr>
<tr><th id="1335">1335</th><td>				    <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>,</td></tr>
<tr><th id="1336">1336</th><td>				    <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>,</td></tr>
<tr><th id="1337">1337</th><td>				    <var>1</var>))</td></tr>
<tr><th id="1338">1338</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timeout waiting for DE PLL lock\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timeout waiting for DE PLL lock\n"</q>);</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>	<a class="local col3 ref" href="#183dev_priv" title='dev_priv' data-ref="183dev_priv" data-ref-filename="183dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col4 ref" href="#184vco" title='vco' data-ref="184vco" data-ref-filename="184vco">vco</a>;</td></tr>
<tr><th id="1341">1341</th><td>}</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_set_cdclk" title='bxt_set_cdclk' data-type='void bxt_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="bxt_set_cdclk" data-ref-filename="bxt_set_cdclk">bxt_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="187dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col8 decl" id="188cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="188cdclk_state" data-ref-filename="188cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="1345">1345</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col9 decl" id="189pipe" title='pipe' data-type='enum pipe' data-ref="189pipe" data-ref-filename="189pipe">pipe</dfn>)</td></tr>
<tr><th id="1346">1346</th><td>{</td></tr>
<tr><th id="1347">1347</th><td>	<em>int</em> <dfn class="local col0 decl" id="190cdclk" title='cdclk' data-type='int' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</dfn> = <a class="local col8 ref" href="#188cdclk_state" title='cdclk_state' data-ref="188cdclk_state" data-ref-filename="188cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="1348">1348</th><td>	<em>int</em> <dfn class="local col1 decl" id="191vco" title='vco' data-type='int' data-ref="191vco" data-ref-filename="191vco">vco</dfn> = <a class="local col8 ref" href="#188cdclk_state" title='cdclk_state' data-ref="188cdclk_state" data-ref-filename="188cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>;</td></tr>
<tr><th id="1349">1349</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="192val" title='val' data-type='u32' data-ref="192val" data-ref-filename="192val">val</dfn>, <dfn class="local col3 decl" id="193divider" title='divider' data-type='u32' data-ref="193divider" data-ref-filename="193divider">divider</dfn>;</td></tr>
<tr><th id="1350">1350</th><td>	<em>int</em> <dfn class="local col4 decl" id="194ret" title='ret' data-type='int' data-ref="194ret" data-ref-filename="194ret">ret</dfn>;</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>	<i>/* cdclk = vco / 2 / div{1,1.5,2,4} */</i></td></tr>
<tr><th id="1353">1353</th><td>	<b>switch</b> (<a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(vco) __x = vco; typeof(cdclk) __d = cdclk; (((typeof(vco))-1) &gt; 0 || ((typeof(cdclk))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col1 ref" href="#191vco" title='vco' data-ref="191vco" data-ref-filename="191vco">vco</a>, <a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a>)) {</td></tr>
<tr><th id="1354">1354</th><td>	<b>default</b>:</td></tr>
<tr><th id="1355">1355</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((cdclk != dev_priv-&gt;cdclk.hw.bypass)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;cdclk != dev_priv-&gt;cdclk.hw.bypass&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1355), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (236)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a> != <a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>);</td></tr>
<tr><th id="1356">1356</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((vco != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;vco != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1356), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (238)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col1 ref" href="#191vco" title='vco' data-ref="191vco" data-ref-filename="191vco">vco</a> != <var>0</var>);</td></tr>
<tr><th id="1357">1357</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1358">1358</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="1359">1359</th><td>		<a class="local col3 ref" href="#193divider" title='divider' data-ref="193divider" data-ref-filename="193divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9596" title="(0 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1">BXT_CDCLK_CD2X_DIV_SEL_1</a>;</td></tr>
<tr><th id="1360">1360</th><td>		<b>break</b>;</td></tr>
<tr><th id="1361">1361</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="1362">1362</th><td>		<a class="macro" href="../../../../../include/asm-generic/bug.h.html#132" title="({ int __ret_warn_on = !!(IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Unsupported divider\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1362), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (240)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN">WARN</a>(<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>), <q>"Unsupported divider\n"</q>);</td></tr>
<tr><th id="1363">1363</th><td>		<a class="local col3 ref" href="#193divider" title='divider' data-ref="193divider" data-ref-filename="193divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9597" title="(1 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1_5">BXT_CDCLK_CD2X_DIV_SEL_1_5</a>;</td></tr>
<tr><th id="1364">1364</th><td>		<b>break</b>;</td></tr>
<tr><th id="1365">1365</th><td>	<b>case</b> <var>4</var>:</td></tr>
<tr><th id="1366">1366</th><td>		<a class="local col3 ref" href="#193divider" title='divider' data-ref="193divider" data-ref-filename="193divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9598" title="(2 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_2">BXT_CDCLK_CD2X_DIV_SEL_2</a>;</td></tr>
<tr><th id="1367">1367</th><td>		<b>break</b>;</td></tr>
<tr><th id="1368">1368</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="1369">1369</th><td>		<a class="local col3 ref" href="#193divider" title='divider' data-ref="193divider" data-ref-filename="193divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9599" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_4">BXT_CDCLK_CD2X_DIV_SEL_4</a>;</td></tr>
<tr><th id="1370">1370</th><td>		<b>break</b>;</td></tr>
<tr><th id="1371">1371</th><td>	}</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>	<i>/*</i></td></tr>
<tr><th id="1374">1374</th><td><i>	 * Inform power controller of upcoming frequency change. BSpec</i></td></tr>
<tr><th id="1375">1375</th><td><i>	 * requires us to wait up to 150usec, but that leads to timeouts;</i></td></tr>
<tr><th id="1376">1376</th><td><i>	 * the 2ms used here is based on experiment.</i></td></tr>
<tr><th id="1377">1377</th><td><i>	 */</i></td></tr>
<tr><th id="1378">1378</th><td>	<a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a> = <a class="ref fn" href="../intel_sideband.h.html#sandybridge_pcode_write_timeout" title='sandybridge_pcode_write_timeout' data-ref="sandybridge_pcode_write_timeout" data-ref-filename="sandybridge_pcode_write_timeout">sandybridge_pcode_write_timeout</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>,</td></tr>
<tr><th id="1379">1379</th><td>					      <a class="macro" href="../i915_reg.h.html#8809" title="0x17" data-ref="_M/HSW_PCODE_DE_WRITE_FREQ_REQ">HSW_PCODE_DE_WRITE_FREQ_REQ</a>,</td></tr>
<tr><th id="1380">1380</th><td>					      <var>0x80000000</var>, <var>150</var>, <var>2</var>);</td></tr>
<tr><th id="1381">1381</th><td>	<b>if</b> (<a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a>) {</td></tr>
<tr><th id="1382">1382</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;PCode CDCLK freq change notify failed (err %d, freq %d)\n&quot;, ret, cdclk)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"PCode CDCLK freq change notify failed (err %d, freq %d)\n"</q>,</td></tr>
<tr><th id="1383">1383</th><td>			  <a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a>, <a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a>);</td></tr>
<tr><th id="1384">1384</th><td>		<b>return</b>;</td></tr>
<tr><th id="1385">1385</th><td>	}</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>	<b>if</b> (<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1388">1388</th><td>	    <a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col1 ref" href="#191vco" title='vco' data-ref="191vco" data-ref-filename="191vco">vco</a>)</td></tr>
<tr><th id="1389">1389</th><td>		<a class="tu ref fn" href="#bxt_de_pll_disable" title='bxt_de_pll_disable' data-use='c' data-ref="bxt_de_pll_disable" data-ref-filename="bxt_de_pll_disable">bxt_de_pll_disable</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>	<b>if</b> (<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col1 ref" href="#191vco" title='vco' data-ref="191vco" data-ref-filename="191vco">vco</a>)</td></tr>
<tr><th id="1392">1392</th><td>		<a class="tu ref fn" href="#bxt_de_pll_enable" title='bxt_de_pll_enable' data-use='c' data-ref="bxt_de_pll_enable" data-ref-filename="bxt_de_pll_enable">bxt_de_pll_enable</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, <a class="local col1 ref" href="#191vco" title='vco' data-ref="191vco" data-ref-filename="191vco">vco</a>);</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>	<a class="local col2 ref" href="#192val" title='val' data-ref="192val" data-ref-filename="192val">val</a> = <a class="local col3 ref" href="#193divider" title='divider' data-ref="193divider" data-ref-filename="193divider">divider</a> | <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a>);</td></tr>
<tr><th id="1395">1395</th><td>	<b>if</b> (<a class="local col9 ref" href="#189pipe" title='pipe' data-ref="189pipe" data-ref-filename="189pipe">pipe</a> == <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>)</td></tr>
<tr><th id="1396">1396</th><td>		<a class="local col2 ref" href="#192val" title='val' data-ref="192val" data-ref-filename="192val">val</a> |= <a class="macro" href="../i915_reg.h.html#9602" title="((3) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE_NONE">BXT_CDCLK_CD2X_PIPE_NONE</a>;</td></tr>
<tr><th id="1397">1397</th><td>	<b>else</b></td></tr>
<tr><th id="1398">1398</th><td>		<a class="local col2 ref" href="#192val" title='val' data-ref="192val" data-ref-filename="192val">val</a> |= <a class="macro" href="../i915_reg.h.html#9600" title="((pipe) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE">BXT_CDCLK_CD2X_PIPE</a>(<a class="local col9 ref" href="#189pipe" title='pipe' data-ref="189pipe" data-ref-filename="189pipe">pipe</a>);</td></tr>
<tr><th id="1399">1399</th><td>	<i>/*</i></td></tr>
<tr><th id="1400">1400</th><td><i>	 * Disable SSA Precharge when CD clock frequency &lt; 500 MHz,</i></td></tr>
<tr><th id="1401">1401</th><td><i>	 * enable otherwise.</i></td></tr>
<tr><th id="1402">1402</th><td><i>	 */</i></td></tr>
<tr><th id="1403">1403</th><td>	<b>if</b> (<a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a> &gt;= <var>500000</var>)</td></tr>
<tr><th id="1404">1404</th><td>		<a class="local col2 ref" href="#192val" title='val' data-ref="192val" data-ref-filename="192val">val</a> |= <a class="macro" href="../i915_reg.h.html#9604" title="(1 &lt;&lt; 16)" data-ref="_M/BXT_CDCLK_SSA_PRECHARGE_ENABLE">BXT_CDCLK_SSA_PRECHARGE_ENABLE</a>;</td></tr>
<tr><th id="1405">1405</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col2 ref" href="#192val" title='val' data-ref="192val" data-ref-filename="192val">val</a>);</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>	<b>if</b> (<a class="local col9 ref" href="#189pipe" title='pipe' data-ref="189pipe" data-ref-filename="189pipe">pipe</a> != <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>)</td></tr>
<tr><th id="1408">1408</th><td>		<a class="ref fn" href="../intel_drv.h.html#intel_wait_for_vblank" title='intel_wait_for_vblank' data-ref="intel_wait_for_vblank" data-ref-filename="intel_wait_for_vblank">intel_wait_for_vblank</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, <a class="local col9 ref" href="#189pipe" title='pipe' data-ref="189pipe" data-ref-filename="189pipe">pipe</a>);</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>	<i>/*</i></td></tr>
<tr><th id="1411">1411</th><td><i>	 * The timeout isn't specified, the 2ms used here is based on</i></td></tr>
<tr><th id="1412">1412</th><td><i>	 * experiment.</i></td></tr>
<tr><th id="1413">1413</th><td><i>	 * FIXME: Waiting for the request completion could be delayed until</i></td></tr>
<tr><th id="1414">1414</th><td><i>	 * the next PCODE request based on BSpec.</i></td></tr>
<tr><th id="1415">1415</th><td><i>	 */</i></td></tr>
<tr><th id="1416">1416</th><td>	<a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a> = <a class="ref fn" href="../intel_sideband.h.html#sandybridge_pcode_write_timeout" title='sandybridge_pcode_write_timeout' data-ref="sandybridge_pcode_write_timeout" data-ref-filename="sandybridge_pcode_write_timeout">sandybridge_pcode_write_timeout</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>,</td></tr>
<tr><th id="1417">1417</th><td>					      <a class="macro" href="../i915_reg.h.html#8809" title="0x17" data-ref="_M/HSW_PCODE_DE_WRITE_FREQ_REQ">HSW_PCODE_DE_WRITE_FREQ_REQ</a>,</td></tr>
<tr><th id="1418">1418</th><td>					      <a class="local col8 ref" href="#188cdclk_state" title='cdclk_state' data-ref="188cdclk_state" data-ref-filename="188cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>, <var>150</var>, <var>2</var>);</td></tr>
<tr><th id="1419">1419</th><td>	<b>if</b> (<a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a>) {</td></tr>
<tr><th id="1420">1420</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;PCode CDCLK freq set failed, (err %d, freq %d)\n&quot;, ret, cdclk)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"PCode CDCLK freq set failed, (err %d, freq %d)\n"</q>,</td></tr>
<tr><th id="1421">1421</th><td>			  <a class="local col4 ref" href="#194ret" title='ret' data-ref="194ret" data-ref-filename="194ret">ret</a>, <a class="local col0 ref" href="#190cdclk" title='cdclk' data-ref="190cdclk" data-ref-filename="190cdclk">cdclk</a>);</td></tr>
<tr><th id="1422">1422</th><td>		<b>return</b>;</td></tr>
<tr><th id="1423">1423</th><td>	}</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1426">1426</th><td>}</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_sanitize_cdclk" title='bxt_sanitize_cdclk' data-type='void bxt_sanitize_cdclk(struct drm_i915_private * dev_priv)' data-ref="bxt_sanitize_cdclk" data-ref-filename="bxt_sanitize_cdclk">bxt_sanitize_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="195dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1429">1429</th><td>{</td></tr>
<tr><th id="1430">1430</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="196cdctl" title='cdctl' data-type='u32' data-ref="196cdctl" data-ref-filename="196cdctl">cdctl</dfn>, <dfn class="local col7 decl" id="197expected" title='expected' data-type='u32' data-ref="197expected" data-ref-filename="197expected">expected</dfn>;</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1433">1433</th><td>	<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(&amp;<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <q>"Current CDCLK"</q>);</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>	<b>if</b> (<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var> ||</td></tr>
<tr><th id="1436">1436</th><td>	    <a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> == <a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1437">1437</th><td>		<b>goto</b> <a class="lbl" href="#198sanitize" data-ref="198sanitize" data-ref-filename="198sanitize">sanitize</a>;</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>	<i>/* DPLL okay; verify the cdclock</i></td></tr>
<tr><th id="1440">1440</th><td><i>	 *</i></td></tr>
<tr><th id="1441">1441</th><td><i>	 * Some BIOS versions leave an incorrect decimal frequency value and</i></td></tr>
<tr><th id="1442">1442</th><td><i>	 * set reserved MBZ bits in CDCLK_CTL at least during exiting from S4,</i></td></tr>
<tr><th id="1443">1443</th><td><i>	 * so sanitize this register.</i></td></tr>
<tr><th id="1444">1444</th><td><i>	 */</i></td></tr>
<tr><th id="1445">1445</th><td>	<a class="local col6 ref" href="#196cdctl" title='cdctl' data-ref="196cdctl" data-ref-filename="196cdctl">cdctl</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1446">1446</th><td>	<i>/*</i></td></tr>
<tr><th id="1447">1447</th><td><i>	 * Let's ignore the pipe field, since BIOS could have configured the</i></td></tr>
<tr><th id="1448">1448</th><td><i>	 * dividers both synching to an active pipe, or asynchronously</i></td></tr>
<tr><th id="1449">1449</th><td><i>	 * (PIPE_NONE).</i></td></tr>
<tr><th id="1450">1450</th><td><i>	 */</i></td></tr>
<tr><th id="1451">1451</th><td>	<a class="local col6 ref" href="#196cdctl" title='cdctl' data-ref="196cdctl" data-ref-filename="196cdctl">cdctl</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9602" title="((3) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE_NONE">BXT_CDCLK_CD2X_PIPE_NONE</a>;</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>	<a class="local col7 ref" href="#197expected" title='expected' data-ref="197expected" data-ref-filename="197expected">expected</a> = (<a class="local col6 ref" href="#196cdctl" title='cdctl' data-ref="196cdctl" data-ref-filename="196cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>) |</td></tr>
<tr><th id="1454">1454</th><td>		<a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1455">1455</th><td>	<i>/*</i></td></tr>
<tr><th id="1456">1456</th><td><i>	 * Disable SSA Precharge when CD clock frequency &lt; 500 MHz,</i></td></tr>
<tr><th id="1457">1457</th><td><i>	 * enable otherwise.</i></td></tr>
<tr><th id="1458">1458</th><td><i>	 */</i></td></tr>
<tr><th id="1459">1459</th><td>	<b>if</b> (<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> &gt;= <var>500000</var>)</td></tr>
<tr><th id="1460">1460</th><td>		<a class="local col7 ref" href="#197expected" title='expected' data-ref="197expected" data-ref-filename="197expected">expected</a> |= <a class="macro" href="../i915_reg.h.html#9604" title="(1 &lt;&lt; 16)" data-ref="_M/BXT_CDCLK_SSA_PRECHARGE_ENABLE">BXT_CDCLK_SSA_PRECHARGE_ENABLE</a>;</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>	<b>if</b> (<a class="local col6 ref" href="#196cdctl" title='cdctl' data-ref="196cdctl" data-ref-filename="196cdctl">cdctl</a> == <a class="local col7 ref" href="#197expected" title='expected' data-ref="197expected" data-ref-filename="197expected">expected</a>)</td></tr>
<tr><th id="1463">1463</th><td>		<i>/* All well; nothing to sanitize */</i></td></tr>
<tr><th id="1464">1464</th><td>		<b>return</b>;</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><dfn class="lbl" id="198sanitize" data-ref="198sanitize" data-ref-filename="198sanitize">sanitize</dfn>:</td></tr>
<tr><th id="1467">1467</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Sanitizing cdclk programmed by pre-os\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Sanitizing cdclk programmed by pre-os\n"</q>);</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td>	<i>/* force cdclk programming */</i></td></tr>
<tr><th id="1470">1470</th><td>	<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>0</var>;</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>	<i>/* force full PLL disable + enable */</i></td></tr>
<tr><th id="1473">1473</th><td>	<a class="local col5 ref" href="#195dev_priv" title='dev_priv' data-ref="195dev_priv" data-ref-filename="195dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = -<var>1</var>;</td></tr>
<tr><th id="1474">1474</th><td>}</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_init_cdclk" title='bxt_init_cdclk' data-type='void bxt_init_cdclk(struct drm_i915_private * dev_priv)' data-ref="bxt_init_cdclk" data-ref-filename="bxt_init_cdclk">bxt_init_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="199dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1477">1477</th><td>{</td></tr>
<tr><th id="1478">1478</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col0 decl" id="200cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</dfn>;</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>	<a class="tu ref fn" href="#bxt_sanitize_cdclk" title='bxt_sanitize_cdclk' data-use='c' data-ref="bxt_sanitize_cdclk" data-ref-filename="bxt_sanitize_cdclk">bxt_sanitize_cdclk</a>(<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>	<b>if</b> (<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1483">1483</th><td>	    <a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var>)</td></tr>
<tr><th id="1484">1484</th><td>		<b>return</b>;</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>	<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a> = <a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>	<i>/*</i></td></tr>
<tr><th id="1489">1489</th><td><i>	 * FIXME:</i></td></tr>
<tr><th id="1490">1490</th><td><i>	 * - The initial CDCLK needs to be read from VBT.</i></td></tr>
<tr><th id="1491">1491</th><td><i>	 *   Need to make this change after VBT has changes for BXT.</i></td></tr>
<tr><th id="1492">1492</th><td><i>	 */</i></td></tr>
<tr><th id="1493">1493</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="1494">1494</th><td>		<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="tu ref fn" href="#glk_calc_cdclk" title='glk_calc_cdclk' data-use='c' data-ref="glk_calc_cdclk" data-ref-filename="glk_calc_cdclk">glk_calc_cdclk</a>(<var>0</var>);</td></tr>
<tr><th id="1495">1495</th><td>		<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#glk_de_pll_vco" title='glk_de_pll_vco' data-use='c' data-ref="glk_de_pll_vco" data-ref-filename="glk_de_pll_vco">glk_de_pll_vco</a>(<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>, <a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1496">1496</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1497">1497</th><td>		<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="tu ref fn" href="#bxt_calc_cdclk" title='bxt_calc_cdclk' data-use='c' data-ref="bxt_calc_cdclk" data-ref-filename="bxt_calc_cdclk">bxt_calc_cdclk</a>(<var>0</var>);</td></tr>
<tr><th id="1498">1498</th><td>		<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#bxt_de_pll_vco" title='bxt_de_pll_vco' data-use='c' data-ref="bxt_de_pll_vco" data-ref-filename="bxt_de_pll_vco">bxt_de_pll_vco</a>(<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>, <a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1499">1499</th><td>	}</td></tr>
<tr><th id="1500">1500</th><td>	<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-use='c' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</a>(<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>	<a class="tu ref fn" href="#bxt_set_cdclk" title='bxt_set_cdclk' data-use='c' data-ref="bxt_set_cdclk" data-ref-filename="bxt_set_cdclk">bxt_set_cdclk</a>(<a class="local col9 ref" href="#199dev_priv" title='dev_priv' data-ref="199dev_priv" data-ref-filename="199dev_priv">dev_priv</a>, &amp;<a class="local col0 ref" href="#200cdclk_state" title='cdclk_state' data-ref="200cdclk_state" data-ref-filename="200cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1503">1503</th><td>}</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_uninit_cdclk" title='bxt_uninit_cdclk' data-type='void bxt_uninit_cdclk(struct drm_i915_private * dev_priv)' data-ref="bxt_uninit_cdclk" data-ref-filename="bxt_uninit_cdclk">bxt_uninit_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="201dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="201dev_priv" data-ref-filename="201dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1506">1506</th><td>{</td></tr>
<tr><th id="1507">1507</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col2 decl" id="202cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</dfn> = <a class="local col1 ref" href="#201dev_priv" title='dev_priv' data-ref="201dev_priv" data-ref-filename="201dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>	<a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>;</td></tr>
<tr><th id="1510">1510</th><td>	<a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1511">1511</th><td>	<a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-use='c' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</a>(<a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>	<a class="tu ref fn" href="#bxt_set_cdclk" title='bxt_set_cdclk' data-use='c' data-ref="bxt_set_cdclk" data-ref-filename="bxt_set_cdclk">bxt_set_cdclk</a>(<a class="local col1 ref" href="#201dev_priv" title='dev_priv' data-ref="201dev_priv" data-ref-filename="201dev_priv">dev_priv</a>, &amp;<a class="local col2 ref" href="#202cdclk_state" title='cdclk_state' data-ref="202cdclk_state" data-ref-filename="202cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1514">1514</th><td>}</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cnl_calc_cdclk" title='cnl_calc_cdclk' data-type='int cnl_calc_cdclk(int min_cdclk)' data-ref="cnl_calc_cdclk" data-ref-filename="cnl_calc_cdclk">cnl_calc_cdclk</dfn>(<em>int</em> <dfn class="local col3 decl" id="203min_cdclk" title='min_cdclk' data-type='int' data-ref="203min_cdclk" data-ref-filename="203min_cdclk">min_cdclk</dfn>)</td></tr>
<tr><th id="1517">1517</th><td>{</td></tr>
<tr><th id="1518">1518</th><td>	<b>if</b> (<a class="local col3 ref" href="#203min_cdclk" title='min_cdclk' data-ref="203min_cdclk" data-ref-filename="203min_cdclk">min_cdclk</a> &gt; <var>336000</var>)</td></tr>
<tr><th id="1519">1519</th><td>		<b>return</b> <var>528000</var>;</td></tr>
<tr><th id="1520">1520</th><td>	<b>else</b> <b>if</b> (<a class="local col3 ref" href="#203min_cdclk" title='min_cdclk' data-ref="203min_cdclk" data-ref-filename="203min_cdclk">min_cdclk</a> &gt; <var>168000</var>)</td></tr>
<tr><th id="1521">1521</th><td>		<b>return</b> <var>336000</var>;</td></tr>
<tr><th id="1522">1522</th><td>	<b>else</b></td></tr>
<tr><th id="1523">1523</th><td>		<b>return</b> <var>168000</var>;</td></tr>
<tr><th id="1524">1524</th><td>}</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-type='u8 cnl_calc_voltage_level(int cdclk)' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</dfn>(<em>int</em> <dfn class="local col4 decl" id="204cdclk" title='cdclk' data-type='int' data-ref="204cdclk" data-ref-filename="204cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1527">1527</th><td>{</td></tr>
<tr><th id="1528">1528</th><td>	<b>if</b> (<a class="local col4 ref" href="#204cdclk" title='cdclk' data-ref="204cdclk" data-ref-filename="204cdclk">cdclk</a> &gt; <var>336000</var>)</td></tr>
<tr><th id="1529">1529</th><td>		<b>return</b> <var>2</var>;</td></tr>
<tr><th id="1530">1530</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#204cdclk" title='cdclk' data-ref="204cdclk" data-ref-filename="204cdclk">cdclk</a> &gt; <var>168000</var>)</td></tr>
<tr><th id="1531">1531</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="1532">1532</th><td>	<b>else</b></td></tr>
<tr><th id="1533">1533</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1534">1534</th><td>}</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_cdclk_pll_update" title='cnl_cdclk_pll_update' data-type='void cnl_cdclk_pll_update(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="cnl_cdclk_pll_update" data-ref-filename="cnl_cdclk_pll_update">cnl_cdclk_pll_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="205dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="205dev_priv" data-ref-filename="205dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1537">1537</th><td>				 <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col6 decl" id="206cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="1538">1538</th><td>{</td></tr>
<tr><th id="1539">1539</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="207val" title='val' data-type='u32' data-ref="207val" data-ref-filename="207val">val</dfn>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x51004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7610" title="((const i915_reg_t){ .reg = (0x51004) })" data-ref="_M/SKL_DSSM">SKL_DSSM</a>) &amp; <a class="macro" href="../i915_reg.h.html#7611" title="(1 &lt;&lt; 31)" data-ref="_M/CNL_DSSM_CDCLK_PLL_REFCLK_24MHz">CNL_DSSM_CDCLK_PLL_REFCLK_24MHz</a>)</td></tr>
<tr><th id="1542">1542</th><td>		<a class="local col6 ref" href="#206cdclk_state" title='cdclk_state' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>24000</var>;</td></tr>
<tr><th id="1543">1543</th><td>	<b>else</b></td></tr>
<tr><th id="1544">1544</th><td>		<a class="local col6 ref" href="#206cdclk_state" title='cdclk_state' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>19200</var>;</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>	<a class="local col6 ref" href="#206cdclk_state" title='cdclk_state' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>	<a class="local col7 ref" href="#207val" title='val' data-ref="207val" data-ref-filename="207val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>);</td></tr>
<tr><th id="1549">1549</th><td>	<b>if</b> ((<a class="local col7 ref" href="#207val" title='val' data-ref="207val" data-ref-filename="207val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>) == <var>0</var>)</td></tr>
<tr><th id="1550">1550</th><td>		<b>return</b>;</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((val &amp; (1 &lt;&lt; 30)) == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(val &amp; (1 &lt;&lt; 30)) == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1552), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (242)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col7 ref" href="#207val" title='val' data-ref="207val" data-ref-filename="207val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>) == <var>0</var>))</td></tr>
<tr><th id="1553">1553</th><td>		<b>return</b>;</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td>	<a class="local col6 ref" href="#206cdclk_state" title='cdclk_state' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = (<a class="local col7 ref" href="#207val" title='val' data-ref="207val" data-ref-filename="207val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9911" title="0xff" data-ref="_M/CNL_CDCLK_PLL_RATIO_MASK">CNL_CDCLK_PLL_RATIO_MASK</a>) * <a class="local col6 ref" href="#206cdclk_state" title='cdclk_state' data-ref="206cdclk_state" data-ref-filename="206cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1556">1556</th><td>}</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_get_cdclk" title='cnl_get_cdclk' data-type='void cnl_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="cnl_get_cdclk" data-ref-filename="cnl_get_cdclk">cnl_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="208dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="208dev_priv" data-ref-filename="208dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1559">1559</th><td>			 <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="209cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="1560">1560</th><td>{</td></tr>
<tr><th id="1561">1561</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="210divider" title='divider' data-type='u32' data-ref="210divider" data-ref-filename="210divider">divider</dfn>;</td></tr>
<tr><th id="1562">1562</th><td>	<em>int</em> <dfn class="local col1 decl" id="211div" title='div' data-type='int' data-ref="211div" data-ref-filename="211div">div</dfn>;</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td>	<a class="tu ref fn" href="#cnl_cdclk_pll_update" title='cnl_cdclk_pll_update' data-use='c' data-ref="cnl_cdclk_pll_update" data-ref-filename="cnl_cdclk_pll_update">cnl_cdclk_pll_update</a>(<a class="local col8 ref" href="#208dev_priv" title='dev_priv' data-ref="208dev_priv" data-ref-filename="208dev_priv">dev_priv</a>, <a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>);</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>	<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a> = <a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>	<b>if</b> (<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var>)</td></tr>
<tr><th id="1569">1569</th><td>		<b>goto</b> <a class="lbl" href="#212out" data-ref="212out" data-ref-filename="212out">out</a>;</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>	<a class="local col0 ref" href="#210divider" title='divider' data-ref="210divider" data-ref-filename="210divider">divider</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>) &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>;</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td>	<b>switch</b> (<a class="local col0 ref" href="#210divider" title='divider' data-ref="210divider" data-ref-filename="210divider">divider</a>) {</td></tr>
<tr><th id="1574">1574</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9596" title="(0 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1">BXT_CDCLK_CD2X_DIV_SEL_1</a>:</td></tr>
<tr><th id="1575">1575</th><td>		<a class="local col1 ref" href="#211div" title='div' data-ref="211div" data-ref-filename="211div">div</a> = <var>2</var>;</td></tr>
<tr><th id="1576">1576</th><td>		<b>break</b>;</td></tr>
<tr><th id="1577">1577</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#9598" title="(2 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_2">BXT_CDCLK_CD2X_DIV_SEL_2</a>:</td></tr>
<tr><th id="1578">1578</th><td>		<a class="local col1 ref" href="#211div" title='div' data-ref="211div" data-ref-filename="211div">div</a> = <var>4</var>;</td></tr>
<tr><th id="1579">1579</th><td>		<b>break</b>;</td></tr>
<tr><th id="1580">1580</th><td>	<b>default</b>:</td></tr>
<tr><th id="1581">1581</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;divider&quot;, (long)(divider)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1581), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (244)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col0 ref" href="#210divider" title='divider' data-ref="210divider" data-ref-filename="210divider">divider</a>);</td></tr>
<tr><th id="1582">1582</th><td>		<b>return</b>;</td></tr>
<tr><th id="1583">1583</th><td>	}</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td>	<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(cdclk_state-&gt;vco) __x = cdclk_state-&gt;vco; typeof(div) __d = div; (((typeof(cdclk_state-&gt;vco))-1) &gt; 0 || ((typeof(div))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>, <a class="local col1 ref" href="#211div" title='div' data-ref="211div" data-ref-filename="211div">div</a>);</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td> <dfn class="lbl" id="212out" data-ref="212out" data-ref-filename="212out">out</dfn>:</td></tr>
<tr><th id="1588">1588</th><td>	<i>/*</i></td></tr>
<tr><th id="1589">1589</th><td><i>	 * Can't read this out :( Let's assume it's</i></td></tr>
<tr><th id="1590">1590</th><td><i>	 * at least what the CDCLK frequency requires.</i></td></tr>
<tr><th id="1591">1591</th><td><i>	 */</i></td></tr>
<tr><th id="1592">1592</th><td>	<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="1593">1593</th><td>		<a class="tu ref fn" href="#cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-use='c' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</a>(<a class="local col9 ref" href="#209cdclk_state" title='cdclk_state' data-ref="209cdclk_state" data-ref-filename="209cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_cdclk_pll_disable" title='cnl_cdclk_pll_disable' data-type='void cnl_cdclk_pll_disable(struct drm_i915_private * dev_priv)' data-ref="cnl_cdclk_pll_disable" data-ref-filename="cnl_cdclk_pll_disable">cnl_cdclk_pll_disable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="213dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="213dev_priv" data-ref-filename="213dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1597">1597</th><td>{</td></tr>
<tr><th id="1598">1598</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="214val" title='val' data-type='u32' data-ref="214val" data-ref-filename="214val">val</dfn>;</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>	<a class="local col4 ref" href="#214val" title='val' data-ref="214val" data-ref-filename="214val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>);</td></tr>
<tr><th id="1601">1601</th><td>	<a class="local col4 ref" href="#214val" title='val' data-ref="214val" data-ref-filename="214val">val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>;</td></tr>
<tr><th id="1602">1602</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <a class="local col4 ref" href="#214val" title='val' data-ref="214val" data-ref-filename="214val">val</a>);</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>	<i>/* Timeout 200us */</i></td></tr>
<tr><th id="1605">1605</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((1) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) }))) &amp; (1 &lt;&lt; 30)) == 0))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>) &amp; <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>) == <var>0</var>, <var>1</var>))</td></tr>
<tr><th id="1606">1606</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timeout waiting for CDCLK PLL unlock\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timeout waiting for CDCLK PLL unlock\n"</q>);</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>	<a class="local col3 ref" href="#213dev_priv" title='dev_priv' data-ref="213dev_priv" data-ref-filename="213dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1609">1609</th><td>}</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_cdclk_pll_enable" title='cnl_cdclk_pll_enable' data-type='void cnl_cdclk_pll_enable(struct drm_i915_private * dev_priv, int vco)' data-ref="cnl_cdclk_pll_enable" data-ref-filename="cnl_cdclk_pll_enable">cnl_cdclk_pll_enable</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="215dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="215dev_priv" data-ref-filename="215dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col6 decl" id="216vco" title='vco' data-type='int' data-ref="216vco" data-ref-filename="216vco">vco</dfn>)</td></tr>
<tr><th id="1612">1612</th><td>{</td></tr>
<tr><th id="1613">1613</th><td>	<em>int</em> <dfn class="local col7 decl" id="217ratio" title='ratio' data-type='int' data-ref="217ratio" data-ref-filename="217ratio">ratio</dfn> = <a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(vco) __x = vco; typeof(dev_priv-&gt;cdclk.hw.ref) __d = dev_priv-&gt;cdclk.hw.ref; (((typeof(vco))-1) &gt; 0 || ((typeof(dev_priv-&gt;cdclk.hw.ref))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col6 ref" href="#216vco" title='vco' data-ref="216vco" data-ref-filename="216vco">vco</a>, <a class="local col5 ref" href="#215dev_priv" title='dev_priv' data-ref="215dev_priv" data-ref-filename="215dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>);</td></tr>
<tr><th id="1614">1614</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="218val" title='val' data-type='u32' data-ref="218val" data-ref-filename="218val">val</dfn>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>	<a class="local col8 ref" href="#218val" title='val' data-ref="218val" data-ref-filename="218val">val</a> = <a class="macro" href="../i915_reg.h.html#9910" title="(ratio)" data-ref="_M/CNL_CDCLK_PLL_RATIO">CNL_CDCLK_PLL_RATIO</a>(<a class="local col7 ref" href="#217ratio" title='ratio' data-ref="217ratio" data-ref-filename="217ratio">ratio</a>);</td></tr>
<tr><th id="1617">1617</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <a class="local col8 ref" href="#218val" title='val' data-ref="218val" data-ref-filename="218val">val</a>);</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>	<a class="local col8 ref" href="#218val" title='val' data-ref="218val" data-ref-filename="218val">val</a> |= <a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>;</td></tr>
<tr><th id="1620">1620</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>, <a class="local col8 ref" href="#218val" title='val' data-ref="218val" data-ref-filename="218val">val</a>);</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>	<i>/* Timeout 200us */</i></td></tr>
<tr><th id="1623">1623</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((1) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) }))) &amp; (1 &lt;&lt; 30)) != 0))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>) &amp; <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>) != <var>0</var>, <var>1</var>))</td></tr>
<tr><th id="1624">1624</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timeout waiting for CDCLK PLL lock\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timeout waiting for CDCLK PLL lock\n"</q>);</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>	<a class="local col5 ref" href="#215dev_priv" title='dev_priv' data-ref="215dev_priv" data-ref-filename="215dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col6 ref" href="#216vco" title='vco' data-ref="216vco" data-ref-filename="216vco">vco</a>;</td></tr>
<tr><th id="1627">1627</th><td>}</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_set_cdclk" title='cnl_set_cdclk' data-type='void cnl_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="cnl_set_cdclk" data-ref-filename="cnl_set_cdclk">cnl_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="219dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1630">1630</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="220cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="220cdclk_state" data-ref-filename="220cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="1631">1631</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col1 decl" id="221pipe" title='pipe' data-type='enum pipe' data-ref="221pipe" data-ref-filename="221pipe">pipe</dfn>)</td></tr>
<tr><th id="1632">1632</th><td>{</td></tr>
<tr><th id="1633">1633</th><td>	<em>int</em> <dfn class="local col2 decl" id="222cdclk" title='cdclk' data-type='int' data-ref="222cdclk" data-ref-filename="222cdclk">cdclk</dfn> = <a class="local col0 ref" href="#220cdclk_state" title='cdclk_state' data-ref="220cdclk_state" data-ref-filename="220cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="1634">1634</th><td>	<em>int</em> <dfn class="local col3 decl" id="223vco" title='vco' data-type='int' data-ref="223vco" data-ref-filename="223vco">vco</dfn> = <a class="local col0 ref" href="#220cdclk_state" title='cdclk_state' data-ref="220cdclk_state" data-ref-filename="220cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>;</td></tr>
<tr><th id="1635">1635</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="224val" title='val' data-type='u32' data-ref="224val" data-ref-filename="224val">val</dfn>, <dfn class="local col5 decl" id="225divider" title='divider' data-type='u32' data-ref="225divider" data-ref-filename="225divider">divider</dfn>;</td></tr>
<tr><th id="1636">1636</th><td>	<em>int</em> <dfn class="local col6 decl" id="226ret" title='ret' data-type='int' data-ref="226ret" data-ref-filename="226ret">ret</dfn>;</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>	<a class="local col6 ref" href="#226ret" title='ret' data-ref="226ret" data-ref-filename="226ret">ret</a> = <a class="ref fn" href="../intel_sideband.h.html#skl_pcode_request" title='skl_pcode_request' data-ref="skl_pcode_request" data-ref-filename="skl_pcode_request">skl_pcode_request</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1639">1639</th><td>				<a class="macro" href="../i915_reg.h.html#8799" title="0x3" data-ref="_M/SKL_CDCLK_PREPARE_FOR_CHANGE">SKL_CDCLK_PREPARE_FOR_CHANGE</a>,</td></tr>
<tr><th id="1640">1640</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>,</td></tr>
<tr><th id="1641">1641</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>, <var>3</var>);</td></tr>
<tr><th id="1642">1642</th><td>	<b>if</b> (<a class="local col6 ref" href="#226ret" title='ret' data-ref="226ret" data-ref-filename="226ret">ret</a>) {</td></tr>
<tr><th id="1643">1643</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to inform PCU about cdclk change (%d)\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to inform PCU about cdclk change (%d)\n"</q>,</td></tr>
<tr><th id="1644">1644</th><td>			  <a class="local col6 ref" href="#226ret" title='ret' data-ref="226ret" data-ref-filename="226ret">ret</a>);</td></tr>
<tr><th id="1645">1645</th><td>		<b>return</b>;</td></tr>
<tr><th id="1646">1646</th><td>	}</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>	<i>/* cdclk = vco / 2 / div{1,2} */</i></td></tr>
<tr><th id="1649">1649</th><td>	<b>switch</b> (<a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(vco) __x = vco; typeof(cdclk) __d = cdclk; (((typeof(vco))-1) &gt; 0 || ((typeof(cdclk))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col3 ref" href="#223vco" title='vco' data-ref="223vco" data-ref-filename="223vco">vco</a>, <a class="local col2 ref" href="#222cdclk" title='cdclk' data-ref="222cdclk" data-ref-filename="222cdclk">cdclk</a>)) {</td></tr>
<tr><th id="1650">1650</th><td>	<b>default</b>:</td></tr>
<tr><th id="1651">1651</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((cdclk != dev_priv-&gt;cdclk.hw.bypass)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;cdclk != dev_priv-&gt;cdclk.hw.bypass&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1651), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (246)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col2 ref" href="#222cdclk" title='cdclk' data-ref="222cdclk" data-ref-filename="222cdclk">cdclk</a> != <a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>);</td></tr>
<tr><th id="1652">1652</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((vco != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;vco != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1652), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (248)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#223vco" title='vco' data-ref="223vco" data-ref-filename="223vco">vco</a> != <var>0</var>);</td></tr>
<tr><th id="1653">1653</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1654">1654</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="1655">1655</th><td>		<a class="local col5 ref" href="#225divider" title='divider' data-ref="225divider" data-ref-filename="225divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9596" title="(0 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1">BXT_CDCLK_CD2X_DIV_SEL_1</a>;</td></tr>
<tr><th id="1656">1656</th><td>		<b>break</b>;</td></tr>
<tr><th id="1657">1657</th><td>	<b>case</b> <var>4</var>:</td></tr>
<tr><th id="1658">1658</th><td>		<a class="local col5 ref" href="#225divider" title='divider' data-ref="225divider" data-ref-filename="225divider">divider</a> = <a class="macro" href="../i915_reg.h.html#9598" title="(2 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_2">BXT_CDCLK_CD2X_DIV_SEL_2</a>;</td></tr>
<tr><th id="1659">1659</th><td>		<b>break</b>;</td></tr>
<tr><th id="1660">1660</th><td>	}</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>	<b>if</b> (<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1663">1663</th><td>	    <a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col3 ref" href="#223vco" title='vco' data-ref="223vco" data-ref-filename="223vco">vco</a>)</td></tr>
<tr><th id="1664">1664</th><td>		<a class="tu ref fn" href="#cnl_cdclk_pll_disable" title='cnl_cdclk_pll_disable' data-use='c' data-ref="cnl_cdclk_pll_disable" data-ref-filename="cnl_cdclk_pll_disable">cnl_cdclk_pll_disable</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>	<b>if</b> (<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col3 ref" href="#223vco" title='vco' data-ref="223vco" data-ref-filename="223vco">vco</a>)</td></tr>
<tr><th id="1667">1667</th><td>		<a class="tu ref fn" href="#cnl_cdclk_pll_enable" title='cnl_cdclk_pll_enable' data-use='c' data-ref="cnl_cdclk_pll_enable" data-ref-filename="cnl_cdclk_pll_enable">cnl_cdclk_pll_enable</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>, <a class="local col3 ref" href="#223vco" title='vco' data-ref="223vco" data-ref-filename="223vco">vco</a>);</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>	<a class="local col4 ref" href="#224val" title='val' data-ref="224val" data-ref-filename="224val">val</a> = <a class="local col5 ref" href="#225divider" title='divider' data-ref="225divider" data-ref-filename="225divider">divider</a> | <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col2 ref" href="#222cdclk" title='cdclk' data-ref="222cdclk" data-ref-filename="222cdclk">cdclk</a>);</td></tr>
<tr><th id="1670">1670</th><td>	<b>if</b> (<a class="local col1 ref" href="#221pipe" title='pipe' data-ref="221pipe" data-ref-filename="221pipe">pipe</a> == <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>)</td></tr>
<tr><th id="1671">1671</th><td>		<a class="local col4 ref" href="#224val" title='val' data-ref="224val" data-ref-filename="224val">val</a> |= <a class="macro" href="../i915_reg.h.html#9602" title="((3) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE_NONE">BXT_CDCLK_CD2X_PIPE_NONE</a>;</td></tr>
<tr><th id="1672">1672</th><td>	<b>else</b></td></tr>
<tr><th id="1673">1673</th><td>		<a class="local col4 ref" href="#224val" title='val' data-ref="224val" data-ref-filename="224val">val</a> |= <a class="macro" href="../i915_reg.h.html#9600" title="((pipe) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE">BXT_CDCLK_CD2X_PIPE</a>(<a class="local col1 ref" href="#221pipe" title='pipe' data-ref="221pipe" data-ref-filename="221pipe">pipe</a>);</td></tr>
<tr><th id="1674">1674</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="local col4 ref" href="#224val" title='val' data-ref="224val" data-ref-filename="224val">val</a>);</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td>	<b>if</b> (<a class="local col1 ref" href="#221pipe" title='pipe' data-ref="221pipe" data-ref-filename="221pipe">pipe</a> != <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>)</td></tr>
<tr><th id="1677">1677</th><td>		<a class="ref fn" href="../intel_drv.h.html#intel_wait_for_vblank" title='intel_wait_for_vblank' data-ref="intel_wait_for_vblank" data-ref-filename="intel_wait_for_vblank">intel_wait_for_vblank</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>, <a class="local col1 ref" href="#221pipe" title='pipe' data-ref="221pipe" data-ref-filename="221pipe">pipe</a>);</td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td>	<i>/* inform PCU of the change */</i></td></tr>
<tr><th id="1680">1680</th><td>	<a class="macro" href="../intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x7, cdclk_state-&gt;voltage_level, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1681">1681</th><td>				<a class="local col0 ref" href="#220cdclk_state" title='cdclk_state' data-ref="220cdclk_state" data-ref-filename="220cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>);</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td>	<i>/*</i></td></tr>
<tr><th id="1686">1686</th><td><i>	 * Can't read out the voltage level :(</i></td></tr>
<tr><th id="1687">1687</th><td><i>	 * Let's just assume everything is as expected.</i></td></tr>
<tr><th id="1688">1688</th><td><i>	 */</i></td></tr>
<tr><th id="1689">1689</th><td>	<a class="local col9 ref" href="#219dev_priv" title='dev_priv' data-ref="219dev_priv" data-ref-filename="219dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="local col0 ref" href="#220cdclk_state" title='cdclk_state' data-ref="220cdclk_state" data-ref-filename="220cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>;</td></tr>
<tr><th id="1690">1690</th><td>}</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cnl_cdclk_pll_vco" title='cnl_cdclk_pll_vco' data-type='int cnl_cdclk_pll_vco(struct drm_i915_private * dev_priv, int cdclk)' data-ref="cnl_cdclk_pll_vco" data-ref-filename="cnl_cdclk_pll_vco">cnl_cdclk_pll_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="227dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="227dev_priv" data-ref-filename="227dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col8 decl" id="228cdclk" title='cdclk' data-type='int' data-ref="228cdclk" data-ref-filename="228cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1693">1693</th><td>{</td></tr>
<tr><th id="1694">1694</th><td>	<em>int</em> <dfn class="local col9 decl" id="229ratio" title='ratio' data-type='int' data-ref="229ratio" data-ref-filename="229ratio">ratio</dfn>;</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>	<b>if</b> (<a class="local col8 ref" href="#228cdclk" title='cdclk' data-ref="228cdclk" data-ref-filename="228cdclk">cdclk</a> == <a class="local col7 ref" href="#227dev_priv" title='dev_priv' data-ref="227dev_priv" data-ref-filename="227dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1697">1697</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>	<b>switch</b> (<a class="local col8 ref" href="#228cdclk" title='cdclk' data-ref="228cdclk" data-ref-filename="228cdclk">cdclk</a>) {</td></tr>
<tr><th id="1700">1700</th><td>	<b>default</b>:</td></tr>
<tr><th id="1701">1701</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1701), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (250)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col8 ref" href="#228cdclk" title='cdclk' data-ref="228cdclk" data-ref-filename="228cdclk">cdclk</a>);</td></tr>
<tr><th id="1702">1702</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1703">1703</th><td>	<b>case</b> <var>168000</var>:</td></tr>
<tr><th id="1704">1704</th><td>	<b>case</b> <var>336000</var>:</td></tr>
<tr><th id="1705">1705</th><td>		<a class="local col9 ref" href="#229ratio" title='ratio' data-ref="229ratio" data-ref-filename="229ratio">ratio</a> = <a class="local col7 ref" href="#227dev_priv" title='dev_priv' data-ref="227dev_priv" data-ref-filename="227dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> == <var>19200</var> ? <var>35</var> : <var>28</var>;</td></tr>
<tr><th id="1706">1706</th><td>		<b>break</b>;</td></tr>
<tr><th id="1707">1707</th><td>	<b>case</b> <var>528000</var>:</td></tr>
<tr><th id="1708">1708</th><td>		<a class="local col9 ref" href="#229ratio" title='ratio' data-ref="229ratio" data-ref-filename="229ratio">ratio</a> = <a class="local col7 ref" href="#227dev_priv" title='dev_priv' data-ref="227dev_priv" data-ref-filename="227dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> == <var>19200</var> ? <var>55</var> : <var>44</var>;</td></tr>
<tr><th id="1709">1709</th><td>		<b>break</b>;</td></tr>
<tr><th id="1710">1710</th><td>	}</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>	<b>return</b> <a class="local col7 ref" href="#227dev_priv" title='dev_priv' data-ref="227dev_priv" data-ref-filename="227dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> * <a class="local col9 ref" href="#229ratio" title='ratio' data-ref="229ratio" data-ref-filename="229ratio">ratio</a>;</td></tr>
<tr><th id="1713">1713</th><td>}</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_sanitize_cdclk" title='cnl_sanitize_cdclk' data-type='void cnl_sanitize_cdclk(struct drm_i915_private * dev_priv)' data-ref="cnl_sanitize_cdclk" data-ref-filename="cnl_sanitize_cdclk">cnl_sanitize_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="230dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1716">1716</th><td>{</td></tr>
<tr><th id="1717">1717</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="231cdctl" title='cdctl' data-type='u32' data-ref="231cdctl" data-ref-filename="231cdctl">cdctl</dfn>, <dfn class="local col2 decl" id="232expected" title='expected' data-type='u32' data-ref="232expected" data-ref-filename="232expected">expected</dfn>;</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1720">1720</th><td>	<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(&amp;<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <q>"Current CDCLK"</q>);</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>	<b>if</b> (<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <var>0</var> ||</td></tr>
<tr><th id="1723">1723</th><td>	    <a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> == <a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1724">1724</th><td>		<b>goto</b> <a class="lbl" href="#233sanitize" data-ref="233sanitize" data-ref-filename="233sanitize">sanitize</a>;</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>	<i>/* DPLL okay; verify the cdclock</i></td></tr>
<tr><th id="1727">1727</th><td><i>	 *</i></td></tr>
<tr><th id="1728">1728</th><td><i>	 * Some BIOS versions leave an incorrect decimal frequency value and</i></td></tr>
<tr><th id="1729">1729</th><td><i>	 * set reserved MBZ bits in CDCLK_CTL at least during exiting from S4,</i></td></tr>
<tr><th id="1730">1730</th><td><i>	 * so sanitize this register.</i></td></tr>
<tr><th id="1731">1731</th><td><i>	 */</i></td></tr>
<tr><th id="1732">1732</th><td>	<a class="local col1 ref" href="#231cdctl" title='cdctl' data-ref="231cdctl" data-ref-filename="231cdctl">cdctl</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1733">1733</th><td>	<i>/*</i></td></tr>
<tr><th id="1734">1734</th><td><i>	 * Let's ignore the pipe field, since BIOS could have configured the</i></td></tr>
<tr><th id="1735">1735</th><td><i>	 * dividers both synching to an active pipe, or asynchronously</i></td></tr>
<tr><th id="1736">1736</th><td><i>	 * (PIPE_NONE).</i></td></tr>
<tr><th id="1737">1737</th><td><i>	 */</i></td></tr>
<tr><th id="1738">1738</th><td>	<a class="local col1 ref" href="#231cdctl" title='cdctl' data-ref="231cdctl" data-ref-filename="231cdctl">cdctl</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#9602" title="((3) &lt;&lt; 20)" data-ref="_M/BXT_CDCLK_CD2X_PIPE_NONE">BXT_CDCLK_CD2X_PIPE_NONE</a>;</td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td>	<a class="local col2 ref" href="#232expected" title='expected' data-ref="232expected" data-ref-filename="232expected">expected</a> = (<a class="local col1 ref" href="#231cdctl" title='cdctl' data-ref="231cdctl" data-ref-filename="231cdctl">cdctl</a> &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>) |</td></tr>
<tr><th id="1741">1741</th><td>		   <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>	<b>if</b> (<a class="local col1 ref" href="#231cdctl" title='cdctl' data-ref="231cdctl" data-ref-filename="231cdctl">cdctl</a> == <a class="local col2 ref" href="#232expected" title='expected' data-ref="232expected" data-ref-filename="232expected">expected</a>)</td></tr>
<tr><th id="1744">1744</th><td>		<i>/* All well; nothing to sanitize */</i></td></tr>
<tr><th id="1745">1745</th><td>		<b>return</b>;</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><dfn class="lbl" id="233sanitize" data-ref="233sanitize" data-ref-filename="233sanitize">sanitize</dfn>:</td></tr>
<tr><th id="1748">1748</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Sanitizing cdclk programmed by pre-os\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Sanitizing cdclk programmed by pre-os\n"</q>);</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td>	<i>/* force cdclk programming */</i></td></tr>
<tr><th id="1751">1751</th><td>	<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <var>0</var>;</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>	<i>/* force full PLL disable + enable */</i></td></tr>
<tr><th id="1754">1754</th><td>	<a class="local col0 ref" href="#230dev_priv" title='dev_priv' data-ref="230dev_priv" data-ref-filename="230dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = -<var>1</var>;</td></tr>
<tr><th id="1755">1755</th><td>}</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="icl_calc_cdclk" title='icl_calc_cdclk' data-type='int icl_calc_cdclk(int min_cdclk, unsigned int ref)' data-ref="icl_calc_cdclk" data-ref-filename="icl_calc_cdclk">icl_calc_cdclk</dfn>(<em>int</em> <dfn class="local col4 decl" id="234min_cdclk" title='min_cdclk' data-type='int' data-ref="234min_cdclk" data-ref-filename="234min_cdclk">min_cdclk</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="235ref" title='ref' data-type='unsigned int' data-ref="235ref" data-ref-filename="235ref">ref</dfn>)</td></tr>
<tr><th id="1758">1758</th><td>{</td></tr>
<tr><th id="1759">1759</th><td>	<em>int</em> <dfn class="local col6 decl" id="236ranges_24" title='ranges_24' data-type='int [3]' data-ref="236ranges_24" data-ref-filename="236ranges_24">ranges_24</dfn>[] = { <var>312000</var>, <var>552000</var>, <var>648000</var> };</td></tr>
<tr><th id="1760">1760</th><td>	<em>int</em> <dfn class="local col7 decl" id="237ranges_19_38" title='ranges_19_38' data-type='int [3]' data-ref="237ranges_19_38" data-ref-filename="237ranges_19_38">ranges_19_38</dfn>[] = { <var>307200</var>, <var>556800</var>, <var>652800</var> };</td></tr>
<tr><th id="1761">1761</th><td>	<em>int</em> *<dfn class="local col8 decl" id="238ranges" title='ranges' data-type='int *' data-ref="238ranges" data-ref-filename="238ranges">ranges</dfn>;</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>	<b>switch</b> (<a class="local col5 ref" href="#235ref" title='ref' data-ref="235ref" data-ref-filename="235ref">ref</a>) {</td></tr>
<tr><th id="1764">1764</th><td>	<b>default</b>:</td></tr>
<tr><th id="1765">1765</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;ref&quot;, (long)(ref)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1765), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (252)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col5 ref" href="#235ref" title='ref' data-ref="235ref" data-ref-filename="235ref">ref</a>);</td></tr>
<tr><th id="1766">1766</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1767">1767</th><td>	<b>case</b> <var>24000</var>:</td></tr>
<tr><th id="1768">1768</th><td>		<a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a> = <a class="local col6 ref" href="#236ranges_24" title='ranges_24' data-ref="236ranges_24" data-ref-filename="236ranges_24">ranges_24</a>;</td></tr>
<tr><th id="1769">1769</th><td>		<b>break</b>;</td></tr>
<tr><th id="1770">1770</th><td>	<b>case</b> <var>19200</var>:</td></tr>
<tr><th id="1771">1771</th><td>	<b>case</b> <var>38400</var>:</td></tr>
<tr><th id="1772">1772</th><td>		<a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a> = <a class="local col7 ref" href="#237ranges_19_38" title='ranges_19_38' data-ref="237ranges_19_38" data-ref-filename="237ranges_19_38">ranges_19_38</a>;</td></tr>
<tr><th id="1773">1773</th><td>		<b>break</b>;</td></tr>
<tr><th id="1774">1774</th><td>	}</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>	<b>if</b> (<a class="local col4 ref" href="#234min_cdclk" title='min_cdclk' data-ref="234min_cdclk" data-ref-filename="234min_cdclk">min_cdclk</a> &gt; <a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a>[<var>1</var>])</td></tr>
<tr><th id="1777">1777</th><td>		<b>return</b> <a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a>[<var>2</var>];</td></tr>
<tr><th id="1778">1778</th><td>	<b>else</b> <b>if</b> (<a class="local col4 ref" href="#234min_cdclk" title='min_cdclk' data-ref="234min_cdclk" data-ref-filename="234min_cdclk">min_cdclk</a> &gt; <a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a>[<var>0</var>])</td></tr>
<tr><th id="1779">1779</th><td>		<b>return</b> <a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a>[<var>1</var>];</td></tr>
<tr><th id="1780">1780</th><td>	<b>else</b></td></tr>
<tr><th id="1781">1781</th><td>		<b>return</b> <a class="local col8 ref" href="#238ranges" title='ranges' data-ref="238ranges" data-ref-filename="238ranges">ranges</a>[<var>0</var>];</td></tr>
<tr><th id="1782">1782</th><td>}</td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="icl_calc_cdclk_pll_vco" title='icl_calc_cdclk_pll_vco' data-type='int icl_calc_cdclk_pll_vco(struct drm_i915_private * dev_priv, int cdclk)' data-ref="icl_calc_cdclk_pll_vco" data-ref-filename="icl_calc_cdclk_pll_vco">icl_calc_cdclk_pll_vco</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="239dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col0 decl" id="240cdclk" title='cdclk' data-type='int' data-ref="240cdclk" data-ref-filename="240cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1785">1785</th><td>{</td></tr>
<tr><th id="1786">1786</th><td>	<em>int</em> <dfn class="local col1 decl" id="241ratio" title='ratio' data-type='int' data-ref="241ratio" data-ref-filename="241ratio">ratio</dfn>;</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>	<b>if</b> (<a class="local col0 ref" href="#240cdclk" title='cdclk' data-ref="240cdclk" data-ref-filename="240cdclk">cdclk</a> == <a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1789">1789</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>	<b>switch</b> (<a class="local col0 ref" href="#240cdclk" title='cdclk' data-ref="240cdclk" data-ref-filename="240cdclk">cdclk</a>) {</td></tr>
<tr><th id="1792">1792</th><td>	<b>default</b>:</td></tr>
<tr><th id="1793">1793</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;cdclk&quot;, (long)(cdclk)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1793), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (254)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col0 ref" href="#240cdclk" title='cdclk' data-ref="240cdclk" data-ref-filename="240cdclk">cdclk</a>);</td></tr>
<tr><th id="1794">1794</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1795">1795</th><td>	<b>case</b> <var>307200</var>:</td></tr>
<tr><th id="1796">1796</th><td>	<b>case</b> <var>556800</var>:</td></tr>
<tr><th id="1797">1797</th><td>	<b>case</b> <var>652800</var>:</td></tr>
<tr><th id="1798">1798</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((dev_priv-&gt;cdclk.hw.ref != 19200 &amp;&amp; dev_priv-&gt;cdclk.hw.ref != 38400)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;dev_priv-&gt;cdclk.hw.ref != 19200 &amp;&amp; dev_priv-&gt;cdclk.hw.ref != 38400&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1799), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (256)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> != <var>19200</var> &amp;&amp;</td></tr>
<tr><th id="1799">1799</th><td>			<a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> != <var>38400</var>);</td></tr>
<tr><th id="1800">1800</th><td>		<b>break</b>;</td></tr>
<tr><th id="1801">1801</th><td>	<b>case</b> <var>312000</var>:</td></tr>
<tr><th id="1802">1802</th><td>	<b>case</b> <var>552000</var>:</td></tr>
<tr><th id="1803">1803</th><td>	<b>case</b> <var>648000</var>:</td></tr>
<tr><th id="1804">1804</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((dev_priv-&gt;cdclk.hw.ref != 24000)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;dev_priv-&gt;cdclk.hw.ref != 24000&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1804), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (258)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> != <var>24000</var>);</td></tr>
<tr><th id="1805">1805</th><td>	}</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>	<a class="local col1 ref" href="#241ratio" title='ratio' data-ref="241ratio" data-ref-filename="241ratio">ratio</a> = <a class="local col0 ref" href="#240cdclk" title='cdclk' data-ref="240cdclk" data-ref-filename="240cdclk">cdclk</a> / (<a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> / <var>2</var>);</td></tr>
<tr><th id="1808">1808</th><td></td></tr>
<tr><th id="1809">1809</th><td>	<b>return</b> <a class="local col9 ref" href="#239dev_priv" title='dev_priv' data-ref="239dev_priv" data-ref-filename="239dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> * <a class="local col1 ref" href="#241ratio" title='ratio' data-ref="241ratio" data-ref-filename="241ratio">ratio</a>;</td></tr>
<tr><th id="1810">1810</th><td>}</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="icl_set_cdclk" title='icl_set_cdclk' data-type='void icl_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="icl_set_cdclk" data-ref-filename="icl_set_cdclk">icl_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="242dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1813">1813</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col3 decl" id="243cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="243cdclk_state" data-ref-filename="243cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="1814">1814</th><td>			  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col4 decl" id="244pipe" title='pipe' data-type='enum pipe' data-ref="244pipe" data-ref-filename="244pipe">pipe</dfn>)</td></tr>
<tr><th id="1815">1815</th><td>{</td></tr>
<tr><th id="1816">1816</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="245cdclk" title='cdclk' data-type='unsigned int' data-ref="245cdclk" data-ref-filename="245cdclk">cdclk</dfn> = <a class="local col3 ref" href="#243cdclk_state" title='cdclk_state' data-ref="243cdclk_state" data-ref-filename="243cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="1817">1817</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="246vco" title='vco' data-type='unsigned int' data-ref="246vco" data-ref-filename="246vco">vco</dfn> = <a class="local col3 ref" href="#243cdclk_state" title='cdclk_state' data-ref="243cdclk_state" data-ref-filename="243cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>;</td></tr>
<tr><th id="1818">1818</th><td>	<em>int</em> <dfn class="local col7 decl" id="247ret" title='ret' data-type='int' data-ref="247ret" data-ref-filename="247ret">ret</dfn>;</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>	<a class="local col7 ref" href="#247ret" title='ret' data-ref="247ret" data-ref-filename="247ret">ret</a> = <a class="ref fn" href="../intel_sideband.h.html#skl_pcode_request" title='skl_pcode_request' data-ref="skl_pcode_request" data-ref-filename="skl_pcode_request">skl_pcode_request</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1821">1821</th><td>				<a class="macro" href="../i915_reg.h.html#8799" title="0x3" data-ref="_M/SKL_CDCLK_PREPARE_FOR_CHANGE">SKL_CDCLK_PREPARE_FOR_CHANGE</a>,</td></tr>
<tr><th id="1822">1822</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>,</td></tr>
<tr><th id="1823">1823</th><td>				<a class="macro" href="../i915_reg.h.html#8800" title="0x1" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</a>, <var>3</var>);</td></tr>
<tr><th id="1824">1824</th><td>	<b>if</b> (<a class="local col7 ref" href="#247ret" title='ret' data-ref="247ret" data-ref-filename="247ret">ret</a>) {</td></tr>
<tr><th id="1825">1825</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to inform PCU about cdclk change (%d)\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to inform PCU about cdclk change (%d)\n"</q>,</td></tr>
<tr><th id="1826">1826</th><td>			  <a class="local col7 ref" href="#247ret" title='ret' data-ref="247ret" data-ref-filename="247ret">ret</a>);</td></tr>
<tr><th id="1827">1827</th><td>		<b>return</b>;</td></tr>
<tr><th id="1828">1828</th><td>	}</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>	<b>if</b> (<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1831">1831</th><td>	    <a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col6 ref" href="#246vco" title='vco' data-ref="246vco" data-ref-filename="246vco">vco</a>)</td></tr>
<tr><th id="1832">1832</th><td>		<a class="tu ref fn" href="#cnl_cdclk_pll_disable" title='cnl_cdclk_pll_disable' data-use='c' data-ref="cnl_cdclk_pll_disable" data-ref-filename="cnl_cdclk_pll_disable">cnl_cdclk_pll_disable</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>	<b>if</b> (<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col6 ref" href="#246vco" title='vco' data-ref="246vco" data-ref-filename="246vco">vco</a>)</td></tr>
<tr><th id="1835">1835</th><td>		<a class="tu ref fn" href="#cnl_cdclk_pll_enable" title='cnl_cdclk_pll_enable' data-use='c' data-ref="cnl_cdclk_pll_enable" data-ref-filename="cnl_cdclk_pll_enable">cnl_cdclk_pll_enable</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>, <a class="local col6 ref" href="#246vco" title='vco' data-ref="246vco" data-ref-filename="246vco">vco</a>);</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>	<i>/*</i></td></tr>
<tr><th id="1838">1838</th><td><i>	 * On ICL CD2X_DIV can only be 1, so we'll never end up changing the</i></td></tr>
<tr><th id="1839">1839</th><td><i>	 * divider here synchronized to a pipe while CDCLK is on, nor will we</i></td></tr>
<tr><th id="1840">1840</th><td><i>	 * need the corresponding vblank wait.</i></td></tr>
<tr><th id="1841">1841</th><td><i>	 */</i></td></tr>
<tr><th id="1842">1842</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })), ((7 &lt;&lt; 19) | skl_cdclk_decimal(cdclk)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>, <a class="macro" href="../i915_reg.h.html#9603" title="(7 &lt;&lt; 19)" data-ref="_M/ICL_CDCLK_CD2X_PIPE_NONE">ICL_CDCLK_CD2X_PIPE_NONE</a> |</td></tr>
<tr><th id="1843">1843</th><td>			      <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col5 ref" href="#245cdclk" title='cdclk' data-ref="245cdclk" data-ref-filename="245cdclk">cdclk</a>));</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>	<a class="macro" href="../intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x7, cdclk_state-&gt;voltage_level, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>, <a class="macro" href="../i915_reg.h.html#8798" title="0x7" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</a>,</td></tr>
<tr><th id="1846">1846</th><td>				<a class="local col3 ref" href="#243cdclk_state" title='cdclk_state' data-ref="243cdclk_state" data-ref-filename="243cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>);</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td>	<i>/*</i></td></tr>
<tr><th id="1851">1851</th><td><i>	 * Can't read out the voltage level :(</i></td></tr>
<tr><th id="1852">1852</th><td><i>	 * Let's just assume everything is as expected.</i></td></tr>
<tr><th id="1853">1853</th><td><i>	 */</i></td></tr>
<tr><th id="1854">1854</th><td>	<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="local col3 ref" href="#243cdclk_state" title='cdclk_state' data-ref="243cdclk_state" data-ref-filename="243cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>;</td></tr>
<tr><th id="1855">1855</th><td>}</td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="icl_calc_voltage_level" title='icl_calc_voltage_level' data-type='u8 icl_calc_voltage_level(int cdclk)' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</dfn>(<em>int</em> <dfn class="local col8 decl" id="248cdclk" title='cdclk' data-type='int' data-ref="248cdclk" data-ref-filename="248cdclk">cdclk</dfn>)</td></tr>
<tr><th id="1858">1858</th><td>{</td></tr>
<tr><th id="1859">1859</th><td>	<b>if</b> (<a class="local col8 ref" href="#248cdclk" title='cdclk' data-ref="248cdclk" data-ref-filename="248cdclk">cdclk</a> &gt; <var>556800</var>)</td></tr>
<tr><th id="1860">1860</th><td>		<b>return</b> <var>2</var>;</td></tr>
<tr><th id="1861">1861</th><td>	<b>else</b> <b>if</b> (<a class="local col8 ref" href="#248cdclk" title='cdclk' data-ref="248cdclk" data-ref-filename="248cdclk">cdclk</a> &gt; <var>312000</var>)</td></tr>
<tr><th id="1862">1862</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="1863">1863</th><td>	<b>else</b></td></tr>
<tr><th id="1864">1864</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1865">1865</th><td>}</td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="icl_get_cdclk" title='icl_get_cdclk' data-type='void icl_get_cdclk(struct drm_i915_private * dev_priv, struct intel_cdclk_state * cdclk_state)' data-ref="icl_get_cdclk" data-ref-filename="icl_get_cdclk">icl_get_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="249dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="249dev_priv" data-ref-filename="249dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1868">1868</th><td>			  <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="250cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state *' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</dfn>)</td></tr>
<tr><th id="1869">1869</th><td>{</td></tr>
<tr><th id="1870">1870</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="251val" title='val' data-type='u32' data-ref="251val" data-ref-filename="251val">val</dfn>;</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td>	<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a> = <var>50000</var>;</td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td>	<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x51004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7610" title="((const i915_reg_t){ .reg = (0x51004) })" data-ref="_M/SKL_DSSM">SKL_DSSM</a>);</td></tr>
<tr><th id="1875">1875</th><td>	<b>switch</b> (<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#7612" title="(7 &lt;&lt; 29)" data-ref="_M/ICL_DSSM_CDCLK_PLL_REFCLK_MASK">ICL_DSSM_CDCLK_PLL_REFCLK_MASK</a>) {</td></tr>
<tr><th id="1876">1876</th><td>	<b>default</b>:</td></tr>
<tr><th id="1877">1877</th><td>		<a class="macro" href="../i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;val&quot;, (long)(val)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1877), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (260)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a>);</td></tr>
<tr><th id="1878">1878</th><td>		<i>/* fall through */</i></td></tr>
<tr><th id="1879">1879</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#7613" title="(0 &lt;&lt; 29)" data-ref="_M/ICL_DSSM_CDCLK_PLL_REFCLK_24MHz">ICL_DSSM_CDCLK_PLL_REFCLK_24MHz</a>:</td></tr>
<tr><th id="1880">1880</th><td>		<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>24000</var>;</td></tr>
<tr><th id="1881">1881</th><td>		<b>break</b>;</td></tr>
<tr><th id="1882">1882</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#7614" title="(1 &lt;&lt; 29)" data-ref="_M/ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz">ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz</a>:</td></tr>
<tr><th id="1883">1883</th><td>		<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>19200</var>;</td></tr>
<tr><th id="1884">1884</th><td>		<b>break</b>;</td></tr>
<tr><th id="1885">1885</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#7615" title="(2 &lt;&lt; 29)" data-ref="_M/ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz">ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz</a>:</td></tr>
<tr><th id="1886">1886</th><td>		<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <var>38400</var>;</td></tr>
<tr><th id="1887">1887</th><td>		<b>break</b>;</td></tr>
<tr><th id="1888">1888</th><td>	}</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>	<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46070) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9907" title="((const i915_reg_t){ .reg = (0x46070) })" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</a>);</td></tr>
<tr><th id="1891">1891</th><td>	<b>if</b> ((<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9908" title="(1 &lt;&lt; 31)" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</a>) == <var>0</var> ||</td></tr>
<tr><th id="1892">1892</th><td>	    (<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9909" title="(1 &lt;&lt; 30)" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</a>) == <var>0</var>) {</td></tr>
<tr><th id="1893">1893</th><td>		<i>/*</i></td></tr>
<tr><th id="1894">1894</th><td><i>		 * CDCLK PLL is disabled, the VCO/ratio doesn't matter, but</i></td></tr>
<tr><th id="1895">1895</th><td><i>		 * setting it to zero is a way to signal that.</i></td></tr>
<tr><th id="1896">1896</th><td><i>		 */</i></td></tr>
<tr><th id="1897">1897</th><td>		<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1898">1898</th><td>		<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>;</td></tr>
<tr><th id="1899">1899</th><td>		<b>goto</b> <a class="lbl" href="#252out" data-ref="252out" data-ref-filename="252out">out</a>;</td></tr>
<tr><th id="1900">1900</th><td>	}</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>	<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = (<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9905" title="0xff" data-ref="_M/BXT_DE_PLL_RATIO_MASK">BXT_DE_PLL_RATIO_MASK</a>) * <a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1903">1903</th><td></td></tr>
<tr><th id="1904">1904</th><td>	<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1905">1905</th><td>	<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((val &amp; (3 &lt;&lt; 22)) != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(val &amp; (3 &lt;&lt; 22)) != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (1905), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (262)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col1 ref" href="#251val" title='val' data-ref="251val" data-ref-filename="251val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>) != <var>0</var>);</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>	<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> / <var>2</var>;</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><dfn class="lbl" id="252out" data-ref="252out" data-ref-filename="252out">out</dfn>:</td></tr>
<tr><th id="1910">1910</th><td>	<i>/*</i></td></tr>
<tr><th id="1911">1911</th><td><i>	 * Can't read this out :( Let's assume it's</i></td></tr>
<tr><th id="1912">1912</th><td><i>	 * at least what the CDCLK frequency requires.</i></td></tr>
<tr><th id="1913">1913</th><td><i>	 */</i></td></tr>
<tr><th id="1914">1914</th><td>	<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="1915">1915</th><td>		<a class="tu ref fn" href="#icl_calc_voltage_level" title='icl_calc_voltage_level' data-use='c' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</a>(<a class="local col0 ref" href="#250cdclk_state" title='cdclk_state' data-ref="250cdclk_state" data-ref-filename="250cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1916">1916</th><td>}</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="icl_init_cdclk" title='icl_init_cdclk' data-type='void icl_init_cdclk(struct drm_i915_private * dev_priv)' data-ref="icl_init_cdclk" data-ref-filename="icl_init_cdclk">icl_init_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="253dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1919">1919</th><td>{</td></tr>
<tr><th id="1920">1920</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col4 decl" id="254sanitized_state" title='sanitized_state' data-type='struct intel_cdclk_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</dfn>;</td></tr>
<tr><th id="1921">1921</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="255val" title='val' data-type='u32' data-ref="255val" data-ref-filename="255val">val</dfn>;</td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td>	<i>/* This sets dev_priv-&gt;cdclk.hw. */</i></td></tr>
<tr><th id="1924">1924</th><td>	<a class="ref fn" href="#intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</a>(<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1925">1925</th><td>	<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(&amp;<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <q>"Current CDCLK"</q>);</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>	<i>/* This means CDCLK disabled. */</i></td></tr>
<tr><th id="1928">1928</th><td>	<b>if</b> (<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> == <a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>)</td></tr>
<tr><th id="1929">1929</th><td>		<b>goto</b> <a class="lbl" href="#256sanitize" data-ref="256sanitize" data-ref-filename="256sanitize">sanitize</a>;</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>	<a class="local col5 ref" href="#255val" title='val' data-ref="255val" data-ref-filename="255val">val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#9589" title="((const i915_reg_t){ .reg = (0x46000) })" data-ref="_M/CDCLK_CTL">CDCLK_CTL</a>);</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>	<b>if</b> ((<a class="local col5 ref" href="#255val" title='val' data-ref="255val" data-ref-filename="255val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9595" title="(3 &lt;&lt; 22)" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</a>) != <var>0</var>)</td></tr>
<tr><th id="1934">1934</th><td>		<b>goto</b> <a class="lbl" href="#256sanitize" data-ref="256sanitize" data-ref-filename="256sanitize">sanitize</a>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>	<b>if</b> ((<a class="local col5 ref" href="#255val" title='val' data-ref="255val" data-ref-filename="255val">val</a> &amp; <a class="macro" href="../i915_reg.h.html#9605" title="(0x7ff)" data-ref="_M/CDCLK_FREQ_DECIMAL_MASK">CDCLK_FREQ_DECIMAL_MASK</a>) !=</td></tr>
<tr><th id="1937">1937</th><td>	    <a class="tu ref fn" href="#skl_cdclk_decimal" title='skl_cdclk_decimal' data-use='c' data-ref="skl_cdclk_decimal" data-ref-filename="skl_cdclk_decimal">skl_cdclk_decimal</a>(<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>))</td></tr>
<tr><th id="1938">1938</th><td>		<b>goto</b> <a class="lbl" href="#256sanitize" data-ref="256sanitize" data-ref-filename="256sanitize">sanitize</a>;</td></tr>
<tr><th id="1939">1939</th><td></td></tr>
<tr><th id="1940">1940</th><td>	<b>return</b>;</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td><dfn class="lbl" id="256sanitize" data-ref="256sanitize" data-ref-filename="256sanitize">sanitize</dfn>:</td></tr>
<tr><th id="1943">1943</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Sanitizing cdclk programmed by pre-os\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Sanitizing cdclk programmed by pre-os\n"</q>);</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td>	<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> = <a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="1946">1946</th><td>	<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="tu ref fn" href="#icl_calc_cdclk" title='icl_calc_cdclk' data-use='c' data-ref="icl_calc_cdclk" data-ref-filename="icl_calc_cdclk">icl_calc_cdclk</a>(<var>0</var>, <a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>);</td></tr>
<tr><th id="1947">1947</th><td>	<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#icl_calc_cdclk_pll_vco" title='icl_calc_cdclk_pll_vco' data-use='c' data-ref="icl_calc_cdclk_pll_vco" data-ref-filename="icl_calc_cdclk_pll_vco">icl_calc_cdclk_pll_vco</a>(<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>,</td></tr>
<tr><th id="1948">1948</th><td>						     <a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1949">1949</th><td>	<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="1950">1950</th><td>				<a class="tu ref fn" href="#icl_calc_voltage_level" title='icl_calc_voltage_level' data-use='c' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</a>(<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td>	<a class="tu ref fn" href="#icl_set_cdclk" title='icl_set_cdclk' data-use='c' data-ref="icl_set_cdclk" data-ref-filename="icl_set_cdclk">icl_set_cdclk</a>(<a class="local col3 ref" href="#253dev_priv" title='dev_priv' data-ref="253dev_priv" data-ref-filename="253dev_priv">dev_priv</a>, &amp;<a class="local col4 ref" href="#254sanitized_state" title='sanitized_state' data-ref="254sanitized_state" data-ref-filename="254sanitized_state">sanitized_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1953">1953</th><td>}</td></tr>
<tr><th id="1954">1954</th><td></td></tr>
<tr><th id="1955">1955</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="icl_uninit_cdclk" title='icl_uninit_cdclk' data-type='void icl_uninit_cdclk(struct drm_i915_private * dev_priv)' data-ref="icl_uninit_cdclk" data-ref-filename="icl_uninit_cdclk">icl_uninit_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="257dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="257dev_priv" data-ref-filename="257dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1956">1956</th><td>{</td></tr>
<tr><th id="1957">1957</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col8 decl" id="258cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</dfn> = <a class="local col7 ref" href="#257dev_priv" title='dev_priv' data-ref="257dev_priv" data-ref-filename="257dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>	<a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>;</td></tr>
<tr><th id="1960">1960</th><td>	<a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1961">1961</th><td>	<a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#icl_calc_voltage_level" title='icl_calc_voltage_level' data-use='c' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</a>(<a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>	<a class="tu ref fn" href="#icl_set_cdclk" title='icl_set_cdclk' data-use='c' data-ref="icl_set_cdclk" data-ref-filename="icl_set_cdclk">icl_set_cdclk</a>(<a class="local col7 ref" href="#257dev_priv" title='dev_priv' data-ref="257dev_priv" data-ref-filename="257dev_priv">dev_priv</a>, &amp;<a class="local col8 ref" href="#258cdclk_state" title='cdclk_state' data-ref="258cdclk_state" data-ref-filename="258cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1964">1964</th><td>}</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_init_cdclk" title='cnl_init_cdclk' data-type='void cnl_init_cdclk(struct drm_i915_private * dev_priv)' data-ref="cnl_init_cdclk" data-ref-filename="cnl_init_cdclk">cnl_init_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="259dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1967">1967</th><td>{</td></tr>
<tr><th id="1968">1968</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col0 decl" id="260cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</dfn>;</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>	<a class="tu ref fn" href="#cnl_sanitize_cdclk" title='cnl_sanitize_cdclk' data-use='c' data-ref="cnl_sanitize_cdclk" data-ref-filename="cnl_sanitize_cdclk">cnl_sanitize_cdclk</a>(<a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td>	<b>if</b> (<a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1973">1973</th><td>	    <a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <var>0</var>)</td></tr>
<tr><th id="1974">1974</th><td>		<b>return</b>;</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td>	<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a> = <a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td>	<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="tu ref fn" href="#cnl_calc_cdclk" title='cnl_calc_cdclk' data-use='c' data-ref="cnl_calc_cdclk" data-ref-filename="cnl_calc_cdclk">cnl_calc_cdclk</a>(<var>0</var>);</td></tr>
<tr><th id="1979">1979</th><td>	<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="tu ref fn" href="#cnl_cdclk_pll_vco" title='cnl_cdclk_pll_vco' data-use='c' data-ref="cnl_cdclk_pll_vco" data-ref-filename="cnl_cdclk_pll_vco">cnl_cdclk_pll_vco</a>(<a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>, <a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1980">1980</th><td>	<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-use='c' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</a>(<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>	<a class="tu ref fn" href="#cnl_set_cdclk" title='cnl_set_cdclk' data-use='c' data-ref="cnl_set_cdclk" data-ref-filename="cnl_set_cdclk">cnl_set_cdclk</a>(<a class="local col9 ref" href="#259dev_priv" title='dev_priv' data-ref="259dev_priv" data-ref-filename="259dev_priv">dev_priv</a>, &amp;<a class="local col0 ref" href="#260cdclk_state" title='cdclk_state' data-ref="260cdclk_state" data-ref-filename="260cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1983">1983</th><td>}</td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_uninit_cdclk" title='cnl_uninit_cdclk' data-type='void cnl_uninit_cdclk(struct drm_i915_private * dev_priv)' data-ref="cnl_uninit_cdclk" data-ref-filename="cnl_uninit_cdclk">cnl_uninit_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="261dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="261dev_priv" data-ref-filename="261dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1986">1986</th><td>{</td></tr>
<tr><th id="1987">1987</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> <dfn class="local col2 decl" id="262cdclk_state" title='cdclk_state' data-type='struct intel_cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</dfn> = <a class="local col1 ref" href="#261dev_priv" title='dev_priv' data-ref="261dev_priv" data-ref-filename="261dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td>	<a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>;</td></tr>
<tr><th id="1990">1990</th><td>	<a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <var>0</var>;</td></tr>
<tr><th id="1991">1991</th><td>	<a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> = <a class="tu ref fn" href="#cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-use='c' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</a>(<a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td>	<a class="tu ref fn" href="#cnl_set_cdclk" title='cnl_set_cdclk' data-use='c' data-ref="cnl_set_cdclk" data-ref-filename="cnl_set_cdclk">cnl_set_cdclk</a>(<a class="local col1 ref" href="#261dev_priv" title='dev_priv' data-ref="261dev_priv" data-ref-filename="261dev_priv">dev_priv</a>, &amp;<a class="local col2 ref" href="#262cdclk_state" title='cdclk_state' data-ref="262cdclk_state" data-ref-filename="262cdclk_state">cdclk_state</a>, <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a>);</td></tr>
<tr><th id="1994">1994</th><td>}</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1997">1997</th><td><i class="doc"> * intel_cdclk_init - Initialize CDCLK</i></td></tr>
<tr><th id="1998">1998</th><td><i class="doc"> *<span class="command"> @i915</span>: i915 device</i></td></tr>
<tr><th id="1999">1999</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2000">2000</th><td><i class="doc"> * Initialize CDCLK. This consists mainly of initializing dev_priv-&gt;cdclk.hw and</i></td></tr>
<tr><th id="2001">2001</th><td><i class="doc"> * sanitizing the state of the hardware if needed. This is generally done only</i></td></tr>
<tr><th id="2002">2002</th><td><i class="doc"> * during the display core initialization sequence, after which the DMC will</i></td></tr>
<tr><th id="2003">2003</th><td><i class="doc"> * take care of turning CDCLK off/on as needed.</i></td></tr>
<tr><th id="2004">2004</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2005">2005</th><td><em>void</em> <dfn class="decl def fn" id="intel_cdclk_init" title='intel_cdclk_init' data-ref="intel_cdclk_init" data-ref-filename="intel_cdclk_init">intel_cdclk_init</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="263i915" title='i915' data-type='struct drm_i915_private *' data-ref="263i915" data-ref-filename="263i915">i915</dfn>)</td></tr>
<tr><th id="2006">2006</th><td>{</td></tr>
<tr><th id="2007">2007</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(i915)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="2008">2008</th><td>		<a class="tu ref fn" href="#icl_init_cdclk" title='icl_init_cdclk' data-use='c' data-ref="icl_init_cdclk" data-ref-filename="icl_init_cdclk">icl_init_cdclk</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>);</td></tr>
<tr><th id="2009">2009</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(i915, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>))</td></tr>
<tr><th id="2010">2010</th><td>		<a class="tu ref fn" href="#cnl_init_cdclk" title='cnl_init_cdclk' data-use='c' data-ref="cnl_init_cdclk" data-ref-filename="cnl_init_cdclk">cnl_init_cdclk</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>);</td></tr>
<tr><th id="2011">2011</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(i915)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(i915)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>))</td></tr>
<tr><th id="2012">2012</th><td>		<a class="tu ref fn" href="#skl_init_cdclk" title='skl_init_cdclk' data-use='c' data-ref="skl_init_cdclk" data-ref-filename="skl_init_cdclk">skl_init_cdclk</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>);</td></tr>
<tr><th id="2013">2013</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(i915)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(i915)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>))</td></tr>
<tr><th id="2014">2014</th><td>		<a class="tu ref fn" href="#bxt_init_cdclk" title='bxt_init_cdclk' data-use='c' data-ref="bxt_init_cdclk" data-ref-filename="bxt_init_cdclk">bxt_init_cdclk</a>(<a class="local col3 ref" href="#263i915" title='i915' data-ref="263i915" data-ref-filename="263i915">i915</a>);</td></tr>
<tr><th id="2015">2015</th><td>}</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2018">2018</th><td><i class="doc"> * intel_cdclk_uninit - Uninitialize CDCLK</i></td></tr>
<tr><th id="2019">2019</th><td><i class="doc"> *<span class="command"> @i915</span>: i915 device</i></td></tr>
<tr><th id="2020">2020</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2021">2021</th><td><i class="doc"> * Uninitialize CDCLK. This is done only during the display core</i></td></tr>
<tr><th id="2022">2022</th><td><i class="doc"> * uninitialization sequence.</i></td></tr>
<tr><th id="2023">2023</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2024">2024</th><td><em>void</em> <dfn class="decl def fn" id="intel_cdclk_uninit" title='intel_cdclk_uninit' data-ref="intel_cdclk_uninit" data-ref-filename="intel_cdclk_uninit">intel_cdclk_uninit</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="264i915" title='i915' data-type='struct drm_i915_private *' data-ref="264i915" data-ref-filename="264i915">i915</dfn>)</td></tr>
<tr><th id="2025">2025</th><td>{</td></tr>
<tr><th id="2026">2026</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(i915)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="2027">2027</th><td>		<a class="tu ref fn" href="#icl_uninit_cdclk" title='icl_uninit_cdclk' data-use='c' data-ref="icl_uninit_cdclk" data-ref-filename="icl_uninit_cdclk">icl_uninit_cdclk</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>);</td></tr>
<tr><th id="2028">2028</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(i915, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>))</td></tr>
<tr><th id="2029">2029</th><td>		<a class="tu ref fn" href="#cnl_uninit_cdclk" title='cnl_uninit_cdclk' data-use='c' data-ref="cnl_uninit_cdclk" data-ref-filename="cnl_uninit_cdclk">cnl_uninit_cdclk</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>);</td></tr>
<tr><th id="2030">2030</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(i915)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(i915)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>))</td></tr>
<tr><th id="2031">2031</th><td>		<a class="tu ref fn" href="#skl_uninit_cdclk" title='skl_uninit_cdclk' data-use='c' data-ref="skl_uninit_cdclk" data-ref-filename="skl_uninit_cdclk">skl_uninit_cdclk</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>);</td></tr>
<tr><th id="2032">2032</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(i915)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(i915)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>))</td></tr>
<tr><th id="2033">2033</th><td>		<a class="tu ref fn" href="#bxt_uninit_cdclk" title='bxt_uninit_cdclk' data-use='c' data-ref="bxt_uninit_cdclk" data-ref-filename="bxt_uninit_cdclk">bxt_uninit_cdclk</a>(<a class="local col4 ref" href="#264i915" title='i915' data-ref="264i915" data-ref-filename="264i915">i915</a>);</td></tr>
<tr><th id="2034">2034</th><td>}</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2037">2037</th><td><i class="doc"> * intel_cdclk_needs_modeset - Determine if two CDCLK states require a modeset on all pipes</i></td></tr>
<tr><th id="2038">2038</th><td><i class="doc"> *<span class="command"> @a</span><span class="arg">:</span> first CDCLK state</i></td></tr>
<tr><th id="2039">2039</th><td><i class="doc"> *<span class="command"> @b</span><span class="arg">:</span> second CDCLK state</i></td></tr>
<tr><th id="2040">2040</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2041">2041</th><td><i class="doc"> * Returns:</i></td></tr>
<tr><th id="2042">2042</th><td><i class="doc"> * True if the CDCLK states require pipes to be off during reprogramming, false if not.</i></td></tr>
<tr><th id="2043">2043</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2044">2044</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_cdclk_needs_modeset" title='intel_cdclk_needs_modeset' data-ref="intel_cdclk_needs_modeset" data-ref-filename="intel_cdclk_needs_modeset">intel_cdclk_needs_modeset</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="265a" title='a' data-type='const struct intel_cdclk_state *' data-ref="265a" data-ref-filename="265a">a</dfn>,</td></tr>
<tr><th id="2045">2045</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col6 decl" id="266b" title='b' data-type='const struct intel_cdclk_state *' data-ref="266b" data-ref-filename="266b">b</dfn>)</td></tr>
<tr><th id="2046">2046</th><td>{</td></tr>
<tr><th id="2047">2047</th><td>	<b>return</b> <a class="local col5 ref" href="#265a" title='a' data-ref="265a" data-ref-filename="265a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> != <a class="local col6 ref" href="#266b" title='b' data-ref="266b" data-ref-filename="266b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> ||</td></tr>
<tr><th id="2048">2048</th><td>		<a class="local col5 ref" href="#265a" title='a' data-ref="265a" data-ref-filename="265a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> != <a class="local col6 ref" href="#266b" title='b' data-ref="266b" data-ref-filename="266b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> ||</td></tr>
<tr><th id="2049">2049</th><td>		<a class="local col5 ref" href="#265a" title='a' data-ref="265a" data-ref-filename="265a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> != <a class="local col6 ref" href="#266b" title='b' data-ref="266b" data-ref-filename="266b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="2050">2050</th><td>}</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2053">2053</th><td><i class="doc"> * intel_cdclk_needs_cd2x_update - Determine if two CDCLK states require a cd2x divider update</i></td></tr>
<tr><th id="2054">2054</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: Not a CDCLK state, it's the drm_i915_private!</span></i></td></tr>
<tr><th id="2055">2055</th><td><i class="doc"> *<span class="command"> @a</span><span class="arg">:</span> first CDCLK state</i></td></tr>
<tr><th id="2056">2056</th><td><i class="doc"> *<span class="command"> @b</span><span class="arg">:</span> second CDCLK state</i></td></tr>
<tr><th id="2057">2057</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2058">2058</th><td><i class="doc"> * Returns:</i></td></tr>
<tr><th id="2059">2059</th><td><i class="doc"> * True if the CDCLK states require just a cd2x divider update, false if not.</i></td></tr>
<tr><th id="2060">2060</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2061">2061</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_cdclk_needs_cd2x_update" title='intel_cdclk_needs_cd2x_update' data-ref="intel_cdclk_needs_cd2x_update" data-ref-filename="intel_cdclk_needs_cd2x_update">intel_cdclk_needs_cd2x_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="267dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="267dev_priv" data-ref-filename="267dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2062">2062</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col8 decl" id="268a" title='a' data-type='const struct intel_cdclk_state *' data-ref="268a" data-ref-filename="268a">a</dfn>,</td></tr>
<tr><th id="2063">2063</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col9 decl" id="269b" title='b' data-type='const struct intel_cdclk_state *' data-ref="269b" data-ref-filename="269b">b</dfn>)</td></tr>
<tr><th id="2064">2064</th><td>{</td></tr>
<tr><th id="2065">2065</th><td>	<i>/* Older hw doesn't have the capability */</i></td></tr>
<tr><th id="2066">2066</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#267dev_priv" title='dev_priv' data-ref="267dev_priv" data-ref-filename="267dev_priv">dev_priv</a>) &lt; <var>10</var> &amp;&amp; !<a class="macro" href="../i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col7 ref" href="#267dev_priv" title='dev_priv' data-ref="267dev_priv" data-ref-filename="267dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2067">2067</th><td>		<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>	<b>return</b> <a class="local col8 ref" href="#268a" title='a' data-ref="268a" data-ref-filename="268a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> != <a class="local col9 ref" href="#269b" title='b' data-ref="269b" data-ref-filename="269b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> &amp;&amp;</td></tr>
<tr><th id="2070">2070</th><td>		<a class="local col8 ref" href="#268a" title='a' data-ref="268a" data-ref-filename="268a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> == <a class="local col9 ref" href="#269b" title='b' data-ref="269b" data-ref-filename="269b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> &amp;&amp;</td></tr>
<tr><th id="2071">2071</th><td>		<a class="local col8 ref" href="#268a" title='a' data-ref="268a" data-ref-filename="268a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> == <a class="local col9 ref" href="#269b" title='b' data-ref="269b" data-ref-filename="269b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="2072">2072</th><td>}</td></tr>
<tr><th id="2073">2073</th><td></td></tr>
<tr><th id="2074">2074</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2075">2075</th><td><i class="doc"> * intel_cdclk_changed - Determine if two CDCLK states are different</i></td></tr>
<tr><th id="2076">2076</th><td><i class="doc"> *<span class="command"> @a</span><span class="arg">:</span> first CDCLK state</i></td></tr>
<tr><th id="2077">2077</th><td><i class="doc"> *<span class="command"> @b</span><span class="arg">:</span> second CDCLK state</i></td></tr>
<tr><th id="2078">2078</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2079">2079</th><td><i class="doc"> * Returns:</i></td></tr>
<tr><th id="2080">2080</th><td><i class="doc"> * True if the CDCLK states don't match, false if they do.</i></td></tr>
<tr><th id="2081">2081</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2082">2082</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_cdclk_changed" title='intel_cdclk_changed' data-ref="intel_cdclk_changed" data-ref-filename="intel_cdclk_changed">intel_cdclk_changed</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="270a" title='a' data-type='const struct intel_cdclk_state *' data-ref="270a" data-ref-filename="270a">a</dfn>,</td></tr>
<tr><th id="2083">2083</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="271b" title='b' data-type='const struct intel_cdclk_state *' data-ref="271b" data-ref-filename="271b">b</dfn>)</td></tr>
<tr><th id="2084">2084</th><td>{</td></tr>
<tr><th id="2085">2085</th><td>	<b>return</b> <a class="ref fn" href="#intel_cdclk_needs_modeset" title='intel_cdclk_needs_modeset' data-ref="intel_cdclk_needs_modeset" data-ref-filename="intel_cdclk_needs_modeset">intel_cdclk_needs_modeset</a>(<a class="local col0 ref" href="#270a" title='a' data-ref="270a" data-ref-filename="270a">a</a>, <a class="local col1 ref" href="#271b" title='b' data-ref="271b" data-ref-filename="271b">b</a>) ||</td></tr>
<tr><th id="2086">2086</th><td>		<a class="local col0 ref" href="#270a" title='a' data-ref="270a" data-ref-filename="270a">a</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> != <a class="local col1 ref" href="#271b" title='b' data-ref="271b" data-ref-filename="271b">b</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>;</td></tr>
<tr><th id="2087">2087</th><td>}</td></tr>
<tr><th id="2088">2088</th><td></td></tr>
<tr><th id="2089">2089</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2090">2090</th><td><i class="doc"> * intel_cdclk_swap_state - make atomic CDCLK configuration effective</i></td></tr>
<tr><th id="2091">2091</th><td><i class="doc"> *<span class="command"> @state</span>: atomic state</i></td></tr>
<tr><th id="2092">2092</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2093">2093</th><td><i class="doc"> * This is the CDCLK version of drm_atomic_helper_swap_state() since the</i></td></tr>
<tr><th id="2094">2094</th><td><i class="doc"> * helper does not handle driver-specific global state.</i></td></tr>
<tr><th id="2095">2095</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2096">2096</th><td><i class="doc"> * Similarly to the atomic helpers this function does a complete swap,</i></td></tr>
<tr><th id="2097">2097</th><td><i class="doc"> * i.e. it also puts the old state into<span class="command"> @state</span>. This is used by the commit</i></td></tr>
<tr><th id="2098">2098</th><td><i class="doc"> * code to determine how CDCLK has changed (for instance did it increase or</i></td></tr>
<tr><th id="2099">2099</th><td><i class="doc"> * decrease).</i></td></tr>
<tr><th id="2100">2100</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2101">2101</th><td><em>void</em> <dfn class="decl def fn" id="intel_cdclk_swap_state" title='intel_cdclk_swap_state' data-ref="intel_cdclk_swap_state" data-ref-filename="intel_cdclk_swap_state">intel_cdclk_swap_state</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col2 decl" id="272state" title='state' data-type='struct intel_atomic_state *' data-ref="272state" data-ref-filename="272state">state</dfn>)</td></tr>
<tr><th id="2102">2102</th><td>{</td></tr>
<tr><th id="2103">2103</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="273dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="273dev_priv" data-ref-filename="273dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col2 ref" href="#272state" title='state' data-ref="272state" data-ref-filename="272state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td>	<a class="macro" href="../../../../../include/linux/kernel.h.html#954" title="do { typeof(state-&gt;cdclk.logical) __tmp = (state-&gt;cdclk.logical); (state-&gt;cdclk.logical) = (dev_priv-&gt;cdclk.logical); (dev_priv-&gt;cdclk.logical) = __tmp; } while (0)" data-ref="_M/swap">swap</a>(<a class="local col2 ref" href="#272state" title='state' data-ref="272state" data-ref-filename="272state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>, <a class="local col3 ref" href="#273dev_priv" title='dev_priv' data-ref="273dev_priv" data-ref-filename="273dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::logical" title='drm_i915_private::(anonymous struct)::logical' data-ref="drm_i915_private::(anonymous)::logical" data-ref-filename="drm_i915_private..(anonymous)..logical">logical</a>);</td></tr>
<tr><th id="2106">2106</th><td>	<a class="macro" href="../../../../../include/linux/kernel.h.html#954" title="do { typeof(state-&gt;cdclk.actual) __tmp = (state-&gt;cdclk.actual); (state-&gt;cdclk.actual) = (dev_priv-&gt;cdclk.actual); (dev_priv-&gt;cdclk.actual) = __tmp; } while (0)" data-ref="_M/swap">swap</a>(<a class="local col2 ref" href="#272state" title='state' data-ref="272state" data-ref-filename="272state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>, <a class="local col3 ref" href="#273dev_priv" title='dev_priv' data-ref="273dev_priv" data-ref-filename="273dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::actual" title='drm_i915_private::(anonymous struct)::actual' data-ref="drm_i915_private::(anonymous)::actual" data-ref-filename="drm_i915_private..(anonymous)..actual">actual</a>);</td></tr>
<tr><th id="2107">2107</th><td>}</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td><em>void</em> <dfn class="decl def fn" id="intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col4 decl" id="274cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="2110">2110</th><td>			    <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="275context" title='context' data-type='const char *' data-ref="275context" data-ref-filename="275context">context</dfn>)</td></tr>
<tr><th id="2111">2111</th><td>{</td></tr>
<tr><th id="2112">2112</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;%s %d kHz, VCO %d kHz, ref %d kHz, bypass %d kHz, voltage level %d\n&quot;, context, cdclk_state-&gt;cdclk, cdclk_state-&gt;vco, cdclk_state-&gt;ref, cdclk_state-&gt;bypass, cdclk_state-&gt;voltage_level)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"%s %d kHz, VCO %d kHz, ref %d kHz, bypass %d kHz, voltage level %d\n"</q>,</td></tr>
<tr><th id="2113">2113</th><td>			 <a class="local col5 ref" href="#275context" title='context' data-ref="275context" data-ref-filename="275context">context</a>, <a class="local col4 ref" href="#274cdclk_state" title='cdclk_state' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>, <a class="local col4 ref" href="#274cdclk_state" title='cdclk_state' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>,</td></tr>
<tr><th id="2114">2114</th><td>			 <a class="local col4 ref" href="#274cdclk_state" title='cdclk_state' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>, <a class="local col4 ref" href="#274cdclk_state" title='cdclk_state' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::bypass" title='intel_cdclk_state::bypass' data-ref="intel_cdclk_state::bypass" data-ref-filename="intel_cdclk_state..bypass">bypass</a>,</td></tr>
<tr><th id="2115">2115</th><td>			 <a class="local col4 ref" href="#274cdclk_state" title='cdclk_state' data-ref="274cdclk_state" data-ref-filename="274cdclk_state">cdclk_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a>);</td></tr>
<tr><th id="2116">2116</th><td>}</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td><i class="doc" data-doc="intel_set_cdclk">/**</i></td></tr>
<tr><th id="2119">2119</th><td><i class="doc" data-doc="intel_set_cdclk"> * intel_set_cdclk - Push the CDCLK state to the hardware</i></td></tr>
<tr><th id="2120">2120</th><td><i class="doc" data-doc="intel_set_cdclk"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2121">2121</th><td><i class="doc" data-doc="intel_set_cdclk"> *<span class="command"> @cdclk</span>_state: new CDCLK state</i></td></tr>
<tr><th id="2122">2122</th><td><i class="doc" data-doc="intel_set_cdclk"> *<span class="command"> @pipe</span>: pipe with which to synchronize the update</i></td></tr>
<tr><th id="2123">2123</th><td><i class="doc" data-doc="intel_set_cdclk"> *</i></td></tr>
<tr><th id="2124">2124</th><td><i class="doc" data-doc="intel_set_cdclk"> * Program the hardware based on the passed in CDCLK state,</i></td></tr>
<tr><th id="2125">2125</th><td><i class="doc" data-doc="intel_set_cdclk"> * if necessary.</i></td></tr>
<tr><th id="2126">2126</th><td><i class="doc" data-doc="intel_set_cdclk"> */</i></td></tr>
<tr><th id="2127">2127</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_set_cdclk" title='intel_set_cdclk' data-type='void intel_set_cdclk(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * cdclk_state, enum pipe pipe)' data-ref="intel_set_cdclk" data-ref-filename="intel_set_cdclk">intel_set_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="276dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2128">2128</th><td>			    <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col7 decl" id="277cdclk_state" title='cdclk_state' data-type='const struct intel_cdclk_state *' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</dfn>,</td></tr>
<tr><th id="2129">2129</th><td>			    <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="278pipe" title='pipe' data-type='enum pipe' data-ref="278pipe" data-ref-filename="278pipe">pipe</dfn>)</td></tr>
<tr><th id="2130">2130</th><td>{</td></tr>
<tr><th id="2131">2131</th><td>	<b>if</b> (!<a class="ref fn" href="#intel_cdclk_changed" title='intel_cdclk_changed' data-ref="intel_cdclk_changed" data-ref-filename="intel_cdclk_changed">intel_cdclk_changed</a>(&amp;<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <a class="local col7 ref" href="#277cdclk_state" title='cdclk_state' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</a>))</td></tr>
<tr><th id="2132">2132</th><td>		<b>return</b>;</td></tr>
<tr><th id="2133">2133</th><td></td></tr>
<tr><th id="2134">2134</th><td>	<b>if</b> (<a class="macro" href="../i915_utils.h.html#47" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((!dev_priv-&gt;display.set_cdclk)); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON_ONCE(&quot; &quot;!dev_priv-&gt;display.set_cdclk&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (2134), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (264)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(!<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a>))</td></tr>
<tr><th id="2135">2135</th><td>		<b>return</b>;</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>	<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(<a class="local col7 ref" href="#277cdclk_state" title='cdclk_state' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</a>, <q>"Changing CDCLK to"</q>);</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td>	<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a>(<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>, <a class="local col7 ref" href="#277cdclk_state" title='cdclk_state' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</a>, <a class="local col8 ref" href="#278pipe" title='pipe' data-ref="278pipe" data-ref-filename="278pipe">pipe</a>);</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>	<b>if</b> (<a class="macro" href="../../../../../include/asm-generic/bug.h.html#132" title="({ int __ret_warn_on = !!(intel_cdclk_changed(&amp;dev_priv-&gt;cdclk.hw, cdclk_state)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;cdclk state doesn&apos;t match!\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (2142), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (266)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN">WARN</a>(<a class="ref fn" href="#intel_cdclk_changed" title='intel_cdclk_changed' data-ref="intel_cdclk_changed" data-ref-filename="intel_cdclk_changed">intel_cdclk_changed</a>(&amp;<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <a class="local col7 ref" href="#277cdclk_state" title='cdclk_state' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</a>),</td></tr>
<tr><th id="2142">2142</th><td>		 <q>"cdclk state doesn't match!\n"</q>)) {</td></tr>
<tr><th id="2143">2143</th><td>		<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(&amp;<a class="local col6 ref" href="#276dev_priv" title='dev_priv' data-ref="276dev_priv" data-ref-filename="276dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>, <q>"[hw state]"</q>);</td></tr>
<tr><th id="2144">2144</th><td>		<a class="ref fn" href="#intel_dump_cdclk_state" title='intel_dump_cdclk_state' data-ref="intel_dump_cdclk_state" data-ref-filename="intel_dump_cdclk_state">intel_dump_cdclk_state</a>(<a class="local col7 ref" href="#277cdclk_state" title='cdclk_state' data-ref="277cdclk_state" data-ref-filename="277cdclk_state">cdclk_state</a>, <q>"[sw state]"</q>);</td></tr>
<tr><th id="2145">2145</th><td>	}</td></tr>
<tr><th id="2146">2146</th><td>}</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2149">2149</th><td><i class="doc"> * intel_set_cdclk_pre_plane_update - Push the CDCLK state to the hardware</i></td></tr>
<tr><th id="2150">2150</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2151">2151</th><td><i class="doc"> *<span class="command"> @old</span>_state: old CDCLK state</i></td></tr>
<tr><th id="2152">2152</th><td><i class="doc"> *<span class="command"> @new</span>_state: new CDCLK state</i></td></tr>
<tr><th id="2153">2153</th><td><i class="doc"> *<span class="command"> @pipe</span>: pipe with which to synchronize the update</i></td></tr>
<tr><th id="2154">2154</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2155">2155</th><td><i class="doc"> * Program the hardware before updating the HW plane state based on the passed</i></td></tr>
<tr><th id="2156">2156</th><td><i class="doc"> * in CDCLK state, if necessary.</i></td></tr>
<tr><th id="2157">2157</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2158">2158</th><td><em>void</em></td></tr>
<tr><th id="2159">2159</th><td><dfn class="decl def fn" id="intel_set_cdclk_pre_plane_update" title='intel_set_cdclk_pre_plane_update' data-ref="intel_set_cdclk_pre_plane_update" data-ref-filename="intel_set_cdclk_pre_plane_update">intel_set_cdclk_pre_plane_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="279dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="279dev_priv" data-ref-filename="279dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2160">2160</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col0 decl" id="280old_state" title='old_state' data-type='const struct intel_cdclk_state *' data-ref="280old_state" data-ref-filename="280old_state">old_state</dfn>,</td></tr>
<tr><th id="2161">2161</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col1 decl" id="281new_state" title='new_state' data-type='const struct intel_cdclk_state *' data-ref="281new_state" data-ref-filename="281new_state">new_state</dfn>,</td></tr>
<tr><th id="2162">2162</th><td>				 <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col2 decl" id="282pipe" title='pipe' data-type='enum pipe' data-ref="282pipe" data-ref-filename="282pipe">pipe</dfn>)</td></tr>
<tr><th id="2163">2163</th><td>{</td></tr>
<tr><th id="2164">2164</th><td>	<b>if</b> (<a class="local col2 ref" href="#282pipe" title='pipe' data-ref="282pipe" data-ref-filename="282pipe">pipe</a> == <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a> || <a class="local col0 ref" href="#280old_state" title='old_state' data-ref="280old_state" data-ref-filename="280old_state">old_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> &lt;= <a class="local col1 ref" href="#281new_state" title='new_state' data-ref="281new_state" data-ref-filename="281new_state">new_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>)</td></tr>
<tr><th id="2165">2165</th><td>		<a class="tu ref fn" href="#intel_set_cdclk" title='intel_set_cdclk' data-use='c' data-ref="intel_set_cdclk" data-ref-filename="intel_set_cdclk">intel_set_cdclk</a>(<a class="local col9 ref" href="#279dev_priv" title='dev_priv' data-ref="279dev_priv" data-ref-filename="279dev_priv">dev_priv</a>, <a class="local col1 ref" href="#281new_state" title='new_state' data-ref="281new_state" data-ref-filename="281new_state">new_state</a>, <a class="local col2 ref" href="#282pipe" title='pipe' data-ref="282pipe" data-ref-filename="282pipe">pipe</a>);</td></tr>
<tr><th id="2166">2166</th><td>}</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2169">2169</th><td><i class="doc"> * intel_set_cdclk_post_plane_update - Push the CDCLK state to the hardware</i></td></tr>
<tr><th id="2170">2170</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2171">2171</th><td><i class="doc"> *<span class="command"> @old</span>_state: old CDCLK state</i></td></tr>
<tr><th id="2172">2172</th><td><i class="doc"> *<span class="command"> @new</span>_state: new CDCLK state</i></td></tr>
<tr><th id="2173">2173</th><td><i class="doc"> *<span class="command"> @pipe</span>: pipe with which to synchronize the update</i></td></tr>
<tr><th id="2174">2174</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2175">2175</th><td><i class="doc"> * Program the hardware after updating the HW plane state based on the passed</i></td></tr>
<tr><th id="2176">2176</th><td><i class="doc"> * in CDCLK state, if necessary.</i></td></tr>
<tr><th id="2177">2177</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2178">2178</th><td><em>void</em></td></tr>
<tr><th id="2179">2179</th><td><dfn class="decl def fn" id="intel_set_cdclk_post_plane_update" title='intel_set_cdclk_post_plane_update' data-ref="intel_set_cdclk_post_plane_update" data-ref-filename="intel_set_cdclk_post_plane_update">intel_set_cdclk_post_plane_update</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="283dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="283dev_priv" data-ref-filename="283dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2180">2180</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col4 decl" id="284old_state" title='old_state' data-type='const struct intel_cdclk_state *' data-ref="284old_state" data-ref-filename="284old_state">old_state</dfn>,</td></tr>
<tr><th id="2181">2181</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="../i915_drv.h.html#intel_cdclk_state" title='intel_cdclk_state' data-ref="intel_cdclk_state" data-ref-filename="intel_cdclk_state">intel_cdclk_state</a> *<dfn class="local col5 decl" id="285new_state" title='new_state' data-type='const struct intel_cdclk_state *' data-ref="285new_state" data-ref-filename="285new_state">new_state</dfn>,</td></tr>
<tr><th id="2182">2182</th><td>				  <b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col6 decl" id="286pipe" title='pipe' data-type='enum pipe' data-ref="286pipe" data-ref-filename="286pipe">pipe</dfn>)</td></tr>
<tr><th id="2183">2183</th><td>{</td></tr>
<tr><th id="2184">2184</th><td>	<b>if</b> (<a class="local col6 ref" href="#286pipe" title='pipe' data-ref="286pipe" data-ref-filename="286pipe">pipe</a> != <a class="enum" href="intel_display.h.html#INVALID_PIPE" title='INVALID_PIPE' data-ref="INVALID_PIPE" data-ref-filename="INVALID_PIPE">INVALID_PIPE</a> &amp;&amp; <a class="local col4 ref" href="#284old_state" title='old_state' data-ref="284old_state" data-ref-filename="284old_state">old_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> &gt; <a class="local col5 ref" href="#285new_state" title='new_state' data-ref="285new_state" data-ref-filename="285new_state">new_state</a>-&gt;<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>)</td></tr>
<tr><th id="2185">2185</th><td>		<a class="tu ref fn" href="#intel_set_cdclk" title='intel_set_cdclk' data-use='c' data-ref="intel_set_cdclk" data-ref-filename="intel_set_cdclk">intel_set_cdclk</a>(<a class="local col3 ref" href="#283dev_priv" title='dev_priv' data-ref="283dev_priv" data-ref-filename="283dev_priv">dev_priv</a>, <a class="local col5 ref" href="#285new_state" title='new_state' data-ref="285new_state" data-ref-filename="285new_state">new_state</a>, <a class="local col6 ref" href="#286pipe" title='pipe' data-ref="286pipe" data-ref-filename="286pipe">pipe</a>);</td></tr>
<tr><th id="2186">2186</th><td>}</td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_pixel_rate_to_cdclk" title='intel_pixel_rate_to_cdclk' data-type='int intel_pixel_rate_to_cdclk(struct drm_i915_private * dev_priv, int pixel_rate)' data-ref="intel_pixel_rate_to_cdclk" data-ref-filename="intel_pixel_rate_to_cdclk">intel_pixel_rate_to_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="287dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2189">2189</th><td>				     <em>int</em> <dfn class="local col8 decl" id="288pixel_rate" title='pixel_rate' data-type='int' data-ref="288pixel_rate" data-ref-filename="288pixel_rate">pixel_rate</dfn>)</td></tr>
<tr><th id="2190">2190</th><td>{</td></tr>
<tr><th id="2191">2191</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>) &gt;= <var>10</var> || <a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2192">2192</th><td>		<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col8 ref" href="#288pixel_rate" title='pixel_rate' data-ref="288pixel_rate" data-ref-filename="288pixel_rate">pixel_rate</a>, <var>2</var>);</td></tr>
<tr><th id="2193">2193</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>, <var>9</var>) ||</td></tr>
<tr><th id="2194">2194</th><td>		 <a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2195">2195</th><td>		<b>return</b> <a class="local col8 ref" href="#288pixel_rate" title='pixel_rate' data-ref="288pixel_rate" data-ref-filename="288pixel_rate">pixel_rate</a>;</td></tr>
<tr><th id="2196">2196</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2197">2197</th><td>		<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col8 ref" href="#288pixel_rate" title='pixel_rate' data-ref="288pixel_rate" data-ref-filename="288pixel_rate">pixel_rate</a> * <var>100</var>, <var>95</var>);</td></tr>
<tr><th id="2198">2198</th><td>	<b>else</b></td></tr>
<tr><th id="2199">2199</th><td>		<b>return</b> <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col8 ref" href="#288pixel_rate" title='pixel_rate' data-ref="288pixel_rate" data-ref-filename="288pixel_rate">pixel_rate</a> * <var>100</var>, <var>90</var>);</td></tr>
<tr><th id="2200">2200</th><td>}</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td><em>int</em> <dfn class="decl def fn" id="intel_crtc_compute_min_cdclk" title='intel_crtc_compute_min_cdclk' data-ref="intel_crtc_compute_min_cdclk" data-ref-filename="intel_crtc_compute_min_cdclk">intel_crtc_compute_min_cdclk</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="289crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="2203">2203</th><td>{</td></tr>
<tr><th id="2204">2204</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="290dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</dfn> =</td></tr>
<tr><th id="2205">2205</th><td>		<a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2206">2206</th><td>	<em>int</em> <dfn class="local col1 decl" id="291min_cdclk" title='min_cdclk' data-type='int' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</dfn>;</td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td>	<b>if</b> (!<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="2209">2209</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td>	<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_pixel_rate_to_cdclk" title='intel_pixel_rate_to_cdclk' data-use='c' data-ref="intel_pixel_rate_to_cdclk" data-ref-filename="intel_pixel_rate_to_cdclk">intel_pixel_rate_to_cdclk</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>, <a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>);</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>	<i>/* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */</i></td></tr>
<tr><th id="2214">2214</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>) &amp;&amp; <a class="ref fn" href="../intel_drv.h.html#hsw_crtc_state_ips_capable" title='hsw_crtc_state_ips_capable' data-ref="hsw_crtc_state_ips_capable" data-ref-filename="hsw_crtc_state_ips_capable">hsw_crtc_state_ips_capable</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>))</td></tr>
<tr><th id="2215">2215</th><td>		<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> * <var>100</var>, <var>95</var>);</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>	<i>/* BSpec says "Do not use DisplayPort with CDCLK less than 432 MHz,</i></td></tr>
<tr><th id="2218">2218</th><td><i>	 * audio enabled, port width x4, and link rate HBR2 (5.4 GHz), or else</i></td></tr>
<tr><th id="2219">2219</th><td><i>	 * there may be audio corruption or screen corruption." This cdclk</i></td></tr>
<tr><th id="2220">2220</th><td><i>	 * restriction for GLK is 316.8 MHz.</i></td></tr>
<tr><th id="2221">2221</th><td><i>	 */</i></td></tr>
<tr><th id="2222">2222</th><td>	<b>if</b> (<a class="ref fn" href="../intel_drv.h.html#intel_crtc_has_dp_encoder" title='intel_crtc_has_dp_encoder' data-ref="intel_crtc_has_dp_encoder" data-ref-filename="intel_crtc_has_dp_encoder">intel_crtc_has_dp_encoder</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>) &amp;&amp;</td></tr>
<tr><th id="2223">2223</th><td>	    <a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::has_audio" title='intel_crtc_state::has_audio' data-ref="intel_crtc_state::has_audio" data-ref-filename="intel_crtc_state..has_audio">has_audio</a> &amp;&amp;</td></tr>
<tr><th id="2224">2224</th><td>	    <a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::port_clock" title='intel_crtc_state::port_clock' data-ref="intel_crtc_state::port_clock" data-ref-filename="intel_crtc_state..port_clock">port_clock</a> &gt;= <var>540000</var> &amp;&amp;</td></tr>
<tr><th id="2225">2225</th><td>	    <a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::lane_count" title='intel_crtc_state::lane_count' data-ref="intel_crtc_state::lane_count" data-ref-filename="intel_crtc_state..lane_count">lane_count</a> == <var>4</var>) {</td></tr>
<tr><th id="2226">2226</th><td>		<b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2227">2227</th><td>			<i>/* Display WA #1145: glk,cnl */</i></td></tr>
<tr><th id="2228">2228</th><td>			<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(316800) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(316800) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((316800) &gt; (min_cdclk) ? (316800) : (min_cdclk)), ({ typeof(316800) __UNIQUE_ID___x268 = (316800); typeof(min_cdclk) __UNIQUE_ID___y269 = (min_cdclk); ((__UNIQUE_ID___x268) &gt; (__UNIQUE_ID___y269) ? (__UNIQUE_ID___x268) : (__UNIQUE_ID___y269)); }))" data-ref="_M/max">max</a>(<var>316800</var>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2229">2229</th><td>		} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>, <var>9</var>) || <a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2230">2230</th><td>			<i>/* Display WA #1144: skl,bxt */</i></td></tr>
<tr><th id="2231">2231</th><td>			<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(432000) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(432000) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((432000) &gt; (min_cdclk) ? (432000) : (min_cdclk)), ({ typeof(432000) __UNIQUE_ID___x272 = (432000); typeof(min_cdclk) __UNIQUE_ID___y273 = (min_cdclk); ((__UNIQUE_ID___x272) &gt; (__UNIQUE_ID___y273) ? (__UNIQUE_ID___x272) : (__UNIQUE_ID___y273)); }))" data-ref="_M/max">max</a>(<var>432000</var>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2232">2232</th><td>		}</td></tr>
<tr><th id="2233">2233</th><td>	}</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td>	<i>/*</i></td></tr>
<tr><th id="2236">2236</th><td><i>	 * According to BSpec, "The CD clock frequency must be at least twice</i></td></tr>
<tr><th id="2237">2237</th><td><i>	 * the frequency of the Azalia BCLK." and BCLK is 96 MHz by default.</i></td></tr>
<tr><th id="2238">2238</th><td><i>	 */</i></td></tr>
<tr><th id="2239">2239</th><td>	<b>if</b> (<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::has_audio" title='intel_crtc_state::has_audio' data-ref="intel_crtc_state::has_audio" data-ref-filename="intel_crtc_state..has_audio">has_audio</a> &amp;&amp; <a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="2240">2240</th><td>		<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(2 * 96000) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(2 * 96000) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((2 * 96000) &gt; (min_cdclk) ? (2 * 96000) : (min_cdclk)), ({ typeof(2 * 96000) __UNIQUE_ID___x276 = (2 * 96000); typeof(min_cdclk) __UNIQUE_ID___y277 = (min_cdclk); ((__UNIQUE_ID___x276) &gt; (__UNIQUE_ID___y277) ? (__UNIQUE_ID___x276) : (__UNIQUE_ID___y277)); }))" data-ref="_M/max">max</a>(<var>2</var> * <var>96000</var>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td>	<i>/*</i></td></tr>
<tr><th id="2243">2243</th><td><i>	 * "For DP audio configuration, cdclk frequency shall be set to</i></td></tr>
<tr><th id="2244">2244</th><td><i>	 *  meet the following requirements:</i></td></tr>
<tr><th id="2245">2245</th><td><i>	 *  DP Link Frequency(MHz) | Cdclk frequency(MHz)</i></td></tr>
<tr><th id="2246">2246</th><td><i>	 *  270                    | 320 or higher</i></td></tr>
<tr><th id="2247">2247</th><td><i>	 *  162                    | 200 or higher"</i></td></tr>
<tr><th id="2248">2248</th><td><i>	 */</i></td></tr>
<tr><th id="2249">2249</th><td>	<b>if</b> ((<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>)) &amp;&amp;</td></tr>
<tr><th id="2250">2250</th><td>	    <a class="ref fn" href="../intel_drv.h.html#intel_crtc_has_dp_encoder" title='intel_crtc_has_dp_encoder' data-ref="intel_crtc_has_dp_encoder" data-ref-filename="intel_crtc_has_dp_encoder">intel_crtc_has_dp_encoder</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>) &amp;&amp; <a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::has_audio" title='intel_crtc_state::has_audio' data-ref="intel_crtc_state::has_audio" data-ref-filename="intel_crtc_state..has_audio">has_audio</a>)</td></tr>
<tr><th id="2251">2251</th><td>		<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(crtc_state-&gt;port_clock) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(crtc_state-&gt;port_clock) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((crtc_state-&gt;port_clock) &gt; (min_cdclk) ? (crtc_state-&gt;port_clock) : (min_cdclk)), ({ typeof(crtc_state-&gt;port_clock) __UNIQUE_ID___x280 = (crtc_state-&gt;port_clock); typeof(min_cdclk) __UNIQUE_ID___y281 = (min_cdclk); ((__UNIQUE_ID___x280) &gt; (__UNIQUE_ID___y281) ? (__UNIQUE_ID___x280) : (__UNIQUE_ID___y281)); }))" data-ref="_M/max">max</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::port_clock" title='intel_crtc_state::port_clock' data-ref="intel_crtc_state::port_clock" data-ref-filename="intel_crtc_state..port_clock">port_clock</a>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td>	<i>/*</i></td></tr>
<tr><th id="2254">2254</th><td><i>	 * On Valleyview some DSI panels lose (v|h)sync when the clock is lower</i></td></tr>
<tr><th id="2255">2255</th><td><i>	 * than 320000KHz.</i></td></tr>
<tr><th id="2256">2256</th><td><i>	 */</i></td></tr>
<tr><th id="2257">2257</th><td>	<b>if</b> (<a class="ref fn" href="../intel_drv.h.html#intel_crtc_has_type" title='intel_crtc_has_type' data-ref="intel_crtc_has_type" data-ref-filename="intel_crtc_has_type">intel_crtc_has_type</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>, <a class="enum" href="../intel_drv.h.html#INTEL_OUTPUT_DSI" title='INTEL_OUTPUT_DSI' data-ref="INTEL_OUTPUT_DSI" data-ref-filename="INTEL_OUTPUT_DSI">INTEL_OUTPUT_DSI</a>) &amp;&amp;</td></tr>
<tr><th id="2258">2258</th><td>	    <a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2259">2259</th><td>		<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(320000) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(320000) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((320000) &gt; (min_cdclk) ? (320000) : (min_cdclk)), ({ typeof(320000) __UNIQUE_ID___x284 = (320000); typeof(min_cdclk) __UNIQUE_ID___y285 = (min_cdclk); ((__UNIQUE_ID___x284) &gt; (__UNIQUE_ID___y285) ? (__UNIQUE_ID___x284) : (__UNIQUE_ID___y285)); }))" data-ref="_M/max">max</a>(<var>320000</var>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>	<i>/*</i></td></tr>
<tr><th id="2262">2262</th><td><i>	 * On Geminilake once the CDCLK gets as low as 79200</i></td></tr>
<tr><th id="2263">2263</th><td><i>	 * picture gets unstable, despite that values are</i></td></tr>
<tr><th id="2264">2264</th><td><i>	 * correct for DSI PLL and DE PLL.</i></td></tr>
<tr><th id="2265">2265</th><td><i>	 */</i></td></tr>
<tr><th id="2266">2266</th><td>	<b>if</b> (<a class="ref fn" href="../intel_drv.h.html#intel_crtc_has_type" title='intel_crtc_has_type' data-ref="intel_crtc_has_type" data-ref-filename="intel_crtc_has_type">intel_crtc_has_type</a>(<a class="local col9 ref" href="#289crtc_state" title='crtc_state' data-ref="289crtc_state" data-ref-filename="289crtc_state">crtc_state</a>, <a class="enum" href="../intel_drv.h.html#INTEL_OUTPUT_DSI" title='INTEL_OUTPUT_DSI' data-ref="INTEL_OUTPUT_DSI" data-ref-filename="INTEL_OUTPUT_DSI">INTEL_OUTPUT_DSI</a>) &amp;&amp;</td></tr>
<tr><th id="2267">2267</th><td>	    <a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2268">2268</th><td>		<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(158400) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(158400) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((158400) &gt; (min_cdclk) ? (158400) : (min_cdclk)), ({ typeof(158400) __UNIQUE_ID___x288 = (158400); typeof(min_cdclk) __UNIQUE_ID___y289 = (min_cdclk); ((__UNIQUE_ID___x288) &gt; (__UNIQUE_ID___y289) ? (__UNIQUE_ID___x288) : (__UNIQUE_ID___y289)); }))" data-ref="_M/max">max</a>(<var>158400</var>, <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>	<b>if</b> (<a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a> &gt; <a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a>) {</td></tr>
<tr><th id="2271">2271</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;required cdclk (%d kHz) exceeds max (%d kHz)\n&quot;, min_cdclk, dev_priv-&gt;max_cdclk_freq)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"required cdclk (%d kHz) exceeds max (%d kHz)\n"</q>,</td></tr>
<tr><th id="2272">2272</th><td>			      <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>, <a class="local col0 ref" href="#290dev_priv" title='dev_priv' data-ref="290dev_priv" data-ref-filename="290dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a>);</td></tr>
<tr><th id="2273">2273</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="2274">2274</th><td>	}</td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td>	<b>return</b> <a class="local col1 ref" href="#291min_cdclk" title='min_cdclk' data-ref="291min_cdclk" data-ref-filename="291min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2277">2277</th><td>}</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-type='int intel_compute_min_cdclk(struct intel_atomic_state * state)' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col2 decl" id="292state" title='state' data-type='struct intel_atomic_state *' data-ref="292state" data-ref-filename="292state">state</dfn>)</td></tr>
<tr><th id="2280">2280</th><td>{</td></tr>
<tr><th id="2281">2281</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="293dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="293dev_priv" data-ref-filename="293dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2282">2282</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="294crtc" title='crtc' data-type='struct intel_crtc *' data-ref="294crtc" data-ref-filename="294crtc">crtc</dfn>;</td></tr>
<tr><th id="2283">2283</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="295crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="295crtc_state" data-ref-filename="295crtc_state">crtc_state</dfn>;</td></tr>
<tr><th id="2284">2284</th><td>	<em>int</em> <dfn class="local col6 decl" id="296min_cdclk" title='min_cdclk' data-type='int' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</dfn>, <dfn class="local col7 decl" id="297i" title='i' data-type='int' data-ref="297i" data-ref-filename="297i">i</dfn>;</td></tr>
<tr><th id="2285">2285</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="298pipe" title='pipe' data-type='enum pipe' data-ref="298pipe" data-ref-filename="298pipe">pipe</dfn>;</td></tr>
<tr><th id="2286">2286</th><td></td></tr>
<tr><th id="2287">2287</th><td>	<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_cdclk" title='intel_atomic_state::min_cdclk' data-ref="intel_atomic_state::min_cdclk" data-ref-filename="intel_atomic_state..min_cdclk">min_cdclk</a>, <a class="local col3 ref" href="#293dev_priv" title='dev_priv' data-ref="293dev_priv" data-ref-filename="293dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::min_cdclk" title='drm_i915_private::min_cdclk' data-ref="drm_i915_private::min_cdclk" data-ref-filename="drm_i915_private..min_cdclk">min_cdclk</a>,</td></tr>
<tr><th id="2288">2288</th><td>	       <b>sizeof</b>(<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_cdclk" title='intel_atomic_state::min_cdclk' data-ref="intel_atomic_state::min_cdclk" data-ref-filename="intel_atomic_state..min_cdclk">min_cdclk</a>));</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>	<a class="macro" href="intel_display.h.html#325" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_2290(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_2290(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_2290(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_2290(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_new_intel_crtc_in_state">for_each_new_intel_crtc_in_state</a>(<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>, <a class="local col4 ref" href="#294crtc" title='crtc' data-ref="294crtc" data-ref-filename="294crtc">crtc</a>, <a class="local col5 ref" href="#295crtc_state" title='crtc_state' data-ref="295crtc_state" data-ref-filename="295crtc_state">crtc_state</a>, <a class="local col7 ref" href="#297i" title='i' data-ref="297i" data-ref-filename="297i">i</a>) {</td></tr>
<tr><th id="2291">2291</th><td>		<a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a> = <a class="ref fn" href="#intel_crtc_compute_min_cdclk" title='intel_crtc_compute_min_cdclk' data-ref="intel_crtc_compute_min_cdclk" data-ref-filename="intel_crtc_compute_min_cdclk">intel_crtc_compute_min_cdclk</a>(<a class="local col5 ref" href="#295crtc_state" title='crtc_state' data-ref="295crtc_state" data-ref-filename="295crtc_state">crtc_state</a>);</td></tr>
<tr><th id="2292">2292</th><td>		<b>if</b> (<a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2293">2293</th><td>			<b>return</b> <a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td>		<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_cdclk" title='intel_atomic_state::min_cdclk' data-ref="intel_atomic_state::min_cdclk" data-ref-filename="intel_atomic_state..min_cdclk">min_cdclk</a>[<a class="local col7 ref" href="#297i" title='i' data-ref="297i" data-ref-filename="297i">i</a>] = <a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2296">2296</th><td>	}</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>	<a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a> = <a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>;</td></tr>
<tr><th id="2299">2299</th><td>	<a class="macro" href="intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col3 ref" href="#293dev_priv" title='dev_priv' data-ref="293dev_priv" data-ref-filename="293dev_priv">dev_priv</a>, <a class="local col8 ref" href="#298pipe" title='pipe' data-ref="298pipe" data-ref-filename="298pipe">pipe</a>)</td></tr>
<tr><th id="2300">2300</th><td>		<a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(state-&gt;min_cdclk[pipe]) *)1 == (typeof(min_cdclk) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(state-&gt;min_cdclk[pipe]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_cdclk) * 0l)) : (int *)8))))), ((state-&gt;min_cdclk[pipe]) &gt; (min_cdclk) ? (state-&gt;min_cdclk[pipe]) : (min_cdclk)), ({ typeof(state-&gt;min_cdclk[pipe]) __UNIQUE_ID___x292 = (state-&gt;min_cdclk[pipe]); typeof(min_cdclk) __UNIQUE_ID___y293 = (min_cdclk); ((__UNIQUE_ID___x292) &gt; (__UNIQUE_ID___y293) ? (__UNIQUE_ID___x292) : (__UNIQUE_ID___y293)); }))" data-ref="_M/max">max</a>(<a class="local col2 ref" href="#292state" title='state' data-ref="292state" data-ref-filename="292state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_cdclk" title='intel_atomic_state::min_cdclk' data-ref="intel_atomic_state::min_cdclk" data-ref-filename="intel_atomic_state..min_cdclk">min_cdclk</a>[<a class="local col8 ref" href="#298pipe" title='pipe' data-ref="298pipe" data-ref-filename="298pipe">pipe</a>], <a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td>	<b>return</b> <a class="local col6 ref" href="#296min_cdclk" title='min_cdclk' data-ref="296min_cdclk" data-ref-filename="296min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2303">2303</th><td>}</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td><i  data-doc="cnl_compute_min_voltage_level">/*</i></td></tr>
<tr><th id="2306">2306</th><td><i  data-doc="cnl_compute_min_voltage_level"> * Note that this functions assumes that 0 is</i></td></tr>
<tr><th id="2307">2307</th><td><i  data-doc="cnl_compute_min_voltage_level"> * the lowest voltage value, and higher values</i></td></tr>
<tr><th id="2308">2308</th><td><i  data-doc="cnl_compute_min_voltage_level"> * correspond to increasingly higher voltages.</i></td></tr>
<tr><th id="2309">2309</th><td><i  data-doc="cnl_compute_min_voltage_level"> *</i></td></tr>
<tr><th id="2310">2310</th><td><i  data-doc="cnl_compute_min_voltage_level"> * Should that relationship no longer hold on</i></td></tr>
<tr><th id="2311">2311</th><td><i  data-doc="cnl_compute_min_voltage_level"> * future platforms this code will need to be</i></td></tr>
<tr><th id="2312">2312</th><td><i  data-doc="cnl_compute_min_voltage_level"> * adjusted.</i></td></tr>
<tr><th id="2313">2313</th><td><i  data-doc="cnl_compute_min_voltage_level"> */</i></td></tr>
<tr><th id="2314">2314</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="cnl_compute_min_voltage_level" title='cnl_compute_min_voltage_level' data-type='u8 cnl_compute_min_voltage_level(struct intel_atomic_state * state)' data-ref="cnl_compute_min_voltage_level" data-ref-filename="cnl_compute_min_voltage_level">cnl_compute_min_voltage_level</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col9 decl" id="299state" title='state' data-type='struct intel_atomic_state *' data-ref="299state" data-ref-filename="299state">state</dfn>)</td></tr>
<tr><th id="2315">2315</th><td>{</td></tr>
<tr><th id="2316">2316</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="300dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="300dev_priv" data-ref-filename="300dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2317">2317</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="301crtc" title='crtc' data-type='struct intel_crtc *' data-ref="301crtc" data-ref-filename="301crtc">crtc</dfn>;</td></tr>
<tr><th id="2318">2318</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="302crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="302crtc_state" data-ref-filename="302crtc_state">crtc_state</dfn>;</td></tr>
<tr><th id="2319">2319</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="303min_voltage_level" title='min_voltage_level' data-type='u8' data-ref="303min_voltage_level" data-ref-filename="303min_voltage_level">min_voltage_level</dfn>;</td></tr>
<tr><th id="2320">2320</th><td>	<em>int</em> <dfn class="local col4 decl" id="304i" title='i' data-type='int' data-ref="304i" data-ref-filename="304i">i</dfn>;</td></tr>
<tr><th id="2321">2321</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col5 decl" id="305pipe" title='pipe' data-type='enum pipe' data-ref="305pipe" data-ref-filename="305pipe">pipe</dfn>;</td></tr>
<tr><th id="2322">2322</th><td></td></tr>
<tr><th id="2323">2323</th><td>	<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_voltage_level" title='intel_atomic_state::min_voltage_level' data-ref="intel_atomic_state::min_voltage_level" data-ref-filename="intel_atomic_state..min_voltage_level">min_voltage_level</a>, <a class="local col0 ref" href="#300dev_priv" title='dev_priv' data-ref="300dev_priv" data-ref-filename="300dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::min_voltage_level" title='drm_i915_private::min_voltage_level' data-ref="drm_i915_private::min_voltage_level" data-ref-filename="drm_i915_private..min_voltage_level">min_voltage_level</a>,</td></tr>
<tr><th id="2324">2324</th><td>	       <b>sizeof</b>(<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_voltage_level" title='intel_atomic_state::min_voltage_level' data-ref="intel_atomic_state::min_voltage_level" data-ref-filename="intel_atomic_state..min_voltage_level">min_voltage_level</a>));</td></tr>
<tr><th id="2325">2325</th><td></td></tr>
<tr><th id="2326">2326</th><td>	<a class="macro" href="intel_display.h.html#325" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_2326(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_2326(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_2326(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_2326(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_new_intel_crtc_in_state">for_each_new_intel_crtc_in_state</a>(<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>, <a class="local col1 ref" href="#301crtc" title='crtc' data-ref="301crtc" data-ref-filename="301crtc">crtc</a>, <a class="local col2 ref" href="#302crtc_state" title='crtc_state' data-ref="302crtc_state" data-ref-filename="302crtc_state">crtc_state</a>, <a class="local col4 ref" href="#304i" title='i' data-ref="304i" data-ref-filename="304i">i</a>) {</td></tr>
<tr><th id="2327">2327</th><td>		<b>if</b> (<a class="local col2 ref" href="#302crtc_state" title='crtc_state' data-ref="302crtc_state" data-ref-filename="302crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="2328">2328</th><td>			<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_voltage_level" title='intel_atomic_state::min_voltage_level' data-ref="intel_atomic_state::min_voltage_level" data-ref-filename="intel_atomic_state..min_voltage_level">min_voltage_level</a>[<a class="local col4 ref" href="#304i" title='i' data-ref="304i" data-ref-filename="304i">i</a>] =</td></tr>
<tr><th id="2329">2329</th><td>				<a class="local col2 ref" href="#302crtc_state" title='crtc_state' data-ref="302crtc_state" data-ref-filename="302crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::min_voltage_level" title='intel_crtc_state::min_voltage_level' data-ref="intel_crtc_state::min_voltage_level" data-ref-filename="intel_crtc_state..min_voltage_level">min_voltage_level</a>;</td></tr>
<tr><th id="2330">2330</th><td>		<b>else</b></td></tr>
<tr><th id="2331">2331</th><td>			<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_voltage_level" title='intel_atomic_state::min_voltage_level' data-ref="intel_atomic_state::min_voltage_level" data-ref-filename="intel_atomic_state..min_voltage_level">min_voltage_level</a>[<a class="local col4 ref" href="#304i" title='i' data-ref="304i" data-ref-filename="304i">i</a>] = <var>0</var>;</td></tr>
<tr><th id="2332">2332</th><td>	}</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>	<a class="local col3 ref" href="#303min_voltage_level" title='min_voltage_level' data-ref="303min_voltage_level" data-ref-filename="303min_voltage_level">min_voltage_level</a> = <var>0</var>;</td></tr>
<tr><th id="2335">2335</th><td>	<a class="macro" href="intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col0 ref" href="#300dev_priv" title='dev_priv' data-ref="300dev_priv" data-ref-filename="300dev_priv">dev_priv</a>, <a class="local col5 ref" href="#305pipe" title='pipe' data-ref="305pipe" data-ref-filename="305pipe">pipe</a>)</td></tr>
<tr><th id="2336">2336</th><td>		<a class="local col3 ref" href="#303min_voltage_level" title='min_voltage_level' data-ref="303min_voltage_level" data-ref-filename="303min_voltage_level">min_voltage_level</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(state-&gt;min_voltage_level[pipe]) *)1 == (typeof(min_voltage_level) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(state-&gt;min_voltage_level[pipe]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_voltage_level) * 0l)) : (int *)8))))), ((state-&gt;min_voltage_level[pipe]) &gt; (min_voltage_level) ? (state-&gt;min_voltage_level[pipe]) : (min_voltage_level)), ({ typeof(state-&gt;min_voltage_level[pipe]) __UNIQUE_ID___x296 = (state-&gt;min_voltage_level[pipe]); typeof(min_voltage_level) __UNIQUE_ID___y297 = (min_voltage_level); ((__UNIQUE_ID___x296) &gt; (__UNIQUE_ID___y297) ? (__UNIQUE_ID___x296) : (__UNIQUE_ID___y297)); }))" data-ref="_M/max">max</a>(<a class="local col9 ref" href="#299state" title='state' data-ref="299state" data-ref-filename="299state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::min_voltage_level" title='intel_atomic_state::min_voltage_level' data-ref="intel_atomic_state::min_voltage_level" data-ref-filename="intel_atomic_state..min_voltage_level">min_voltage_level</a>[<a class="local col5 ref" href="#305pipe" title='pipe' data-ref="305pipe" data-ref-filename="305pipe">pipe</a>],</td></tr>
<tr><th id="2337">2337</th><td>					<a class="local col3 ref" href="#303min_voltage_level" title='min_voltage_level' data-ref="303min_voltage_level" data-ref-filename="303min_voltage_level">min_voltage_level</a>);</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>	<b>return</b> <a class="local col3 ref" href="#303min_voltage_level" title='min_voltage_level' data-ref="303min_voltage_level" data-ref-filename="303min_voltage_level">min_voltage_level</a>;</td></tr>
<tr><th id="2340">2340</th><td>}</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_modeset_calc_cdclk" title='vlv_modeset_calc_cdclk' data-type='int vlv_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="vlv_modeset_calc_cdclk" data-ref-filename="vlv_modeset_calc_cdclk">vlv_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col6 decl" id="306state" title='state' data-type='struct intel_atomic_state *' data-ref="306state" data-ref-filename="306state">state</dfn>)</td></tr>
<tr><th id="2343">2343</th><td>{</td></tr>
<tr><th id="2344">2344</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="307dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="307dev_priv" data-ref-filename="307dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2345">2345</th><td>	<em>int</em> <dfn class="local col8 decl" id="308min_cdclk" title='min_cdclk' data-type='int' data-ref="308min_cdclk" data-ref-filename="308min_cdclk">min_cdclk</dfn>, <dfn class="local col9 decl" id="309cdclk" title='cdclk' data-type='int' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</dfn>;</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>	<a class="local col8 ref" href="#308min_cdclk" title='min_cdclk' data-ref="308min_cdclk" data-ref-filename="308min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>);</td></tr>
<tr><th id="2348">2348</th><td>	<b>if</b> (<a class="local col8 ref" href="#308min_cdclk" title='min_cdclk' data-ref="308min_cdclk" data-ref-filename="308min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2349">2349</th><td>		<b>return</b> <a class="local col8 ref" href="#308min_cdclk" title='min_cdclk' data-ref="308min_cdclk" data-ref-filename="308min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>	<a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a> = <a class="tu ref fn" href="#vlv_calc_cdclk" title='vlv_calc_cdclk' data-use='c' data-ref="vlv_calc_cdclk" data-ref-filename="vlv_calc_cdclk">vlv_calc_cdclk</a>(<a class="local col7 ref" href="#307dev_priv" title='dev_priv' data-ref="307dev_priv" data-ref-filename="307dev_priv">dev_priv</a>, <a class="local col8 ref" href="#308min_cdclk" title='min_cdclk' data-ref="308min_cdclk" data-ref-filename="308min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>	<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a>;</td></tr>
<tr><th id="2354">2354</th><td>	<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2355">2355</th><td>		<a class="tu ref fn" href="#vlv_calc_voltage_level" title='vlv_calc_voltage_level' data-use='c' data-ref="vlv_calc_voltage_level" data-ref-filename="vlv_calc_voltage_level">vlv_calc_voltage_level</a>(<a class="local col7 ref" href="#307dev_priv" title='dev_priv' data-ref="307dev_priv" data-ref-filename="307dev_priv">dev_priv</a>, <a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a>);</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td>	<b>if</b> (!<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2358">2358</th><td>		<a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a> = <a class="tu ref fn" href="#vlv_calc_cdclk" title='vlv_calc_cdclk' data-use='c' data-ref="vlv_calc_cdclk" data-ref-filename="vlv_calc_cdclk">vlv_calc_cdclk</a>(<a class="local col7 ref" href="#307dev_priv" title='dev_priv' data-ref="307dev_priv" data-ref-filename="307dev_priv">dev_priv</a>, <a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>);</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td>		<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a>;</td></tr>
<tr><th id="2361">2361</th><td>		<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2362">2362</th><td>			<a class="tu ref fn" href="#vlv_calc_voltage_level" title='vlv_calc_voltage_level' data-use='c' data-ref="vlv_calc_voltage_level" data-ref-filename="vlv_calc_voltage_level">vlv_calc_voltage_level</a>(<a class="local col7 ref" href="#307dev_priv" title='dev_priv' data-ref="307dev_priv" data-ref-filename="307dev_priv">dev_priv</a>, <a class="local col9 ref" href="#309cdclk" title='cdclk' data-ref="309cdclk" data-ref-filename="309cdclk">cdclk</a>);</td></tr>
<tr><th id="2363">2363</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2364">2364</th><td>		<a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col6 ref" href="#306state" title='state' data-ref="306state" data-ref-filename="306state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2365">2365</th><td>	}</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2368">2368</th><td>}</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="bdw_modeset_calc_cdclk" title='bdw_modeset_calc_cdclk' data-type='int bdw_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="bdw_modeset_calc_cdclk" data-ref-filename="bdw_modeset_calc_cdclk">bdw_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col0 decl" id="310state" title='state' data-type='struct intel_atomic_state *' data-ref="310state" data-ref-filename="310state">state</dfn>)</td></tr>
<tr><th id="2371">2371</th><td>{</td></tr>
<tr><th id="2372">2372</th><td>	<em>int</em> <dfn class="local col1 decl" id="311min_cdclk" title='min_cdclk' data-type='int' data-ref="311min_cdclk" data-ref-filename="311min_cdclk">min_cdclk</dfn>, <dfn class="local col2 decl" id="312cdclk" title='cdclk' data-type='int' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</dfn>;</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>	<a class="local col1 ref" href="#311min_cdclk" title='min_cdclk' data-ref="311min_cdclk" data-ref-filename="311min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>);</td></tr>
<tr><th id="2375">2375</th><td>	<b>if</b> (<a class="local col1 ref" href="#311min_cdclk" title='min_cdclk' data-ref="311min_cdclk" data-ref-filename="311min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2376">2376</th><td>		<b>return</b> <a class="local col1 ref" href="#311min_cdclk" title='min_cdclk' data-ref="311min_cdclk" data-ref-filename="311min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>	<i>/*</i></td></tr>
<tr><th id="2379">2379</th><td><i>	 * FIXME should also account for plane ratio</i></td></tr>
<tr><th id="2380">2380</th><td><i>	 * once 64bpp pixel formats are supported.</i></td></tr>
<tr><th id="2381">2381</th><td><i>	 */</i></td></tr>
<tr><th id="2382">2382</th><td>	<a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a> = <a class="tu ref fn" href="#bdw_calc_cdclk" title='bdw_calc_cdclk' data-use='c' data-ref="bdw_calc_cdclk" data-ref-filename="bdw_calc_cdclk">bdw_calc_cdclk</a>(<a class="local col1 ref" href="#311min_cdclk" title='min_cdclk' data-ref="311min_cdclk" data-ref-filename="311min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>	<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a>;</td></tr>
<tr><th id="2385">2385</th><td>	<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2386">2386</th><td>		<a class="tu ref fn" href="#bdw_calc_voltage_level" title='bdw_calc_voltage_level' data-use='c' data-ref="bdw_calc_voltage_level" data-ref-filename="bdw_calc_voltage_level">bdw_calc_voltage_level</a>(<a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a>);</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>	<b>if</b> (!<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2389">2389</th><td>		<a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a> = <a class="tu ref fn" href="#bdw_calc_cdclk" title='bdw_calc_cdclk' data-use='c' data-ref="bdw_calc_cdclk" data-ref-filename="bdw_calc_cdclk">bdw_calc_cdclk</a>(<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>);</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td>		<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a>;</td></tr>
<tr><th id="2392">2392</th><td>		<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2393">2393</th><td>			<a class="tu ref fn" href="#bdw_calc_voltage_level" title='bdw_calc_voltage_level' data-use='c' data-ref="bdw_calc_voltage_level" data-ref-filename="bdw_calc_voltage_level">bdw_calc_voltage_level</a>(<a class="local col2 ref" href="#312cdclk" title='cdclk' data-ref="312cdclk" data-ref-filename="312cdclk">cdclk</a>);</td></tr>
<tr><th id="2394">2394</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2395">2395</th><td>		<a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col0 ref" href="#310state" title='state' data-ref="310state" data-ref-filename="310state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2396">2396</th><td>	}</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2399">2399</th><td>}</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_dpll0_vco" title='skl_dpll0_vco' data-type='int skl_dpll0_vco(struct intel_atomic_state * state)' data-ref="skl_dpll0_vco" data-ref-filename="skl_dpll0_vco">skl_dpll0_vco</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col3 decl" id="313state" title='state' data-type='struct intel_atomic_state *' data-ref="313state" data-ref-filename="313state">state</dfn>)</td></tr>
<tr><th id="2402">2402</th><td>{</td></tr>
<tr><th id="2403">2403</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="314dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="314dev_priv" data-ref-filename="314dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#313state" title='state' data-ref="313state" data-ref-filename="313state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2404">2404</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="315crtc" title='crtc' data-type='struct intel_crtc *' data-ref="315crtc" data-ref-filename="315crtc">crtc</dfn>;</td></tr>
<tr><th id="2405">2405</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="316crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="316crtc_state" data-ref-filename="316crtc_state">crtc_state</dfn>;</td></tr>
<tr><th id="2406">2406</th><td>	<em>int</em> <dfn class="local col7 decl" id="317vco" title='vco' data-type='int' data-ref="317vco" data-ref-filename="317vco">vco</dfn>, <dfn class="local col8 decl" id="318i" title='i' data-type='int' data-ref="318i" data-ref-filename="318i">i</dfn>;</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>	<a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a> = <a class="local col3 ref" href="#313state" title='state' data-ref="313state" data-ref-filename="313state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a>;</td></tr>
<tr><th id="2409">2409</th><td>	<b>if</b> (!<a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a>)</td></tr>
<tr><th id="2410">2410</th><td>		<a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a> = <a class="local col4 ref" href="#314dev_priv" title='dev_priv' data-ref="314dev_priv" data-ref-filename="314dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a>;</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td>	<a class="macro" href="intel_display.h.html#325" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_2412(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_2412(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_2412(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_2412(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_new_intel_crtc_in_state">for_each_new_intel_crtc_in_state</a>(<a class="local col3 ref" href="#313state" title='state' data-ref="313state" data-ref-filename="313state">state</a>, <a class="local col5 ref" href="#315crtc" title='crtc' data-ref="315crtc" data-ref-filename="315crtc">crtc</a>, <a class="local col6 ref" href="#316crtc_state" title='crtc_state' data-ref="316crtc_state" data-ref-filename="316crtc_state">crtc_state</a>, <a class="local col8 ref" href="#318i" title='i' data-ref="318i" data-ref-filename="318i">i</a>) {</td></tr>
<tr><th id="2413">2413</th><td>		<b>if</b> (!<a class="local col6 ref" href="#316crtc_state" title='crtc_state' data-ref="316crtc_state" data-ref-filename="316crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="2414">2414</th><td>			<b>continue</b>;</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td>		<b>if</b> (!<a class="ref fn" href="../intel_drv.h.html#intel_crtc_has_type" title='intel_crtc_has_type' data-ref="intel_crtc_has_type" data-ref-filename="intel_crtc_has_type">intel_crtc_has_type</a>(<a class="local col6 ref" href="#316crtc_state" title='crtc_state' data-ref="316crtc_state" data-ref-filename="316crtc_state">crtc_state</a>, <a class="enum" href="../intel_drv.h.html#INTEL_OUTPUT_EDP" title='INTEL_OUTPUT_EDP' data-ref="INTEL_OUTPUT_EDP" data-ref-filename="INTEL_OUTPUT_EDP">INTEL_OUTPUT_EDP</a>))</td></tr>
<tr><th id="2417">2417</th><td>			<b>continue</b>;</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td>		<i>/*</i></td></tr>
<tr><th id="2420">2420</th><td><i>		 * DPLL0 VCO may need to be adjusted to get the correct</i></td></tr>
<tr><th id="2421">2421</th><td><i>		 * clock for eDP. This will affect cdclk as well.</i></td></tr>
<tr><th id="2422">2422</th><td><i>		 */</i></td></tr>
<tr><th id="2423">2423</th><td>		<b>switch</b> (<a class="local col6 ref" href="#316crtc_state" title='crtc_state' data-ref="316crtc_state" data-ref-filename="316crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::port_clock" title='intel_crtc_state::port_clock' data-ref="intel_crtc_state::port_clock" data-ref-filename="intel_crtc_state..port_clock">port_clock</a> / <var>2</var>) {</td></tr>
<tr><th id="2424">2424</th><td>		<b>case</b> <var>108000</var>:</td></tr>
<tr><th id="2425">2425</th><td>		<b>case</b> <var>216000</var>:</td></tr>
<tr><th id="2426">2426</th><td>			<a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a> = <var>8640000</var>;</td></tr>
<tr><th id="2427">2427</th><td>			<b>break</b>;</td></tr>
<tr><th id="2428">2428</th><td>		<b>default</b>:</td></tr>
<tr><th id="2429">2429</th><td>			<a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a> = <var>8100000</var>;</td></tr>
<tr><th id="2430">2430</th><td>			<b>break</b>;</td></tr>
<tr><th id="2431">2431</th><td>		}</td></tr>
<tr><th id="2432">2432</th><td>	}</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>	<b>return</b> <a class="local col7 ref" href="#317vco" title='vco' data-ref="317vco" data-ref-filename="317vco">vco</a>;</td></tr>
<tr><th id="2435">2435</th><td>}</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_modeset_calc_cdclk" title='skl_modeset_calc_cdclk' data-type='int skl_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="skl_modeset_calc_cdclk" data-ref-filename="skl_modeset_calc_cdclk">skl_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col9 decl" id="319state" title='state' data-type='struct intel_atomic_state *' data-ref="319state" data-ref-filename="319state">state</dfn>)</td></tr>
<tr><th id="2438">2438</th><td>{</td></tr>
<tr><th id="2439">2439</th><td>	<em>int</em> <dfn class="local col0 decl" id="320min_cdclk" title='min_cdclk' data-type='int' data-ref="320min_cdclk" data-ref-filename="320min_cdclk">min_cdclk</dfn>, <dfn class="local col1 decl" id="321cdclk" title='cdclk' data-type='int' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</dfn>, <dfn class="local col2 decl" id="322vco" title='vco' data-type='int' data-ref="322vco" data-ref-filename="322vco">vco</dfn>;</td></tr>
<tr><th id="2440">2440</th><td></td></tr>
<tr><th id="2441">2441</th><td>	<a class="local col0 ref" href="#320min_cdclk" title='min_cdclk' data-ref="320min_cdclk" data-ref-filename="320min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>);</td></tr>
<tr><th id="2442">2442</th><td>	<b>if</b> (<a class="local col0 ref" href="#320min_cdclk" title='min_cdclk' data-ref="320min_cdclk" data-ref-filename="320min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2443">2443</th><td>		<b>return</b> <a class="local col0 ref" href="#320min_cdclk" title='min_cdclk' data-ref="320min_cdclk" data-ref-filename="320min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td>	<a class="local col2 ref" href="#322vco" title='vco' data-ref="322vco" data-ref-filename="322vco">vco</a> = <a class="tu ref fn" href="#skl_dpll0_vco" title='skl_dpll0_vco' data-use='c' data-ref="skl_dpll0_vco" data-ref-filename="skl_dpll0_vco">skl_dpll0_vco</a>(<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>);</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>	<i>/*</i></td></tr>
<tr><th id="2448">2448</th><td><i>	 * FIXME should also account for plane ratio</i></td></tr>
<tr><th id="2449">2449</th><td><i>	 * once 64bpp pixel formats are supported.</i></td></tr>
<tr><th id="2450">2450</th><td><i>	 */</i></td></tr>
<tr><th id="2451">2451</th><td>	<a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a> = <a class="tu ref fn" href="#skl_calc_cdclk" title='skl_calc_cdclk' data-use='c' data-ref="skl_calc_cdclk" data-ref-filename="skl_calc_cdclk">skl_calc_cdclk</a>(<a class="local col0 ref" href="#320min_cdclk" title='min_cdclk' data-ref="320min_cdclk" data-ref-filename="320min_cdclk">min_cdclk</a>, <a class="local col2 ref" href="#322vco" title='vco' data-ref="322vco" data-ref-filename="322vco">vco</a>);</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td>	<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col2 ref" href="#322vco" title='vco' data-ref="322vco" data-ref-filename="322vco">vco</a>;</td></tr>
<tr><th id="2454">2454</th><td>	<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a>;</td></tr>
<tr><th id="2455">2455</th><td>	<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2456">2456</th><td>		<a class="tu ref fn" href="#skl_calc_voltage_level" title='skl_calc_voltage_level' data-use='c' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</a>(<a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a>);</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>	<b>if</b> (!<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2459">2459</th><td>		<a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a> = <a class="tu ref fn" href="#skl_calc_cdclk" title='skl_calc_cdclk' data-use='c' data-ref="skl_calc_cdclk" data-ref-filename="skl_calc_cdclk">skl_calc_cdclk</a>(<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>, <a class="local col2 ref" href="#322vco" title='vco' data-ref="322vco" data-ref-filename="322vco">vco</a>);</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td>		<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col2 ref" href="#322vco" title='vco' data-ref="322vco" data-ref-filename="322vco">vco</a>;</td></tr>
<tr><th id="2462">2462</th><td>		<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a>;</td></tr>
<tr><th id="2463">2463</th><td>		<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2464">2464</th><td>			<a class="tu ref fn" href="#skl_calc_voltage_level" title='skl_calc_voltage_level' data-use='c' data-ref="skl_calc_voltage_level" data-ref-filename="skl_calc_voltage_level">skl_calc_voltage_level</a>(<a class="local col1 ref" href="#321cdclk" title='cdclk' data-ref="321cdclk" data-ref-filename="321cdclk">cdclk</a>);</td></tr>
<tr><th id="2465">2465</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2466">2466</th><td>		<a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col9 ref" href="#319state" title='state' data-ref="319state" data-ref-filename="319state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2467">2467</th><td>	}</td></tr>
<tr><th id="2468">2468</th><td></td></tr>
<tr><th id="2469">2469</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2470">2470</th><td>}</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="bxt_modeset_calc_cdclk" title='bxt_modeset_calc_cdclk' data-type='int bxt_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="bxt_modeset_calc_cdclk" data-ref-filename="bxt_modeset_calc_cdclk">bxt_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col3 decl" id="323state" title='state' data-type='struct intel_atomic_state *' data-ref="323state" data-ref-filename="323state">state</dfn>)</td></tr>
<tr><th id="2473">2473</th><td>{</td></tr>
<tr><th id="2474">2474</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="324dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2475">2475</th><td>	<em>int</em> <dfn class="local col5 decl" id="325min_cdclk" title='min_cdclk' data-type='int' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</dfn>, <dfn class="local col6 decl" id="326cdclk" title='cdclk' data-type='int' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</dfn>, <dfn class="local col7 decl" id="327vco" title='vco' data-type='int' data-ref="327vco" data-ref-filename="327vco">vco</dfn>;</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>	<a class="local col5 ref" href="#325min_cdclk" title='min_cdclk' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>);</td></tr>
<tr><th id="2478">2478</th><td>	<b>if</b> (<a class="local col5 ref" href="#325min_cdclk" title='min_cdclk' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2479">2479</th><td>		<b>return</b> <a class="local col5 ref" href="#325min_cdclk" title='min_cdclk' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2482">2482</th><td>		<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a> = <a class="tu ref fn" href="#glk_calc_cdclk" title='glk_calc_cdclk' data-use='c' data-ref="glk_calc_cdclk" data-ref-filename="glk_calc_cdclk">glk_calc_cdclk</a>(<a class="local col5 ref" href="#325min_cdclk" title='min_cdclk' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2483">2483</th><td>		<a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a> = <a class="tu ref fn" href="#glk_de_pll_vco" title='glk_de_pll_vco' data-use='c' data-ref="glk_de_pll_vco" data-ref-filename="glk_de_pll_vco">glk_de_pll_vco</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>, <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2484">2484</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2485">2485</th><td>		<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a> = <a class="tu ref fn" href="#bxt_calc_cdclk" title='bxt_calc_cdclk' data-use='c' data-ref="bxt_calc_cdclk" data-ref-filename="bxt_calc_cdclk">bxt_calc_cdclk</a>(<a class="local col5 ref" href="#325min_cdclk" title='min_cdclk' data-ref="325min_cdclk" data-ref-filename="325min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2486">2486</th><td>		<a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a> = <a class="tu ref fn" href="#bxt_de_pll_vco" title='bxt_de_pll_vco' data-use='c' data-ref="bxt_de_pll_vco" data-ref-filename="bxt_de_pll_vco">bxt_de_pll_vco</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>, <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2487">2487</th><td>	}</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>	<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a>;</td></tr>
<tr><th id="2490">2490</th><td>	<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>;</td></tr>
<tr><th id="2491">2491</th><td>	<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2492">2492</th><td>		<a class="tu ref fn" href="#bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-use='c' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</a>(<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td>	<b>if</b> (!<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2495">2495</th><td>		<b>if</b> (<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2496">2496</th><td>			<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a> = <a class="tu ref fn" href="#glk_calc_cdclk" title='glk_calc_cdclk' data-use='c' data-ref="glk_calc_cdclk" data-ref-filename="glk_calc_cdclk">glk_calc_cdclk</a>(<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>);</td></tr>
<tr><th id="2497">2497</th><td>			<a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a> = <a class="tu ref fn" href="#glk_de_pll_vco" title='glk_de_pll_vco' data-use='c' data-ref="glk_de_pll_vco" data-ref-filename="glk_de_pll_vco">glk_de_pll_vco</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>, <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2498">2498</th><td>		} <b>else</b> {</td></tr>
<tr><th id="2499">2499</th><td>			<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a> = <a class="tu ref fn" href="#bxt_calc_cdclk" title='bxt_calc_cdclk' data-use='c' data-ref="bxt_calc_cdclk" data-ref-filename="bxt_calc_cdclk">bxt_calc_cdclk</a>(<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>);</td></tr>
<tr><th id="2500">2500</th><td>			<a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a> = <a class="tu ref fn" href="#bxt_de_pll_vco" title='bxt_de_pll_vco' data-use='c' data-ref="bxt_de_pll_vco" data-ref-filename="bxt_de_pll_vco">bxt_de_pll_vco</a>(<a class="local col4 ref" href="#324dev_priv" title='dev_priv' data-ref="324dev_priv" data-ref-filename="324dev_priv">dev_priv</a>, <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2501">2501</th><td>		}</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>		<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col7 ref" href="#327vco" title='vco' data-ref="327vco" data-ref-filename="327vco">vco</a>;</td></tr>
<tr><th id="2504">2504</th><td>		<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>;</td></tr>
<tr><th id="2505">2505</th><td>		<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2506">2506</th><td>			<a class="tu ref fn" href="#bxt_calc_voltage_level" title='bxt_calc_voltage_level' data-use='c' data-ref="bxt_calc_voltage_level" data-ref-filename="bxt_calc_voltage_level">bxt_calc_voltage_level</a>(<a class="local col6 ref" href="#326cdclk" title='cdclk' data-ref="326cdclk" data-ref-filename="326cdclk">cdclk</a>);</td></tr>
<tr><th id="2507">2507</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2508">2508</th><td>		<a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col3 ref" href="#323state" title='state' data-ref="323state" data-ref-filename="323state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2509">2509</th><td>	}</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2512">2512</th><td>}</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cnl_modeset_calc_cdclk" title='cnl_modeset_calc_cdclk' data-type='int cnl_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="cnl_modeset_calc_cdclk" data-ref-filename="cnl_modeset_calc_cdclk">cnl_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col8 decl" id="328state" title='state' data-type='struct intel_atomic_state *' data-ref="328state" data-ref-filename="328state">state</dfn>)</td></tr>
<tr><th id="2515">2515</th><td>{</td></tr>
<tr><th id="2516">2516</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="329dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="329dev_priv" data-ref-filename="329dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2517">2517</th><td>	<em>int</em> <dfn class="local col0 decl" id="330min_cdclk" title='min_cdclk' data-type='int' data-ref="330min_cdclk" data-ref-filename="330min_cdclk">min_cdclk</dfn>, <dfn class="local col1 decl" id="331cdclk" title='cdclk' data-type='int' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</dfn>, <dfn class="local col2 decl" id="332vco" title='vco' data-type='int' data-ref="332vco" data-ref-filename="332vco">vco</dfn>;</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>	<a class="local col0 ref" href="#330min_cdclk" title='min_cdclk' data-ref="330min_cdclk" data-ref-filename="330min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>);</td></tr>
<tr><th id="2520">2520</th><td>	<b>if</b> (<a class="local col0 ref" href="#330min_cdclk" title='min_cdclk' data-ref="330min_cdclk" data-ref-filename="330min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2521">2521</th><td>		<b>return</b> <a class="local col0 ref" href="#330min_cdclk" title='min_cdclk' data-ref="330min_cdclk" data-ref-filename="330min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td>	<a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a> = <a class="tu ref fn" href="#cnl_calc_cdclk" title='cnl_calc_cdclk' data-use='c' data-ref="cnl_calc_cdclk" data-ref-filename="cnl_calc_cdclk">cnl_calc_cdclk</a>(<a class="local col0 ref" href="#330min_cdclk" title='min_cdclk' data-ref="330min_cdclk" data-ref-filename="330min_cdclk">min_cdclk</a>);</td></tr>
<tr><th id="2524">2524</th><td>	<a class="local col2 ref" href="#332vco" title='vco' data-ref="332vco" data-ref-filename="332vco">vco</a> = <a class="tu ref fn" href="#cnl_cdclk_pll_vco" title='cnl_cdclk_pll_vco' data-use='c' data-ref="cnl_cdclk_pll_vco" data-ref-filename="cnl_cdclk_pll_vco">cnl_cdclk_pll_vco</a>(<a class="local col9 ref" href="#329dev_priv" title='dev_priv' data-ref="329dev_priv" data-ref-filename="329dev_priv">dev_priv</a>, <a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>);</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td>	<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col2 ref" href="#332vco" title='vco' data-ref="332vco" data-ref-filename="332vco">vco</a>;</td></tr>
<tr><th id="2527">2527</th><td>	<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>;</td></tr>
<tr><th id="2528">2528</th><td>	<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2529">2529</th><td>		<a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(cnl_calc_voltage_level(cdclk)) *)1 == (typeof(cnl_compute_min_voltage_level(state)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(cnl_calc_voltage_level(cdclk)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(cnl_compute_min_voltage_level(state)) * 0l)) : (int *)8))))), ((cnl_calc_voltage_level(cdclk)) &gt; (cnl_compute_min_voltage_level(state)) ? (cnl_calc_voltage_level(cdclk)) : (cnl_compute_min_voltage_level(state))), ({ typeof(cnl_calc_voltage_level(cdclk)) __UNIQUE_ID___x300 = (cnl_calc_voltage_level(cdclk)); typeof(cnl_compute_min_voltage_level(state)) __UNIQUE_ID___y301 = (cnl_compute_min_voltage_level(state)); ((__UNIQUE_ID___x300) &gt; (__UNIQUE_ID___y301) ? (__UNIQUE_ID___x300) : (__UNIQUE_ID___y301)); }))" data-ref="_M/max">max</a>(<a class="tu ref fn" href="#cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-use='c' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</a>(<a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>),</td></tr>
<tr><th id="2530">2530</th><td>		    <a class="tu ref fn" href="#cnl_compute_min_voltage_level" title='cnl_compute_min_voltage_level' data-use='c' data-ref="cnl_compute_min_voltage_level" data-ref-filename="cnl_compute_min_voltage_level">cnl_compute_min_voltage_level</a>(<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>));</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>	<b>if</b> (!<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2533">2533</th><td>		<a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a> = <a class="tu ref fn" href="#cnl_calc_cdclk" title='cnl_calc_cdclk' data-use='c' data-ref="cnl_calc_cdclk" data-ref-filename="cnl_calc_cdclk">cnl_calc_cdclk</a>(<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>);</td></tr>
<tr><th id="2534">2534</th><td>		<a class="local col2 ref" href="#332vco" title='vco' data-ref="332vco" data-ref-filename="332vco">vco</a> = <a class="tu ref fn" href="#cnl_cdclk_pll_vco" title='cnl_cdclk_pll_vco' data-use='c' data-ref="cnl_cdclk_pll_vco" data-ref-filename="cnl_cdclk_pll_vco">cnl_cdclk_pll_vco</a>(<a class="local col9 ref" href="#329dev_priv" title='dev_priv' data-ref="329dev_priv" data-ref-filename="329dev_priv">dev_priv</a>, <a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>);</td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td>		<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col2 ref" href="#332vco" title='vco' data-ref="332vco" data-ref-filename="332vco">vco</a>;</td></tr>
<tr><th id="2537">2537</th><td>		<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>;</td></tr>
<tr><th id="2538">2538</th><td>		<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2539">2539</th><td>			<a class="tu ref fn" href="#cnl_calc_voltage_level" title='cnl_calc_voltage_level' data-use='c' data-ref="cnl_calc_voltage_level" data-ref-filename="cnl_calc_voltage_level">cnl_calc_voltage_level</a>(<a class="local col1 ref" href="#331cdclk" title='cdclk' data-ref="331cdclk" data-ref-filename="331cdclk">cdclk</a>);</td></tr>
<tr><th id="2540">2540</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2541">2541</th><td>		<a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col8 ref" href="#328state" title='state' data-ref="328state" data-ref-filename="328state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2542">2542</th><td>	}</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2545">2545</th><td>}</td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="icl_modeset_calc_cdclk" title='icl_modeset_calc_cdclk' data-type='int icl_modeset_calc_cdclk(struct intel_atomic_state * state)' data-ref="icl_modeset_calc_cdclk" data-ref-filename="icl_modeset_calc_cdclk">icl_modeset_calc_cdclk</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col3 decl" id="333state" title='state' data-type='struct intel_atomic_state *' data-ref="333state" data-ref-filename="333state">state</dfn>)</td></tr>
<tr><th id="2548">2548</th><td>{</td></tr>
<tr><th id="2549">2549</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="334dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="334dev_priv" data-ref-filename="334dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="2550">2550</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="335ref" title='ref' data-type='unsigned int' data-ref="335ref" data-ref-filename="335ref">ref</dfn> = <a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a>;</td></tr>
<tr><th id="2551">2551</th><td>	<em>int</em> <dfn class="local col6 decl" id="336min_cdclk" title='min_cdclk' data-type='int' data-ref="336min_cdclk" data-ref-filename="336min_cdclk">min_cdclk</dfn>, <dfn class="local col7 decl" id="337cdclk" title='cdclk' data-type='int' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</dfn>, <dfn class="local col8 decl" id="338vco" title='vco' data-type='int' data-ref="338vco" data-ref-filename="338vco">vco</dfn>;</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>	<a class="local col6 ref" href="#336min_cdclk" title='min_cdclk' data-ref="336min_cdclk" data-ref-filename="336min_cdclk">min_cdclk</a> = <a class="tu ref fn" href="#intel_compute_min_cdclk" title='intel_compute_min_cdclk' data-use='c' data-ref="intel_compute_min_cdclk" data-ref-filename="intel_compute_min_cdclk">intel_compute_min_cdclk</a>(<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>);</td></tr>
<tr><th id="2554">2554</th><td>	<b>if</b> (<a class="local col6 ref" href="#336min_cdclk" title='min_cdclk' data-ref="336min_cdclk" data-ref-filename="336min_cdclk">min_cdclk</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2555">2555</th><td>		<b>return</b> <a class="local col6 ref" href="#336min_cdclk" title='min_cdclk' data-ref="336min_cdclk" data-ref-filename="336min_cdclk">min_cdclk</a>;</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>	<a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a> = <a class="tu ref fn" href="#icl_calc_cdclk" title='icl_calc_cdclk' data-use='c' data-ref="icl_calc_cdclk" data-ref-filename="icl_calc_cdclk">icl_calc_cdclk</a>(<a class="local col6 ref" href="#336min_cdclk" title='min_cdclk' data-ref="336min_cdclk" data-ref-filename="336min_cdclk">min_cdclk</a>, <a class="local col5 ref" href="#335ref" title='ref' data-ref="335ref" data-ref-filename="335ref">ref</a>);</td></tr>
<tr><th id="2558">2558</th><td>	<a class="local col8 ref" href="#338vco" title='vco' data-ref="338vco" data-ref-filename="338vco">vco</a> = <a class="tu ref fn" href="#icl_calc_cdclk_pll_vco" title='icl_calc_cdclk_pll_vco' data-use='c' data-ref="icl_calc_cdclk_pll_vco" data-ref-filename="icl_calc_cdclk_pll_vco">icl_calc_cdclk_pll_vco</a>(<a class="local col4 ref" href="#334dev_priv" title='dev_priv' data-ref="334dev_priv" data-ref-filename="334dev_priv">dev_priv</a>, <a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>);</td></tr>
<tr><th id="2559">2559</th><td></td></tr>
<tr><th id="2560">2560</th><td>	<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col8 ref" href="#338vco" title='vco' data-ref="338vco" data-ref-filename="338vco">vco</a>;</td></tr>
<tr><th id="2561">2561</th><td>	<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>;</td></tr>
<tr><th id="2562">2562</th><td>	<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2563">2563</th><td>		<a class="macro" href="../../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(icl_calc_voltage_level(cdclk)) *)1 == (typeof(cnl_compute_min_voltage_level(state)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(icl_calc_voltage_level(cdclk)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(cnl_compute_min_voltage_level(state)) * 0l)) : (int *)8))))), ((icl_calc_voltage_level(cdclk)) &gt; (cnl_compute_min_voltage_level(state)) ? (icl_calc_voltage_level(cdclk)) : (cnl_compute_min_voltage_level(state))), ({ typeof(icl_calc_voltage_level(cdclk)) __UNIQUE_ID___x304 = (icl_calc_voltage_level(cdclk)); typeof(cnl_compute_min_voltage_level(state)) __UNIQUE_ID___y305 = (cnl_compute_min_voltage_level(state)); ((__UNIQUE_ID___x304) &gt; (__UNIQUE_ID___y305) ? (__UNIQUE_ID___x304) : (__UNIQUE_ID___y305)); }))" data-ref="_M/max">max</a>(<a class="tu ref fn" href="#icl_calc_voltage_level" title='icl_calc_voltage_level' data-use='c' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</a>(<a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>),</td></tr>
<tr><th id="2564">2564</th><td>		    <a class="tu ref fn" href="#cnl_compute_min_voltage_level" title='cnl_compute_min_voltage_level' data-use='c' data-ref="cnl_compute_min_voltage_level" data-ref-filename="cnl_compute_min_voltage_level">cnl_compute_min_voltage_level</a>(<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>));</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>	<b>if</b> (!<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="2567">2567</th><td>		<a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a> = <a class="tu ref fn" href="#icl_calc_cdclk" title='icl_calc_cdclk' data-use='c' data-ref="icl_calc_cdclk" data-ref-filename="icl_calc_cdclk">icl_calc_cdclk</a>(<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::force_min_cdclk" title='intel_atomic_state::(anonymous struct)::force_min_cdclk' data-ref="intel_atomic_state::(anonymous)::force_min_cdclk" data-ref-filename="intel_atomic_state..(anonymous)..force_min_cdclk">force_min_cdclk</a>, <a class="local col5 ref" href="#335ref" title='ref' data-ref="335ref" data-ref-filename="335ref">ref</a>);</td></tr>
<tr><th id="2568">2568</th><td>		<a class="local col8 ref" href="#338vco" title='vco' data-ref="338vco" data-ref-filename="338vco">vco</a> = <a class="tu ref fn" href="#icl_calc_cdclk_pll_vco" title='icl_calc_cdclk_pll_vco' data-use='c' data-ref="icl_calc_cdclk_pll_vco" data-ref-filename="icl_calc_cdclk_pll_vco">icl_calc_cdclk_pll_vco</a>(<a class="local col4 ref" href="#334dev_priv" title='dev_priv' data-ref="334dev_priv" data-ref-filename="334dev_priv">dev_priv</a>, <a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>);</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>		<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::vco" title='intel_cdclk_state::vco' data-ref="intel_cdclk_state::vco" data-ref-filename="intel_cdclk_state..vco">vco</a> = <a class="local col8 ref" href="#338vco" title='vco' data-ref="338vco" data-ref-filename="338vco">vco</a>;</td></tr>
<tr><th id="2571">2571</th><td>		<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> = <a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>;</td></tr>
<tr><th id="2572">2572</th><td>		<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::voltage_level" title='intel_cdclk_state::voltage_level' data-ref="intel_cdclk_state::voltage_level" data-ref-filename="intel_cdclk_state..voltage_level">voltage_level</a> =</td></tr>
<tr><th id="2573">2573</th><td>			<a class="tu ref fn" href="#icl_calc_voltage_level" title='icl_calc_voltage_level' data-use='c' data-ref="icl_calc_voltage_level" data-ref-filename="icl_calc_voltage_level">icl_calc_voltage_level</a>(<a class="local col7 ref" href="#337cdclk" title='cdclk' data-ref="337cdclk" data-ref-filename="337cdclk">cdclk</a>);</td></tr>
<tr><th id="2574">2574</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2575">2575</th><td>		<a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::actual" title='intel_atomic_state::(anonymous struct)::actual' data-ref="intel_atomic_state::(anonymous)::actual" data-ref-filename="intel_atomic_state..(anonymous)..actual">actual</a> = <a class="local col3 ref" href="#333state" title='state' data-ref="333state" data-ref-filename="333state">state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="../intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>;</td></tr>
<tr><th id="2576">2576</th><td>	}</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2579">2579</th><td>}</td></tr>
<tr><th id="2580">2580</th><td></td></tr>
<tr><th id="2581">2581</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_compute_max_dotclk" title='intel_compute_max_dotclk' data-type='int intel_compute_max_dotclk(struct drm_i915_private * dev_priv)' data-ref="intel_compute_max_dotclk" data-ref-filename="intel_compute_max_dotclk">intel_compute_max_dotclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="339dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2582">2582</th><td>{</td></tr>
<tr><th id="2583">2583</th><td>	<em>int</em> <dfn class="local col0 decl" id="340max_cdclk_freq" title='max_cdclk_freq' data-type='int' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</dfn> = <a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a>;</td></tr>
<tr><th id="2584">2584</th><td></td></tr>
<tr><th id="2585">2585</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) &gt;= <var>10</var> || <a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2586">2586</th><td>		<b>return</b> <var>2</var> * <a class="local col0 ref" href="#340max_cdclk_freq" title='max_cdclk_freq' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</a>;</td></tr>
<tr><th id="2587">2587</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <var>9</var>) ||</td></tr>
<tr><th id="2588">2588</th><td>		 <a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2589">2589</th><td>		<b>return</b> <a class="local col0 ref" href="#340max_cdclk_freq" title='max_cdclk_freq' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</a>;</td></tr>
<tr><th id="2590">2590</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2591">2591</th><td>		<b>return</b> <a class="local col0 ref" href="#340max_cdclk_freq" title='max_cdclk_freq' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</a>*<var>95</var>/<var>100</var>;</td></tr>
<tr><th id="2592">2592</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) &lt; <var>4</var>)</td></tr>
<tr><th id="2593">2593</th><td>		<b>return</b> <var>2</var>*<a class="local col0 ref" href="#340max_cdclk_freq" title='max_cdclk_freq' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</a>*<var>90</var>/<var>100</var>;</td></tr>
<tr><th id="2594">2594</th><td>	<b>else</b></td></tr>
<tr><th id="2595">2595</th><td>		<b>return</b> <a class="local col0 ref" href="#340max_cdclk_freq" title='max_cdclk_freq' data-ref="340max_cdclk_freq" data-ref-filename="340max_cdclk_freq">max_cdclk_freq</a>*<var>90</var>/<var>100</var>;</td></tr>
<tr><th id="2596">2596</th><td>}</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2599">2599</th><td><i class="doc"> * intel_update_max_cdclk - Determine the maximum support CDCLK frequency</i></td></tr>
<tr><th id="2600">2600</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2601">2601</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2602">2602</th><td><i class="doc"> * Determine the maximum CDCLK frequency the platform supports, and also</i></td></tr>
<tr><th id="2603">2603</th><td><i class="doc"> * derive the maximum dot clock frequency the maximum CDCLK frequency</i></td></tr>
<tr><th id="2604">2604</th><td><i class="doc"> * allows.</i></td></tr>
<tr><th id="2605">2605</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2606">2606</th><td><em>void</em> <dfn class="decl def fn" id="intel_update_max_cdclk" title='intel_update_max_cdclk' data-ref="intel_update_max_cdclk" data-ref-filename="intel_update_max_cdclk">intel_update_max_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="341dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2607">2607</th><td>{</td></tr>
<tr><th id="2608">2608</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>) &gt;= <var>11</var>) {</td></tr>
<tr><th id="2609">2609</th><td>		<b>if</b> (<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::ref" title='intel_cdclk_state::ref' data-ref="intel_cdclk_state::ref" data-ref-filename="intel_cdclk_state..ref">ref</a> == <var>24000</var>)</td></tr>
<tr><th id="2610">2610</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>648000</var>;</td></tr>
<tr><th id="2611">2611</th><td>		<b>else</b></td></tr>
<tr><th id="2612">2612</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>652800</var>;</td></tr>
<tr><th id="2613">2613</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2614">2614</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>528000</var>;</td></tr>
<tr><th id="2615">2615</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2616">2616</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="342limit" title='limit' data-type='u32' data-ref="342limit" data-ref-filename="342limit">limit</dfn> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x51000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7600" title="((const i915_reg_t){ .reg = (0x51000) })" data-ref="_M/SKL_DFSM">SKL_DFSM</a>) &amp; <a class="macro" href="../i915_reg.h.html#7601" title="(3 &lt;&lt; 23)" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_MASK">SKL_DFSM_CDCLK_LIMIT_MASK</a>;</td></tr>
<tr><th id="2617">2617</th><td>		<em>int</em> <dfn class="local col3 decl" id="343max_cdclk" title='max_cdclk' data-type='int' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</dfn>, <dfn class="local col4 decl" id="344vco" title='vco' data-type='int' data-ref="344vco" data-ref-filename="344vco">vco</dfn>;</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>		<a class="local col4 ref" href="#344vco" title='vco' data-ref="344vco" data-ref-filename="344vco">vco</a> = <a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::skl_preferred_vco_freq" title='drm_i915_private::skl_preferred_vco_freq' data-ref="drm_i915_private::skl_preferred_vco_freq" data-ref-filename="drm_i915_private..skl_preferred_vco_freq">skl_preferred_vco_freq</a>;</td></tr>
<tr><th id="2620">2620</th><td>		<a class="macro" href="../i915_utils.h.html#43" title="({ int __ret_warn_on = !!((vco != 8100000 &amp;&amp; vco != 8640000)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;vco != 8100000 &amp;&amp; vco != 8640000&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (2620), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (308)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col4 ref" href="#344vco" title='vco' data-ref="344vco" data-ref-filename="344vco">vco</a> != <var>8100000</var> &amp;&amp; <a class="local col4 ref" href="#344vco" title='vco' data-ref="344vco" data-ref-filename="344vco">vco</a> != <var>8640000</var>);</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>		<i>/*</i></td></tr>
<tr><th id="2623">2623</th><td><i>		 * Use the lower (vco 8640) cdclk values as a</i></td></tr>
<tr><th id="2624">2624</th><td><i>		 * first guess. skl_calc_cdclk() will correct it</i></td></tr>
<tr><th id="2625">2625</th><td><i>		 * if the preferred vco is 8100 instead.</i></td></tr>
<tr><th id="2626">2626</th><td><i>		 */</i></td></tr>
<tr><th id="2627">2627</th><td>		<b>if</b> (<a class="local col2 ref" href="#342limit" title='limit' data-ref="342limit" data-ref-filename="342limit">limit</a> == <a class="macro" href="../i915_reg.h.html#7602" title="(0 &lt;&lt; 23)" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_675">SKL_DFSM_CDCLK_LIMIT_675</a>)</td></tr>
<tr><th id="2628">2628</th><td>			<a class="local col3 ref" href="#343max_cdclk" title='max_cdclk' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</a> = <var>617143</var>;</td></tr>
<tr><th id="2629">2629</th><td>		<b>else</b> <b>if</b> (<a class="local col2 ref" href="#342limit" title='limit' data-ref="342limit" data-ref-filename="342limit">limit</a> == <a class="macro" href="../i915_reg.h.html#7603" title="(1 &lt;&lt; 23)" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_540">SKL_DFSM_CDCLK_LIMIT_540</a>)</td></tr>
<tr><th id="2630">2630</th><td>			<a class="local col3 ref" href="#343max_cdclk" title='max_cdclk' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</a> = <var>540000</var>;</td></tr>
<tr><th id="2631">2631</th><td>		<b>else</b> <b>if</b> (<a class="local col2 ref" href="#342limit" title='limit' data-ref="342limit" data-ref-filename="342limit">limit</a> == <a class="macro" href="../i915_reg.h.html#7604" title="(2 &lt;&lt; 23)" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_450">SKL_DFSM_CDCLK_LIMIT_450</a>)</td></tr>
<tr><th id="2632">2632</th><td>			<a class="local col3 ref" href="#343max_cdclk" title='max_cdclk' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</a> = <var>432000</var>;</td></tr>
<tr><th id="2633">2633</th><td>		<b>else</b></td></tr>
<tr><th id="2634">2634</th><td>			<a class="local col3 ref" href="#343max_cdclk" title='max_cdclk' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</a> = <var>308571</var>;</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <a class="tu ref fn" href="#skl_calc_cdclk" title='skl_calc_cdclk' data-use='c' data-ref="skl_calc_cdclk" data-ref-filename="skl_calc_cdclk">skl_calc_cdclk</a>(<a class="local col3 ref" href="#343max_cdclk" title='max_cdclk' data-ref="343max_cdclk" data-ref-filename="343max_cdclk">max_cdclk</a>, <a class="local col4 ref" href="#344vco" title='vco' data-ref="344vco" data-ref-filename="344vco">vco</a>);</td></tr>
<tr><th id="2637">2637</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2638">2638</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>316800</var>;</td></tr>
<tr><th id="2639">2639</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2123" title="IS_PLATFORM(dev_priv, INTEL_BROXTON)" data-ref="_M/IS_BROXTON">IS_BROXTON</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2640">2640</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>624000</var>;</td></tr>
<tr><th id="2641">2641</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>))  {</td></tr>
<tr><th id="2642">2642</th><td>		<i>/*</i></td></tr>
<tr><th id="2643">2643</th><td><i>		 * FIXME with extra cooling we can allow</i></td></tr>
<tr><th id="2644">2644</th><td><i>		 * 540 MHz for ULX and 675 Mhz for ULT.</i></td></tr>
<tr><th id="2645">2645</th><td><i>		 * How can we know if extra cooling is</i></td></tr>
<tr><th id="2646">2646</th><td><i>		 * available? PCI ID, VTB, something else?</i></td></tr>
<tr><th id="2647">2647</th><td><i>		 */</i></td></tr>
<tr><th id="2648">2648</th><td>		<b>if</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42014) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#7515" title="((const i915_reg_t){ .reg = (0x42014) })" data-ref="_M/FUSE_STRAP">FUSE_STRAP</a>) &amp; <a class="macro" href="../i915_reg.h.html#7522" title="(1 &lt;&lt; 24)" data-ref="_M/HSW_CDCLK_LIMIT">HSW_CDCLK_LIMIT</a>)</td></tr>
<tr><th id="2649">2649</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>450000</var>;</td></tr>
<tr><th id="2650">2650</th><td>		<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2134" title="IS_SUBPLATFORM(dev_priv, INTEL_BROADWELL, (1))" data-ref="_M/IS_BDW_ULX">IS_BDW_ULX</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2651">2651</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>450000</var>;</td></tr>
<tr><th id="2652">2652</th><td>		<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2132" title="IS_SUBPLATFORM(dev_priv, INTEL_BROADWELL, (0))" data-ref="_M/IS_BDW_ULT">IS_BDW_ULT</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2653">2653</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>540000</var>;</td></tr>
<tr><th id="2654">2654</th><td>		<b>else</b></td></tr>
<tr><th id="2655">2655</th><td>			<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>675000</var>;</td></tr>
<tr><th id="2656">2656</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2657">2657</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>320000</var>;</td></tr>
<tr><th id="2658">2658</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2659">2659</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <var>400000</var>;</td></tr>
<tr><th id="2660">2660</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2661">2661</th><td>		<i>/* otherwise assume cdclk is fixed */</i></td></tr>
<tr><th id="2662">2662</th><td>		<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a> = <a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="2663">2663</th><td>	}</td></tr>
<tr><th id="2664">2664</th><td></td></tr>
<tr><th id="2665">2665</th><td>	<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_dotclk_freq" title='drm_i915_private::max_dotclk_freq' data-ref="drm_i915_private::max_dotclk_freq" data-ref-filename="drm_i915_private..max_dotclk_freq">max_dotclk_freq</a> = <a class="tu ref fn" href="#intel_compute_max_dotclk" title='intel_compute_max_dotclk' data-use='c' data-ref="intel_compute_max_dotclk" data-ref-filename="intel_compute_max_dotclk">intel_compute_max_dotclk</a>(<a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Max CD clock rate: %d kHz\n&quot;, dev_priv-&gt;max_cdclk_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Max CD clock rate: %d kHz\n"</q>,</td></tr>
<tr><th id="2668">2668</th><td>			 <a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_cdclk_freq" title='drm_i915_private::max_cdclk_freq' data-ref="drm_i915_private::max_cdclk_freq" data-ref-filename="drm_i915_private..max_cdclk_freq">max_cdclk_freq</a>);</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Max dotclock rate: %d kHz\n&quot;, dev_priv-&gt;max_dotclk_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Max dotclock rate: %d kHz\n"</q>,</td></tr>
<tr><th id="2671">2671</th><td>			 <a class="local col1 ref" href="#341dev_priv" title='dev_priv' data-ref="341dev_priv" data-ref-filename="341dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::max_dotclk_freq" title='drm_i915_private::max_dotclk_freq' data-ref="drm_i915_private::max_dotclk_freq" data-ref-filename="drm_i915_private..max_dotclk_freq">max_dotclk_freq</a>);</td></tr>
<tr><th id="2672">2672</th><td>}</td></tr>
<tr><th id="2673">2673</th><td></td></tr>
<tr><th id="2674">2674</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2675">2675</th><td><i class="doc"> * intel_update_cdclk - Determine the current CDCLK frequency</i></td></tr>
<tr><th id="2676">2676</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2677">2677</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2678">2678</th><td><i class="doc"> * Determine the current CDCLK frequency.</i></td></tr>
<tr><th id="2679">2679</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2680">2680</th><td><em>void</em> <dfn class="decl def fn" id="intel_update_cdclk" title='intel_update_cdclk' data-ref="intel_update_cdclk" data-ref-filename="intel_update_cdclk">intel_update_cdclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="345dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2681">2681</th><td>{</td></tr>
<tr><th id="2682">2682</th><td>	<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a>(<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>);</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td>	<i>/*</i></td></tr>
<tr><th id="2685">2685</th><td><i>	 * 9:0 CMBUS [sic] CDCLK frequency (cdfreq):</i></td></tr>
<tr><th id="2686">2686</th><td><i>	 * Programmng [sic] note: bit[9:2] should be programmed to the number</i></td></tr>
<tr><th id="2687">2687</th><td><i>	 * of cdclk that generates 4MHz reference clock freq which is used to</i></td></tr>
<tr><th id="2688">2688</th><td><i>	 * generate GMBus clock. This will vary with the cdclk freq.</i></td></tr>
<tr><th id="2689">2689</th><td><i>	 */</i></td></tr>
<tr><th id="2690">2690</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2691">2691</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x6510) })), ((((dev_priv-&gt;cdclk.hw.cdclk) + (1000) - 1) / (1000))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#3592" title="((const i915_reg_t){ .reg = (0x180000 + 0x6510) })" data-ref="_M/GMBUSFREQ_VLV">GMBUSFREQ_VLV</a>,</td></tr>
<tr><th id="2692">2692</th><td>			   <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col5 ref" href="#345dev_priv" title='dev_priv' data-ref="345dev_priv" data-ref-filename="345dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::cdclk" title='drm_i915_private::cdclk' data-ref="drm_i915_private::cdclk" data-ref-filename="drm_i915_private..cdclk">cdclk</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_private::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::hw' data-ref="drm_i915_private::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymous)..hw">hw</a>.<a class="ref field" href="../i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>, <var>1000</var>));</td></tr>
<tr><th id="2693">2693</th><td>}</td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cnp_rawclk" title='cnp_rawclk' data-type='int cnp_rawclk(struct drm_i915_private * dev_priv)' data-ref="cnp_rawclk" data-ref-filename="cnp_rawclk">cnp_rawclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="346dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="346dev_priv" data-ref-filename="346dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2696">2696</th><td>{</td></tr>
<tr><th id="2697">2697</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="347rawclk" title='rawclk' data-type='u32' data-ref="347rawclk" data-ref-filename="347rawclk">rawclk</dfn>;</td></tr>
<tr><th id="2698">2698</th><td>	<em>int</em> <dfn class="local col8 decl" id="348divider" title='divider' data-type='int' data-ref="348divider" data-ref-filename="348divider">divider</dfn>, <dfn class="local col9 decl" id="349fraction" title='fraction' data-type='int' data-ref="349fraction" data-ref-filename="349fraction">fraction</dfn>;</td></tr>
<tr><th id="2699">2699</th><td></td></tr>
<tr><th id="2700">2700</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2014) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#10017" title="((const i915_reg_t){ .reg = (0xc2014) })" data-ref="_M/SFUSE_STRAP">SFUSE_STRAP</a>) &amp; <a class="macro" href="../i915_reg.h.html#10019" title="(1 &lt;&lt; 8)" data-ref="_M/SFUSE_STRAP_RAW_FREQUENCY">SFUSE_STRAP_RAW_FREQUENCY</a>) {</td></tr>
<tr><th id="2701">2701</th><td>		<i>/* 24 MHz */</i></td></tr>
<tr><th id="2702">2702</th><td>		<a class="local col8 ref" href="#348divider" title='divider' data-ref="348divider" data-ref-filename="348divider">divider</a> = <var>24000</var>;</td></tr>
<tr><th id="2703">2703</th><td>		<a class="local col9 ref" href="#349fraction" title='fraction' data-ref="349fraction" data-ref-filename="349fraction">fraction</a> = <var>0</var>;</td></tr>
<tr><th id="2704">2704</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2705">2705</th><td>		<i>/* 19.2 MHz */</i></td></tr>
<tr><th id="2706">2706</th><td>		<a class="local col8 ref" href="#348divider" title='divider' data-ref="348divider" data-ref-filename="348divider">divider</a> = <var>19000</var>;</td></tr>
<tr><th id="2707">2707</th><td>		<a class="local col9 ref" href="#349fraction" title='fraction' data-ref="349fraction" data-ref-filename="349fraction">fraction</a> = <var>200</var>;</td></tr>
<tr><th id="2708">2708</th><td>	}</td></tr>
<tr><th id="2709">2709</th><td></td></tr>
<tr><th id="2710">2710</th><td>	<a class="local col7 ref" href="#347rawclk" title='rawclk' data-ref="347rawclk" data-ref-filename="347rawclk">rawclk</a> = <a class="macro" href="../i915_reg.h.html#8080" title="((divider / 1000) &lt;&lt; 16)" data-ref="_M/CNP_RAWCLK_DIV">CNP_RAWCLK_DIV</a>(<a class="local col8 ref" href="#348divider" title='divider' data-ref="348divider" data-ref-filename="348divider">divider</a> / <var>1000</var>);</td></tr>
<tr><th id="2711">2711</th><td>	<b>if</b> (<a class="local col9 ref" href="#349fraction" title='fraction' data-ref="349fraction" data-ref-filename="349fraction">fraction</a>) {</td></tr>
<tr><th id="2712">2712</th><td>		<em>int</em> <dfn class="local col0 decl" id="350numerator" title='numerator' data-type='int' data-ref="350numerator" data-ref-filename="350numerator">numerator</dfn> = <var>1</var>;</td></tr>
<tr><th id="2713">2713</th><td></td></tr>
<tr><th id="2714">2714</th><td>		<a class="local col7 ref" href="#347rawclk" title='rawclk' data-ref="347rawclk" data-ref-filename="347rawclk">rawclk</a> |= <a class="macro" href="../i915_reg.h.html#8082" title="((( { typeof(numerator * 1000) __x = numerator * 1000; typeof(fraction) __d = fraction; (((typeof(numerator * 1000))-1) &gt; 0 || ((typeof(fraction))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } ) - 1) &lt;&lt; 26)" data-ref="_M/CNP_RAWCLK_DEN">CNP_RAWCLK_DEN</a>(<a class="macro" href="../../../../../include/linux/kernel.h.html#142" title="( { typeof(numerator * 1000) __x = numerator * 1000; typeof(fraction) __d = fraction; (((typeof(numerator * 1000))-1) &gt; 0 || ((typeof(fraction))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col0 ref" href="#350numerator" title='numerator' data-ref="350numerator" data-ref-filename="350numerator">numerator</a> * <var>1000</var>,</td></tr>
<tr><th id="2715">2715</th><td>							   <a class="local col9 ref" href="#349fraction" title='fraction' data-ref="349fraction" data-ref-filename="349fraction">fraction</a>) - <var>1</var>);</td></tr>
<tr><th id="2716">2716</th><td>		<b>if</b> (<a class="macro" href="../i915_drv.h.html#2366" title="((dev_priv)-&gt;pch_type)" data-ref="_M/INTEL_PCH_TYPE">INTEL_PCH_TYPE</a>(<a class="local col6 ref" href="#346dev_priv" title='dev_priv' data-ref="346dev_priv" data-ref-filename="346dev_priv">dev_priv</a>) &gt;= <a class="enum" href="../i915_drv.h.html#PCH_ICP" title='PCH_ICP' data-ref="PCH_ICP" data-ref-filename="PCH_ICP">PCH_ICP</a>)</td></tr>
<tr><th id="2717">2717</th><td>			<a class="local col7 ref" href="#347rawclk" title='rawclk' data-ref="347rawclk" data-ref-filename="347rawclk">rawclk</a> |= <a class="macro" href="../i915_reg.h.html#8083" title="((numerator) &lt;&lt; 11)" data-ref="_M/ICP_RAWCLK_NUM">ICP_RAWCLK_NUM</a>(<a class="local col0 ref" href="#350numerator" title='numerator' data-ref="350numerator" data-ref-filename="350numerator">numerator</a>);</td></tr>
<tr><th id="2718">2718</th><td>	}</td></tr>
<tr><th id="2719">2719</th><td></td></tr>
<tr><th id="2720">2720</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc6204) })), (rawclk))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8073" title="((const i915_reg_t){ .reg = (0xc6204) })" data-ref="_M/PCH_RAWCLK_FREQ">PCH_RAWCLK_FREQ</a>, <a class="local col7 ref" href="#347rawclk" title='rawclk' data-ref="347rawclk" data-ref-filename="347rawclk">rawclk</a>);</td></tr>
<tr><th id="2721">2721</th><td>	<b>return</b> <a class="local col8 ref" href="#348divider" title='divider' data-ref="348divider" data-ref-filename="348divider">divider</a> + <a class="local col9 ref" href="#349fraction" title='fraction' data-ref="349fraction" data-ref-filename="349fraction">fraction</a>;</td></tr>
<tr><th id="2722">2722</th><td>}</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="pch_rawclk" title='pch_rawclk' data-type='int pch_rawclk(struct drm_i915_private * dev_priv)' data-ref="pch_rawclk" data-ref-filename="pch_rawclk">pch_rawclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="351dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="351dev_priv" data-ref-filename="351dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2725">2725</th><td>{</td></tr>
<tr><th id="2726">2726</th><td>	<b>return</b> (<a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc6204) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#8073" title="((const i915_reg_t){ .reg = (0xc6204) })" data-ref="_M/PCH_RAWCLK_FREQ">PCH_RAWCLK_FREQ</a>) &amp; <a class="macro" href="../i915_reg.h.html#8078" title="0x3ff" data-ref="_M/RAWCLK_FREQ_MASK">RAWCLK_FREQ_MASK</a>) * <var>1000</var>;</td></tr>
<tr><th id="2727">2727</th><td>}</td></tr>
<tr><th id="2728">2728</th><td></td></tr>
<tr><th id="2729">2729</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_hrawclk" title='vlv_hrawclk' data-type='int vlv_hrawclk(struct drm_i915_private * dev_priv)' data-ref="vlv_hrawclk" data-ref-filename="vlv_hrawclk">vlv_hrawclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="352dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="352dev_priv" data-ref-filename="352dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2730">2730</th><td>{</td></tr>
<tr><th id="2731">2731</th><td>	<i>/* RAWCLK_FREQ_VLV register updated from power well code */</i></td></tr>
<tr><th id="2732">2732</th><td>	<b>return</b> <a class="ref fn" href="../intel_drv.h.html#vlv_get_cck_clock_hpll" title='vlv_get_cck_clock_hpll' data-ref="vlv_get_cck_clock_hpll" data-ref-filename="vlv_get_cck_clock_hpll">vlv_get_cck_clock_hpll</a>(<a class="local col2 ref" href="#352dev_priv" title='dev_priv' data-ref="352dev_priv" data-ref-filename="352dev_priv">dev_priv</a>, <q>"hrawclk"</q>,</td></tr>
<tr><th id="2733">2733</th><td>				      <a class="macro" href="../i915_reg.h.html#1293" title="0x6c" data-ref="_M/CCK_DISPLAY_REF_CLOCK_CONTROL">CCK_DISPLAY_REF_CLOCK_CONTROL</a>);</td></tr>
<tr><th id="2734">2734</th><td>}</td></tr>
<tr><th id="2735">2735</th><td></td></tr>
<tr><th id="2736">2736</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_hrawclk" title='g4x_hrawclk' data-type='int g4x_hrawclk(struct drm_i915_private * dev_priv)' data-ref="g4x_hrawclk" data-ref-filename="g4x_hrawclk">g4x_hrawclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="353dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="353dev_priv" data-ref-filename="353dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2737">2737</th><td>{</td></tr>
<tr><th id="2738">2738</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="354clkcfg" title='clkcfg' data-type='u32' data-ref="354clkcfg" data-ref-filename="354clkcfg">clkcfg</dfn>;</td></tr>
<tr><th id="2739">2739</th><td></td></tr>
<tr><th id="2740">2740</th><td>	<i>/* hrawclock is 1/4 the FSB frequency */</i></td></tr>
<tr><th id="2741">2741</th><td>	<a class="local col4 ref" href="#354clkcfg" title='clkcfg' data-ref="354clkcfg" data-ref-filename="354clkcfg">clkcfg</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x10000 + 0xc00) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="../i915_reg.h.html#3679" title="((const i915_reg_t){ .reg = (0x10000 + 0xc00) })" data-ref="_M/CLKCFG">CLKCFG</a>);</td></tr>
<tr><th id="2742">2742</th><td>	<b>switch</b> (<a class="local col4 ref" href="#354clkcfg" title='clkcfg' data-ref="354clkcfg" data-ref-filename="354clkcfg">clkcfg</a> &amp; <a class="macro" href="../i915_reg.h.html#3693" title="(7 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_MASK">CLKCFG_FSB_MASK</a>) {</td></tr>
<tr><th id="2743">2743</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3680" title="(5 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_400">CLKCFG_FSB_400</a>:</td></tr>
<tr><th id="2744">2744</th><td>		<b>return</b> <var>100000</var>;</td></tr>
<tr><th id="2745">2745</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3681" title="(1 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_533">CLKCFG_FSB_533</a>:</td></tr>
<tr><th id="2746">2746</th><td>		<b>return</b> <var>133333</var>;</td></tr>
<tr><th id="2747">2747</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3682" title="(3 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_667">CLKCFG_FSB_667</a>:</td></tr>
<tr><th id="2748">2748</th><td>		<b>return</b> <var>166667</var>;</td></tr>
<tr><th id="2749">2749</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3683" title="(2 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_800">CLKCFG_FSB_800</a>:</td></tr>
<tr><th id="2750">2750</th><td>		<b>return</b> <var>200000</var>;</td></tr>
<tr><th id="2751">2751</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3684" title="(6 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_1067">CLKCFG_FSB_1067</a>:</td></tr>
<tr><th id="2752">2752</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3685" title="(0 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_1067_ALT">CLKCFG_FSB_1067_ALT</a>:</td></tr>
<tr><th id="2753">2753</th><td>		<b>return</b> <var>266667</var>;</td></tr>
<tr><th id="2754">2754</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3686" title="(7 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_1333">CLKCFG_FSB_1333</a>:</td></tr>
<tr><th id="2755">2755</th><td>	<b>case</b> <a class="macro" href="../i915_reg.h.html#3692" title="(4 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_1333_ALT">CLKCFG_FSB_1333_ALT</a>:</td></tr>
<tr><th id="2756">2756</th><td>		<b>return</b> <var>333333</var>;</td></tr>
<tr><th id="2757">2757</th><td>	<b>default</b>:</td></tr>
<tr><th id="2758">2758</th><td>		<b>return</b> <var>133333</var>;</td></tr>
<tr><th id="2759">2759</th><td>	}</td></tr>
<tr><th id="2760">2760</th><td>}</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2763">2763</th><td><i class="doc"> * intel_update_rawclk - Determine the current RAWCLK frequency</i></td></tr>
<tr><th id="2764">2764</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2765">2765</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2766">2766</th><td><i class="doc"> * Determine the current RAWCLK frequency. RAWCLK is a fixed</i></td></tr>
<tr><th id="2767">2767</th><td><i class="doc"> * frequency clock so this needs to done only once.</i></td></tr>
<tr><th id="2768">2768</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2769">2769</th><td><em>void</em> <dfn class="decl def fn" id="intel_update_rawclk" title='intel_update_rawclk' data-ref="intel_update_rawclk" data-ref-filename="intel_update_rawclk">intel_update_rawclk</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="355dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2770">2770</th><td>{</td></tr>
<tr><th id="2771">2771</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2366" title="((dev_priv)-&gt;pch_type)" data-ref="_M/INTEL_PCH_TYPE">INTEL_PCH_TYPE</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>) &gt;= <a class="enum" href="../i915_drv.h.html#PCH_CNP" title='PCH_CNP' data-ref="PCH_CNP" data-ref-filename="PCH_CNP">PCH_CNP</a>)</td></tr>
<tr><th id="2772">2772</th><td>		<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::rawclk_freq" title='drm_i915_private::rawclk_freq' data-ref="drm_i915_private::rawclk_freq" data-ref-filename="drm_i915_private..rawclk_freq">rawclk_freq</a> = <a class="tu ref fn" href="#cnp_rawclk" title='cnp_rawclk' data-use='c' data-ref="cnp_rawclk" data-ref-filename="cnp_rawclk">cnp_rawclk</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2773">2773</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2382" title="(((dev_priv)-&gt;pch_type) != PCH_NONE)" data-ref="_M/HAS_PCH_SPLIT">HAS_PCH_SPLIT</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2774">2774</th><td>		<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::rawclk_freq" title='drm_i915_private::rawclk_freq' data-ref="drm_i915_private::rawclk_freq" data-ref-filename="drm_i915_private..rawclk_freq">rawclk_freq</a> = <a class="tu ref fn" href="#pch_rawclk" title='pch_rawclk' data-use='c' data-ref="pch_rawclk" data-ref-filename="pch_rawclk">pch_rawclk</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2775">2775</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2776">2776</th><td>		<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::rawclk_freq" title='drm_i915_private::rawclk_freq' data-ref="drm_i915_private::rawclk_freq" data-ref-filename="drm_i915_private..rawclk_freq">rawclk_freq</a> = <a class="tu ref fn" href="#vlv_hrawclk" title='vlv_hrawclk' data-use='c' data-ref="vlv_hrawclk" data-ref-filename="vlv_hrawclk">vlv_hrawclk</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2777">2777</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2109" title="(IS_PLATFORM(dev_priv, INTEL_G45) || IS_PLATFORM(dev_priv, INTEL_GM45))" data-ref="_M/IS_G4X">IS_G4X</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2778">2778</th><td>		<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::rawclk_freq" title='drm_i915_private::rawclk_freq' data-ref="drm_i915_private::rawclk_freq" data-ref-filename="drm_i915_private..rawclk_freq">rawclk_freq</a> = <a class="tu ref fn" href="#g4x_hrawclk" title='g4x_hrawclk' data-use='c' data-ref="g4x_hrawclk" data-ref-filename="g4x_hrawclk">g4x_hrawclk</a>(<a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2779">2779</th><td>	<b>else</b></td></tr>
<tr><th id="2780">2780</th><td>		<i>/* no rawclk on other platforms, or no need to know it */</i></td></tr>
<tr><th id="2781">2781</th><td>		<b>return</b>;</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;rawclk rate: %d kHz\n&quot;, dev_priv-&gt;rawclk_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"rawclk rate: %d kHz\n"</q>, <a class="local col5 ref" href="#355dev_priv" title='dev_priv' data-ref="355dev_priv" data-ref-filename="355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::rawclk_freq" title='drm_i915_private::rawclk_freq' data-ref="drm_i915_private::rawclk_freq" data-ref-filename="drm_i915_private..rawclk_freq">rawclk_freq</a>);</td></tr>
<tr><th id="2784">2784</th><td>}</td></tr>
<tr><th id="2785">2785</th><td></td></tr>
<tr><th id="2786">2786</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2787">2787</th><td><i class="doc"> * intel_init_cdclk_hooks - Initialize CDCLK related modesetting hooks</i></td></tr>
<tr><th id="2788">2788</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="2789">2789</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2790">2790</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_cdclk_hooks" title='intel_init_cdclk_hooks' data-ref="intel_init_cdclk_hooks" data-ref-filename="intel_init_cdclk_hooks">intel_init_cdclk_hooks</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="356dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2791">2791</th><td>{</td></tr>
<tr><th id="2792">2792</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>) &gt;= <var>11</var>) {</td></tr>
<tr><th id="2793">2793</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#icl_set_cdclk" title='icl_set_cdclk' data-use='r' data-ref="icl_set_cdclk" data-ref-filename="icl_set_cdclk">icl_set_cdclk</a>;</td></tr>
<tr><th id="2794">2794</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#icl_modeset_calc_cdclk" title='icl_modeset_calc_cdclk' data-use='r' data-ref="icl_modeset_calc_cdclk" data-ref-filename="icl_modeset_calc_cdclk">icl_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2795">2795</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2796">2796</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#cnl_set_cdclk" title='cnl_set_cdclk' data-use='r' data-ref="cnl_set_cdclk" data-ref-filename="cnl_set_cdclk">cnl_set_cdclk</a>;</td></tr>
<tr><th id="2797">2797</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#cnl_modeset_calc_cdclk" title='cnl_modeset_calc_cdclk' data-use='r' data-ref="cnl_modeset_calc_cdclk" data-ref-filename="cnl_modeset_calc_cdclk">cnl_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2798">2798</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2799">2799</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#bxt_set_cdclk" title='bxt_set_cdclk' data-use='r' data-ref="bxt_set_cdclk" data-ref-filename="bxt_set_cdclk">bxt_set_cdclk</a>;</td></tr>
<tr><th id="2800">2800</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#bxt_modeset_calc_cdclk" title='bxt_modeset_calc_cdclk' data-use='r' data-ref="bxt_modeset_calc_cdclk" data-ref-filename="bxt_modeset_calc_cdclk">bxt_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2801">2801</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2802">2802</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#skl_set_cdclk" title='skl_set_cdclk' data-use='r' data-ref="skl_set_cdclk" data-ref-filename="skl_set_cdclk">skl_set_cdclk</a>;</td></tr>
<tr><th id="2803">2803</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#skl_modeset_calc_cdclk" title='skl_modeset_calc_cdclk' data-use='r' data-ref="skl_modeset_calc_cdclk" data-ref-filename="skl_modeset_calc_cdclk">skl_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2804">2804</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2805">2805</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#bdw_set_cdclk" title='bdw_set_cdclk' data-use='r' data-ref="bdw_set_cdclk" data-ref-filename="bdw_set_cdclk">bdw_set_cdclk</a>;</td></tr>
<tr><th id="2806">2806</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#bdw_modeset_calc_cdclk" title='bdw_modeset_calc_cdclk' data-use='r' data-ref="bdw_modeset_calc_cdclk" data-ref-filename="bdw_modeset_calc_cdclk">bdw_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2807">2807</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2808">2808</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#chv_set_cdclk" title='chv_set_cdclk' data-use='r' data-ref="chv_set_cdclk" data-ref-filename="chv_set_cdclk">chv_set_cdclk</a>;</td></tr>
<tr><th id="2809">2809</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#vlv_modeset_calc_cdclk" title='vlv_modeset_calc_cdclk' data-use='r' data-ref="vlv_modeset_calc_cdclk" data-ref-filename="vlv_modeset_calc_cdclk">vlv_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2810">2810</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2811">2811</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::set_cdclk" title='drm_i915_display_funcs::set_cdclk' data-ref="drm_i915_display_funcs::set_cdclk" data-ref-filename="drm_i915_display_funcs..set_cdclk">set_cdclk</a> = <a class="tu ref fn" href="#vlv_set_cdclk" title='vlv_set_cdclk' data-use='r' data-ref="vlv_set_cdclk" data-ref-filename="vlv_set_cdclk">vlv_set_cdclk</a>;</td></tr>
<tr><th id="2812">2812</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::modeset_calc_cdclk" title='drm_i915_display_funcs::modeset_calc_cdclk' data-ref="drm_i915_display_funcs::modeset_calc_cdclk" data-ref-filename="drm_i915_display_funcs..modeset_calc_cdclk">modeset_calc_cdclk</a> = <a class="tu ref fn" href="#vlv_modeset_calc_cdclk" title='vlv_modeset_calc_cdclk' data-use='r' data-ref="vlv_modeset_calc_cdclk" data-ref-filename="vlv_modeset_calc_cdclk">vlv_modeset_calc_cdclk</a>;</td></tr>
<tr><th id="2813">2813</th><td>	}</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td>	<b>if</b> (<a class="macro" href="../i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="2816">2816</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#icl_get_cdclk" title='icl_get_cdclk' data-use='r' data-ref="icl_get_cdclk" data-ref-filename="icl_get_cdclk">icl_get_cdclk</a>;</td></tr>
<tr><th id="2817">2817</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2127" title="IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2818">2818</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#cnl_get_cdclk" title='cnl_get_cdclk' data-use='r' data-ref="cnl_get_cdclk" data-ref-filename="cnl_get_cdclk">cnl_get_cdclk</a>;</td></tr>
<tr><th id="2819">2819</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2820">2820</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#bxt_get_cdclk" title='bxt_get_cdclk' data-use='r' data-ref="bxt_get_cdclk" data-ref-filename="bxt_get_cdclk">bxt_get_cdclk</a>;</td></tr>
<tr><th id="2821">2821</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2822">2822</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#skl_get_cdclk" title='skl_get_cdclk' data-use='r' data-ref="skl_get_cdclk" data-ref-filename="skl_get_cdclk">skl_get_cdclk</a>;</td></tr>
<tr><th id="2823">2823</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2824">2824</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#bdw_get_cdclk" title='bdw_get_cdclk' data-use='r' data-ref="bdw_get_cdclk" data-ref-filename="bdw_get_cdclk">bdw_get_cdclk</a>;</td></tr>
<tr><th id="2825">2825</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2826">2826</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#hsw_get_cdclk" title='hsw_get_cdclk' data-use='r' data-ref="hsw_get_cdclk" data-ref-filename="hsw_get_cdclk">hsw_get_cdclk</a>;</td></tr>
<tr><th id="2827">2827</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>) || <a class="macro" href="../i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2828">2828</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#vlv_get_cdclk" title='vlv_get_cdclk' data-use='r' data-ref="vlv_get_cdclk" data-ref-filename="vlv_get_cdclk">vlv_get_cdclk</a>;</td></tr>
<tr><th id="2829">2829</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>, <var>6</var>) || <a class="macro" href="../i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2830">2830</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_400mhz_get_cdclk" title='fixed_400mhz_get_cdclk' data-use='r' data-ref="fixed_400mhz_get_cdclk" data-ref-filename="fixed_400mhz_get_cdclk">fixed_400mhz_get_cdclk</a>;</td></tr>
<tr><th id="2831">2831</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="2832">2832</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_450mhz_get_cdclk" title='fixed_450mhz_get_cdclk' data-use='r' data-ref="fixed_450mhz_get_cdclk" data-ref-filename="fixed_450mhz_get_cdclk">fixed_450mhz_get_cdclk</a>;</td></tr>
<tr><th id="2833">2833</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2108" title="IS_PLATFORM(dev_priv, INTEL_GM45)" data-ref="_M/IS_GM45">IS_GM45</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2834">2834</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#gm45_get_cdclk" title='gm45_get_cdclk' data-use='r' data-ref="gm45_get_cdclk" data-ref-filename="gm45_get_cdclk">gm45_get_cdclk</a>;</td></tr>
<tr><th id="2835">2835</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2107" title="IS_PLATFORM(dev_priv, INTEL_G45)" data-ref="_M/IS_G45">IS_G45</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2836">2836</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#g33_get_cdclk" title='g33_get_cdclk' data-use='r' data-ref="g33_get_cdclk" data-ref-filename="g33_get_cdclk">g33_get_cdclk</a>;</td></tr>
<tr><th id="2837">2837</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2106" title="IS_PLATFORM(dev_priv, INTEL_I965GM)" data-ref="_M/IS_I965GM">IS_I965GM</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2838">2838</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#i965gm_get_cdclk" title='i965gm_get_cdclk' data-use='r' data-ref="i965gm_get_cdclk" data-ref-filename="i965gm_get_cdclk">i965gm_get_cdclk</a>;</td></tr>
<tr><th id="2839">2839</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2105" title="IS_PLATFORM(dev_priv, INTEL_I965G)" data-ref="_M/IS_I965G">IS_I965G</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2840">2840</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_400mhz_get_cdclk" title='fixed_400mhz_get_cdclk' data-use='r' data-ref="fixed_400mhz_get_cdclk" data-ref-filename="fixed_400mhz_get_cdclk">fixed_400mhz_get_cdclk</a>;</td></tr>
<tr><th id="2841">2841</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2842">2842</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#pnv_get_cdclk" title='pnv_get_cdclk' data-use='r' data-ref="pnv_get_cdclk" data-ref-filename="pnv_get_cdclk">pnv_get_cdclk</a>;</td></tr>
<tr><th id="2843">2843</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2111" title="IS_PLATFORM(dev_priv, INTEL_G33)" data-ref="_M/IS_G33">IS_G33</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2844">2844</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#g33_get_cdclk" title='g33_get_cdclk' data-use='r' data-ref="g33_get_cdclk" data-ref-filename="g33_get_cdclk">g33_get_cdclk</a>;</td></tr>
<tr><th id="2845">2845</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2104" title="IS_PLATFORM(dev_priv, INTEL_I945GM)" data-ref="_M/IS_I945GM">IS_I945GM</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2846">2846</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#i945gm_get_cdclk" title='i945gm_get_cdclk' data-use='r' data-ref="i945gm_get_cdclk" data-ref-filename="i945gm_get_cdclk">i945gm_get_cdclk</a>;</td></tr>
<tr><th id="2847">2847</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2103" title="IS_PLATFORM(dev_priv, INTEL_I945G)" data-ref="_M/IS_I945G">IS_I945G</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2848">2848</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_400mhz_get_cdclk" title='fixed_400mhz_get_cdclk' data-use='r' data-ref="fixed_400mhz_get_cdclk" data-ref-filename="fixed_400mhz_get_cdclk">fixed_400mhz_get_cdclk</a>;</td></tr>
<tr><th id="2849">2849</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2102" title="IS_PLATFORM(dev_priv, INTEL_I915GM)" data-ref="_M/IS_I915GM">IS_I915GM</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2850">2850</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#i915gm_get_cdclk" title='i915gm_get_cdclk' data-use='r' data-ref="i915gm_get_cdclk" data-ref-filename="i915gm_get_cdclk">i915gm_get_cdclk</a>;</td></tr>
<tr><th id="2851">2851</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2101" title="IS_PLATFORM(dev_priv, INTEL_I915G)" data-ref="_M/IS_I915G">IS_I915G</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2852">2852</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_333mhz_get_cdclk" title='fixed_333mhz_get_cdclk' data-use='r' data-ref="fixed_333mhz_get_cdclk" data-ref-filename="fixed_333mhz_get_cdclk">fixed_333mhz_get_cdclk</a>;</td></tr>
<tr><th id="2853">2853</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2100" title="IS_PLATFORM(dev_priv, INTEL_I865G)" data-ref="_M/IS_I865G">IS_I865G</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2854">2854</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_266mhz_get_cdclk" title='fixed_266mhz_get_cdclk' data-use='r' data-ref="fixed_266mhz_get_cdclk" data-ref-filename="fixed_266mhz_get_cdclk">fixed_266mhz_get_cdclk</a>;</td></tr>
<tr><th id="2855">2855</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2099" title="IS_PLATFORM(dev_priv, INTEL_I85X)" data-ref="_M/IS_I85X">IS_I85X</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2856">2856</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#i85x_get_cdclk" title='i85x_get_cdclk' data-use='r' data-ref="i85x_get_cdclk" data-ref-filename="i85x_get_cdclk">i85x_get_cdclk</a>;</td></tr>
<tr><th id="2857">2857</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="../i915_drv.h.html#2098" title="IS_PLATFORM(dev_priv, INTEL_I845G)" data-ref="_M/IS_I845G">IS_I845G</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2858">2858</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_200mhz_get_cdclk" title='fixed_200mhz_get_cdclk' data-use='r' data-ref="fixed_200mhz_get_cdclk" data-ref-filename="fixed_200mhz_get_cdclk">fixed_200mhz_get_cdclk</a>;</td></tr>
<tr><th id="2859">2859</th><td>	<b>else</b> { <i>/* 830 */</i></td></tr>
<tr><th id="2860">2860</th><td>		<a class="macro" href="../../../../../include/asm-generic/bug.h.html#132" title="({ int __ret_warn_on = !!(!IS_PLATFORM(dev_priv, INTEL_I830)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Unknown platform. Assuming 133 MHz CDCLK\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c&quot;), &quot;i&quot; (2861), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (310)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN">WARN</a>(!<a class="macro" href="../i915_drv.h.html#2097" title="IS_PLATFORM(dev_priv, INTEL_I830)" data-ref="_M/IS_I830">IS_I830</a>(<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>),</td></tr>
<tr><th id="2861">2861</th><td>		     <q>"Unknown platform. Assuming 133 MHz CDCLK\n"</q>);</td></tr>
<tr><th id="2862">2862</th><td>		<a class="local col6 ref" href="#356dev_priv" title='dev_priv' data-ref="356dev_priv" data-ref-filename="356dev_priv">dev_priv</a>-&gt;<a class="ref field" href="../i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="../i915_drv.h.html#drm_i915_display_funcs::get_cdclk" title='drm_i915_display_funcs::get_cdclk' data-ref="drm_i915_display_funcs::get_cdclk" data-ref-filename="drm_i915_display_funcs..get_cdclk">get_cdclk</a> = <a class="tu ref fn" href="#fixed_133mhz_get_cdclk" title='fixed_133mhz_get_cdclk' data-use='r' data-ref="fixed_133mhz_get_cdclk" data-ref-filename="fixed_133mhz_get_cdclk">fixed_133mhz_get_cdclk</a>;</td></tr>
<tr><th id="2863">2863</th><td>	}</td></tr>
<tr><th id="2864">2864</th><td>}</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
