#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013269667a80 .scope module, "cpu" "cpu" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000132696dd5e0_0 .net "ALUINMUX", 0 0, v00000132696da260_0;  1 drivers
v00000132696dc320_0 .net "ALUMUXOUT", 7 0, v00000132696dac60_0;  1 drivers
v00000132696dcfa0_0 .net "ALUOP", 2 0, v00000132696daee0_0;  1 drivers
v00000132696dd680_0 .net "ALURESULT", 7 0, v00000132696da440_0;  1 drivers
o0000013269682968 .functor BUFZ 1, C4<z>; HiZ drive
v00000132696dd040_0 .net "CLK", 0 0, o0000013269682968;  0 drivers
v00000132696dc0a0_0 .net "IMMIDIATE", 7 0, v00000132696dcb40_0;  1 drivers
o0000013269682788 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000132696dc1e0_0 .net "INSTRUCTION", 31 0, o0000013269682788;  0 drivers
v00000132696dc280_0 .net "OPCODE", 7 0, v00000132696dda40_0;  1 drivers
v00000132696dd180_0 .net "PCOUT", 31 0, v00000132696dce60_0;  1 drivers
v00000132696dc460_0 .net "READREG1", 2 0, v00000132696dd9a0_0;  1 drivers
v00000132696dd400_0 .net "READREG2", 2 0, v00000132696dca00_0;  1 drivers
v00000132696dc500_0 .net "REGMUXSELECT", 0 0, v00000132696dc960_0;  1 drivers
v00000132696dc5a0_0 .net "REGOUT1", 7 0, v00000132696dd0e0_0;  1 drivers
v00000132696dc640_0 .net "REGOUT2", 7 0, L_0000013269678b00;  1 drivers
o0000013269682998 .functor BUFZ 1, C4<z>; HiZ drive
v00000132696dc6e0_0 .net "RESET", 0 0, o0000013269682998;  0 drivers
v00000132696dd860_0 .net "TWOS_COMP", 7 0, v00000132696ddea0_0;  1 drivers
v00000132696dc780_0 .net "TWOS_COMP_SELECT", 7 0, v00000132696dd540_0;  1 drivers
v00000132696dd720_0 .net "WRITEENABLE", 0 0, v00000132696da800_0;  1 drivers
v00000132696dd900_0 .net "WRITEREG", 2 0, v00000132696dd360_0;  1 drivers
S_0000013269667c10 .scope module, "alu" "alu" 2 247, 3 45 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 8 "select";
v00000132696da4e0_0 .net "ADD_RESULT", 7 0, v0000013269667e40_0;  1 drivers
v00000132696dae40_0 .net "AND_RESULT", 7 0, L_0000013269678710;  1 drivers
v00000132696daa80_0 .net "DATA1", 7 0, v00000132696dd0e0_0;  alias, 1 drivers
v00000132696da580_0 .net "DATA2", 7 0, v00000132696dd540_0;  alias, 1 drivers
v00000132696da8a0_0 .net "MOV_RESULT", 7 0, L_0000013269678630;  1 drivers
v00000132696da940_0 .net "OR_RESULT", 7 0, L_0000013269678780;  1 drivers
v00000132696da440_0 .var "RESULT", 7 0;
v00000132696da9e0_0 .net "select", 7 0, v00000132696da440_0;  alias, 1 drivers
E_000001326964f560/0 .event anyedge, v00000132696da440_0, v00000132696daf80_0, v0000013269667e40_0, v000001326960e0c0_0;
E_000001326964f560/1 .event anyedge, v00000132696dabc0_0;
E_000001326964f560 .event/or E_000001326964f560/0, E_000001326964f560/1;
S_0000013269669260 .scope module, "add1" "add_module" 3 59, 3 11 0, S_0000013269667c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001326960beb0_0 .net "DATA1", 7 0, v00000132696dd0e0_0;  alias, 1 drivers
v0000013269667da0_0 .net "DATA2", 7 0, v00000132696dd540_0;  alias, 1 drivers
v0000013269667e40_0 .var "RESULT", 7 0;
E_000001326964ece0 .event anyedge, v0000013269667da0_0, v000001326960beb0_0;
S_00000132696693f0 .scope module, "and1" "and_module" 3 60, 3 26 0, S_0000013269667c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000013269678710 .functor AND 8, v00000132696dd0e0_0, v00000132696dd540_0, C4<11111111>, C4<11111111>;
v0000013269669580_0 .net "DATA1", 7 0, v00000132696dd0e0_0;  alias, 1 drivers
v0000013269669620_0 .net "DATA2", 7 0, v00000132696dd540_0;  alias, 1 drivers
v000001326960e0c0_0 .net "RESULT", 7 0, L_0000013269678710;  alias, 1 drivers
S_000001326960e160 .scope module, "mov1" "mov_module" 3 58, 3 3 0, S_0000013269667c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000013269678630 .functor BUFZ 8, v00000132696dd540_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000132696da120_0 .net "DATA2", 7 0, v00000132696dd540_0;  alias, 1 drivers
v00000132696daf80_0 .net "RESULT", 7 0, L_0000013269678630;  alias, 1 drivers
S_000001326960e2f0 .scope module, "or1" "or_module" 3 61, 3 35 0, S_0000013269667c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000013269678780 .functor OR 8, v00000132696dd0e0_0, v00000132696dd540_0, C4<00000000>, C4<00000000>;
v00000132696dada0_0 .net "DATA1", 7 0, v00000132696dd0e0_0;  alias, 1 drivers
v00000132696da1c0_0 .net "DATA2", 7 0, v00000132696dd540_0;  alias, 1 drivers
v00000132696dabc0_0 .net "RESULT", 7 0, L_0000013269678780;  alias, 1 drivers
S_000001326966a2a0 .scope module, "alu_in_mux" "mux_module" 2 246, 2 24 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000132696dab20_0 .net "DATA1", 7 0, v00000132696dd540_0;  alias, 1 drivers
v00000132696da620_0 .net "DATA2", 7 0, v00000132696dcb40_0;  alias, 1 drivers
v00000132696dac60_0 .var "RESULT", 7 0;
v00000132696dad00_0 .net "SELECT", 0 0, v00000132696da260_0;  alias, 1 drivers
E_00000132696508e0 .event anyedge, v00000132696dad00_0, v00000132696da620_0, v0000013269667da0_0;
S_000001326966a430 .scope module, "control_unit" "control_unit" 2 240, 2 96 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v00000132696daee0_0 .var "ALU_OP", 2 0;
v00000132696da260_0 .var "ALU_SRC", 0 0;
v00000132696da6c0_0 .var "MEM_READ", 0 0;
v00000132696da080_0 .var "MEM_TO_REG", 0 0;
v00000132696da300_0 .var "MEM_WRITE", 0 0;
v00000132696da3a0_0 .net "OPCODE", 7 0, v00000132696dda40_0;  alias, 1 drivers
v00000132696da760_0 .var "REG_DEST", 0 0;
v00000132696da800_0 .var "REG_WRITE", 0 0;
v00000132696dc960_0 .var "TWOS_COMP", 0 0;
E_000001326964fb60 .event anyedge, v00000132696da3a0_0;
S_00000132696780f0 .scope module, "instruction_decoder" "instruction_decoder" 2 239, 2 71 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v00000132696dcb40_0 .var "IMMIDIATE", 7 0;
v00000132696dd7c0_0 .net "INSTRUCTION", 31 0, o0000013269682788;  alias, 0 drivers
v00000132696dda40_0 .var "OPCODE", 7 0;
v00000132696dd9a0_0 .var "REGISTER_1", 2 0;
v00000132696dca00_0 .var "REGISTER_2", 2 0;
v00000132696dd360_0 .var "REGISTER_DEST", 2 0;
E_0000013269650a60 .event anyedge, v00000132696dd7c0_0;
S_0000013269678280 .scope module, "pc" "programme_counter" 2 238, 2 47 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v00000132696ddf40_0 .net "CLK", 0 0, o0000013269682968;  alias, 0 drivers
v00000132696ddc20_0 .net "RESET", 0 0, o0000013269682998;  alias, 0 drivers
v00000132696dce60_0 .var "RESULT", 31 0;
E_000001326964fb20 .event posedge, v00000132696ddf40_0;
S_000001326966e310 .scope module, "reg_file" "reg_file" 2 243, 4 4 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000013269678b00 .functor BUFZ 8, v00000132696dcbe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000132696ddb80_0 .net "CLK", 0 0, o0000013269682968;  alias, 0 drivers
v00000132696dc140_0 .net "IN", 7 0, v00000132696da440_0;  alias, 1 drivers
v00000132696dcf00_0 .net "INADDRESS", 2 0, v00000132696dd360_0;  alias, 1 drivers
v00000132696ddae0_0 .net "OUT1", 7 0, v00000132696dd0e0_0;  alias, 1 drivers
v00000132696dd4a0_0 .net "OUT1ADDRESS", 2 0, v00000132696dd9a0_0;  alias, 1 drivers
v00000132696dd2c0_0 .net "OUT2", 7 0, L_0000013269678b00;  alias, 1 drivers
v00000132696dc3c0_0 .net "OUT2ADDRESS", 2 0, v00000132696dca00_0;  alias, 1 drivers
v00000132696dcd20_0 .net "RESET", 0 0, o0000013269682998;  alias, 0 drivers
v00000132696ddcc0_0 .net "WRITE", 0 0, v00000132696da800_0;  alias, 1 drivers
v00000132696dd0e0_0 .var "out1_reg", 7 0;
v00000132696dcbe0_0 .var "out2_reg", 7 0;
v00000132696dcaa0 .array "registers", 0 7, 7 0;
S_000001326966e4a0 .scope module, "register_out_mux" "mux_module" 2 245, 2 24 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000132696dcc80_0 .net "DATA1", 7 0, L_0000013269678b00;  alias, 1 drivers
v00000132696ddd60_0 .net "DATA2", 7 0, v00000132696ddea0_0;  alias, 1 drivers
v00000132696dd540_0 .var "RESULT", 7 0;
v00000132696dcdc0_0 .net "SELECT", 0 0, v00000132696dc960_0;  alias, 1 drivers
E_0000013269650760 .event anyedge, v00000132696dc960_0, v00000132696ddd60_0, v00000132696dd2c0_0;
S_000001326960c390 .scope module, "twoscomp" "twos_complement" 2 244, 2 36 0, S_0000013269667a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v00000132696dd220_0 .net "DATA", 7 0, L_0000013269678b00;  alias, 1 drivers
v00000132696ddea0_0 .var "RESULT", 7 0;
E_000001326964ff60 .event anyedge, v00000132696dd2c0_0;
    .scope S_0000013269678280;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000132696dce60_0, 0;
    %end;
    .thread T_0;
    .scope S_0000013269678280;
T_1 ;
    %wait E_000001326964fb20;
    %delay 1, 0;
    %load/vec4 v00000132696ddc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000132696dce60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000132696dce60_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000132696dce60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000132696780f0;
T_2 ;
    %wait E_0000013269650a60;
    %delay 1, 0;
    %load/vec4 v00000132696dd7c0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v00000132696dda40_0, 0, 8;
    %load/vec4 v00000132696dd7c0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000132696dd9a0_0, 0, 3;
    %load/vec4 v00000132696dd7c0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v00000132696dca00_0, 0, 3;
    %load/vec4 v00000132696dd7c0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v00000132696dd360_0, 0, 3;
    %load/vec4 v00000132696dd7c0_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v00000132696dcb40_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001326966a430;
T_3 ;
    %wait E_000001326964fb60;
    %load/vec4 v00000132696da3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000132696daee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696dc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000132696da800_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001326966e310;
T_4 ;
    %wait E_000001326964fb20;
    %load/vec4 v00000132696dcd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000132696ddcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000132696dc140_0;
    %load/vec4 v00000132696dcf00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000132696dcaa0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000132696dd4a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000132696dcaa0, 4;
    %assign/vec4 v00000132696dd0e0_0, 2;
    %load/vec4 v00000132696dc3c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000132696dcaa0, 4;
    %assign/vec4 v00000132696dcbe0_0, 2;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001326960c390;
T_5 ;
    %wait E_000001326964ff60;
    %delay 1, 0;
    %load/vec4 v00000132696dd220_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000132696ddea0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001326966e4a0;
T_6 ;
    %wait E_0000013269650760;
    %load/vec4 v00000132696dcdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000132696ddd60_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000132696dcc80_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v00000132696dd540_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001326966a2a0;
T_7 ;
    %wait E_00000132696508e0;
    %load/vec4 v00000132696dad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v00000132696da620_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v00000132696dab20_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000132696dac60_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000013269669260;
T_8 ;
    %wait E_000001326964ece0;
    %load/vec4 v0000013269667da0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v000001326960beb0_0;
    %load/vec4 v0000013269667da0_0;
    %sub;
    %store/vec4 v0000013269667e40_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001326960beb0_0;
    %load/vec4 v0000013269667da0_0;
    %add;
    %store/vec4 v0000013269667e40_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000013269667c10;
T_9 ;
    %wait E_000001326964f560;
    %load/vec4 v00000132696da9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v00000132696da8a0_0;
    %store/vec4 v00000132696da440_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %delay 2, 0;
    %load/vec4 v00000132696da4e0_0;
    %store/vec4 v00000132696da440_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v00000132696dae40_0;
    %store/vec4 v00000132696da440_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %delay 1, 0;
    %load/vec4 v00000132696da940_0;
    %store/vec4 v00000132696da440_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./reg_file.v";
