// Seed: 3565352018
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output supply1 id_11
);
  assign id_1 = 1;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    output wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    output wand id_11,
    output tri1 id_12,
    input wor id_13,
    input uwire id_14,
    output supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply1 id_20,
    inout tri1 id_21,
    output uwire id_22
);
  id_24(
      .id_0(id_19), .id_1(), .id_2(id_19), .id_3(1'b0), .id_4(1), .id_5(1), .id_6((id_10 == id_15))
  );
  wire id_25;
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_8,
      id_21,
      id_8,
      id_18,
      id_20,
      id_8,
      id_17,
      id_0,
      id_11,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
