//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0

.visible .entry Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0(
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_0,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_1,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_2,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_3,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_4,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_5,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_6,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_7,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_8,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_9,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_10
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd2, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_4343895448552058396_kernel0_param_10];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 6;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_17;
	bra.uni 	BB0_1;

BB0_17:
	cvta.to.global.u64 	%rd32, %rd6;
	shl.b32 	%r35, %r2, 2;
	shl.b32 	%r36, %r1, 10;
	add.s32 	%r37, %r35, %r36;
	cvta.to.global.u64 	%rd33, %rd2;
	mul.wide.s32 	%rd34, %r37, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.v4.u32 	{%r38, %r39, %r40, %r41}, [%rd35];
	mul.hi.s32 	%r46, %r1, 715827883;
	shr.u32 	%r47, %r46, 31;
	add.s32 	%r48, %r46, %r47;
	mul.lo.s32 	%r49, %r48, 6;
	sub.s32 	%r50, %r1, %r49;
	shl.b32 	%r51, %r50, 10;
	shr.s32 	%r52, %r2, 31;
	shr.u32 	%r53, %r52, 24;
	add.s32 	%r54, %r2, %r53;
	and.b32  	%r55, %r54, 1073741568;
	sub.s32 	%r56, %r2, %r55;
	shl.b32 	%r57, %r56, 2;
	add.s32 	%r58, %r57, %r51;
	mul.wide.s32 	%rd36, %r58, 4;
	add.s64 	%rd37, %rd32, %rd36;
	cvt.rn.f32.s32	%f9, %r41;
	cvt.rn.f32.s32	%f10, %r40;
	cvt.rn.f32.s32	%f11, %r39;
	cvt.rn.f32.s32	%f12, %r38;
	st.global.v4.f32 	[%rd37], {%f12, %f11, %f10, %f9};
	cvta.to.global.u64 	%rd38, %rd5;
	add.s64 	%rd39, %rd38, %rd36;
	st.global.v4.f32 	[%rd39], {%f12, %f11, %f10, %f9};
	bra.uni 	BB0_18;

BB0_1:
	setp.lt.s32	%p2, %r1, 57;
	mul.lo.s32 	%r3, %r2, 3;
	mad.lo.s32 	%r4, %r1, 597, %r3;
	add.s32 	%r5, %r4, -64476;
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.s32 	%rd14, %r5, 4;
	add.s64 	%rd1, %rd13, %rd14;
	@%p2 bra 	BB0_15;
	bra.uni 	BB0_2;

BB0_15:
	setp.gt.s32	%p11, %r2, 198;
	@%p11 bra 	BB0_18;

	ld.global.nc.u32 	%r32, [%rd1+243584];
	mad.lo.s32 	%r33, %r1, 199, %r2;
	add.s32 	%r34, %r33, -1194;
	cvta.to.global.u64 	%rd29, %rd7;
	mul.wide.s32 	%rd30, %r34, 4;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.u32 	[%rd31], %r32;
	bra.uni 	BB0_18;

BB0_2:
	setp.lt.s32	%p3, %r1, 108;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	setp.gt.s32	%p10, %r2, 198;
	@%p10 bra 	BB0_18;

	ld.global.nc.u32 	%r29, [%rd1+121792];
	mad.lo.s32 	%r30, %r1, 199, %r2;
	add.s32 	%r31, %r30, -11343;
	cvta.to.global.u64 	%rd26, %rd8;
	mul.wide.s32 	%rd27, %r31, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.u32 	[%rd28], %r29;
	bra.uni 	BB0_18;

BB0_3:
	setp.lt.s32	%p4, %r1, 159;
	@%p4 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_18;

	ld.global.nc.u32 	%r26, [%rd1];
	mad.lo.s32 	%r27, %r1, 199, %r2;
	add.s32 	%r28, %r27, -21492;
	cvta.to.global.u64 	%rd23, %rd9;
	mul.wide.s32 	%rd24, %r28, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.u32 	[%rd25], %r26;
	bra.uni 	BB0_18;

BB0_4:
	setp.lt.s32	%p5, %r1, 223;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	shl.b32 	%r8, %r1, 10;
	shl.b32 	%r9, %r2, 2;
	add.s32 	%r10, %r8, %r9;
	add.s32 	%r11, %r10, -162816;
	cvta.to.global.u64 	%rd17, %rd4;
	mul.wide.s32 	%rd18, %r11, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19];
	add.s32 	%r12, %r1, -159;
	shr.s32 	%r13, %r12, 31;
	shr.u32 	%r14, %r13, 26;
	add.s32 	%r15, %r12, %r14;
	and.b32  	%r16, %r15, 4194240;
	sub.s32 	%r17, %r12, %r16;
	shl.b32 	%r18, %r17, 10;
	shr.s32 	%r19, %r2, 31;
	shr.u32 	%r20, %r19, 24;
	add.s32 	%r21, %r2, %r20;
	and.b32  	%r22, %r21, 1073741568;
	sub.s32 	%r23, %r2, %r22;
	shl.b32 	%r24, %r23, 2;
	add.s32 	%r25, %r24, %r18;
	cvta.to.global.u64 	%rd20, %rd10;
	mul.wide.s32 	%rd21, %r25, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.v4.f32 	[%rd22], {%f1, %f2, %f3, %f4};
	bra.uni 	BB0_18;

BB0_5:
	setp.lt.s32	%p6, %r1, 224;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 0;
	@%p8 bra 	BB0_18;

	cvta.to.global.u64 	%rd16, %rd11;
	mov.u32 	%r7, 0;
	st.global.u32 	[%rd16], %r7;
	bra.uni 	BB0_18;

BB0_6:
	setp.gt.s32	%p7, %r2, 0;
	@%p7 bra 	BB0_18;

	cvta.to.global.u64 	%rd15, %rd12;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd15], %r6;

BB0_18:
	ret;
}


