{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669955055366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669955055375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 21:24:15 2022 " "Processing started: Thu Dec 01 21:24:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669955055375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955055375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955055376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669955056392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669955056392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_finalProject.v " "Can't analyze file -- file tb_finalProject.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669955064111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file io_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_interface " "Found entity 1: io_interface" {  } { { "io_interface.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/io_interface.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_io_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_io_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_io_interface " "Found entity 1: tb_io_interface" {  } { { "tb_io_interface.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_io_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064127 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/mux.v" 14 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1669955064129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file io_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_vga " "Found entity 1: io_vga" {  } { { "io_vga.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/io_vga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile " "Found entity 1: tb_regfile" {  } { { "tb_regfile.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_regfile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064137 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Can't analyze file -- file processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669955064148 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_processor.v " "Can't analyze file -- file tb_processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669955064158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955064163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955064163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669955064257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "finalProject.v" "DP" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955064278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile dataPath:DP\|regfile:Reg " "Elaborating entity \"regfile\" for hierarchy \"dataPath:DP\|regfile:Reg\"" {  } { { "datapath.v" "Reg" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955064288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory dataPath:DP\|Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"dataPath:DP\|Memory:Mem\"" {  } { { "datapath.v" "Mem" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955064314 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 65535 memory.v(24) " "Verilog HDL warning at memory.v(24): number of words (1) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669955064549 "|finalProject|dataPath:DP|Memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dataPath:DP\|alu:Alu " "Elaborating entity \"alu\" for hierarchy \"dataPath:DP\|alu:Alu\"" {  } { { "datapath.v" "Alu" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955150747 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(64) " "Verilog HDL Case Statement warning at alu.v(64): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669955150747 "|finalProject|dataPath:DP|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669955150748 "|finalProject|dataPath:DP|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg alu.v(45) " "Inferred latch for \"neg\" at alu.v(45)" {  } { { "alu.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955150748 "|finalProject|dataPath:DP|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux dataPath:DP\|mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"dataPath:DP\|mux:mux1\"" {  } { { "datapath.v" "mux1" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955150756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/pc.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955150786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669955150786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc dataPath:DP\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"dataPath:DP\|pc:pc1\"" {  } { { "datapath.v" "pc1" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955150787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fsm.v(16) " "Verilog HDL Declaration information at fsm.v(16): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "fsm.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/fsm.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955150816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/fsm.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955150816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669955150816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM dataPath:DP\|FSM:myfsm " "Elaborating entity \"FSM\" for hierarchy \"dataPath:DP\|FSM:myfsm\"" {  } { { "datapath.v" "myfsm" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955150817 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dataPath:DP\|regfile:Reg\|RAM_rtl_0 " "Inferred dual-clock RAM node \"dataPath:DP\|regfile:Reg\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669955151341 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dataPath:DP\|regfile:Reg\|RAM_rtl_1 " "Inferred dual-clock RAM node \"dataPath:DP\|regfile:Reg\|RAM_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669955151341 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataPath:DP\|Memory:Mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataPath:DP\|Memory:Mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/finalProject.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataPath:DP\|regfile:Reg\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataPath:DP\|regfile:Reg\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataPath:DP\|regfile:Reg\|RAM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"dataPath:DP\|regfile:Reg\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955151388 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669955151388 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669955151388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955151678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalProject.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955151678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955151678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7te1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7te1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7te1 " "Found entity 1: altsyncram_7te1" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955151757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955151757 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152145 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152154 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152196 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152199 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152240 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152243 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152284 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152286 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152328 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152331 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152373 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152376 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152418 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152421 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152464 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955152467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955152577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955152577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955152638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955152638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955152701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955152701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955152758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955152758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955152758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6i1 " "Found entity 1: altsyncram_s6i1" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955152815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955152815 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_1\|altsyncram_s6i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataPath:DP\|regfile:Reg\|altsyncram:RAM_rtl_0\|altsyncram_s6i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s6i1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 32 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a16 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a17 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a18 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a19 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a20 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a21 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a22 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a23 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a24 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a25 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 620 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a26 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a27 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a28 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a29 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a30 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a31 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a32 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a33 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 804 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a34 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 827 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a35 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a36 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a37 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a38 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a39 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a40 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a41 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a42 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a43 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a44 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1057 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a45 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1080 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a46 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a47 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a48 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a49 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a50 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a51 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a52 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a53 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a54 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a55 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1310 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a56 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a57 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1356 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a58 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1379 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a59 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a60 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a61 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a62 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1471 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a63 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a64 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a65 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1540 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a66 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1563 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a67 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1586 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a68 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a69 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1632 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a70 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a71 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1678 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a72 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a73 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1724 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a74 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a75 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1770 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a76 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1793 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a77 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a78 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a79 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1862 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a80 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1885 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a81 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1908 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a82 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a83 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1954 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a84 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 1977 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a85 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a86 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a87 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2046 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a88 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a89 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a90 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a91 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a92 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a93 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a94 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a95 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2230 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a96 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2253 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a97 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2276 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a98 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2299 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a99 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2322 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a100 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2345 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a101 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2368 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a102 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2391 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a103 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a104 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2437 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a105 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2460 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a106 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a107 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2506 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a108 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a109 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2552 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a110 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a111 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a112 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a113 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2644 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a114 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2667 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a115 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a116 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2713 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a117 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a118 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a119 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2782 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a120 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a121 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2828 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a122 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2851 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a123 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a124 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a125 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a126 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a127 " "Synthesized away node \"dataPath:DP\|Memory:Mem\|altsyncram:ram_rtl_0\|altsyncram_7te1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_7te1.tdf" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf" 2966 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v" 36 0 0 } } { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955152928 "|finalProject|dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669955152928 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669955152928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[0\] GND " "Pin \"r0\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[1\] GND " "Pin \"r0\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[2\] GND " "Pin \"r0\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[3\] GND " "Pin \"r0\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[4\] GND " "Pin \"r0\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[5\] GND " "Pin \"r0\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[6\] GND " "Pin \"r0\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[7\] GND " "Pin \"r0\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[8\] GND " "Pin \"r0\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[9\] GND " "Pin \"r0\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[10\] GND " "Pin \"r0\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[11\] GND " "Pin \"r0\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[12\] GND " "Pin \"r0\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[13\] GND " "Pin \"r0\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[14\] GND " "Pin \"r0\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r0\[15\] GND " "Pin \"r0\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[0\] GND " "Pin \"r1\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[1\] GND " "Pin \"r1\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[2\] GND " "Pin \"r1\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[3\] GND " "Pin \"r1\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[4\] GND " "Pin \"r1\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[5\] GND " "Pin \"r1\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[6\] GND " "Pin \"r1\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[7\] GND " "Pin \"r1\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[8\] GND " "Pin \"r1\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[9\] GND " "Pin \"r1\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[10\] GND " "Pin \"r1\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[11\] GND " "Pin \"r1\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[12\] GND " "Pin \"r1\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[13\] GND " "Pin \"r1\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[14\] GND " "Pin \"r1\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[15\] GND " "Pin \"r1\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[0\] GND " "Pin \"r2\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[1\] GND " "Pin \"r2\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[2\] GND " "Pin \"r2\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[3\] GND " "Pin \"r2\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[4\] GND " "Pin \"r2\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[5\] GND " "Pin \"r2\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[6\] GND " "Pin \"r2\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[7\] GND " "Pin \"r2\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[8\] GND " "Pin \"r2\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[9\] GND " "Pin \"r2\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[10\] GND " "Pin \"r2\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[11\] GND " "Pin \"r2\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[12\] GND " "Pin \"r2\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[13\] GND " "Pin \"r2\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[14\] GND " "Pin \"r2\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[15\] GND " "Pin \"r2\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[0\] GND " "Pin \"r3\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[1\] GND " "Pin \"r3\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[2\] GND " "Pin \"r3\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[3\] GND " "Pin \"r3\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[4\] GND " "Pin \"r3\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[5\] GND " "Pin \"r3\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[6\] GND " "Pin \"r3\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[7\] GND " "Pin \"r3\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[8\] GND " "Pin \"r3\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[9\] GND " "Pin \"r3\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[10\] GND " "Pin \"r3\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[11\] GND " "Pin \"r3\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[12\] GND " "Pin \"r3\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[13\] GND " "Pin \"r3\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[14\] GND " "Pin \"r3\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[15\] GND " "Pin \"r3\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[0\] GND " "Pin \"r4\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[1\] GND " "Pin \"r4\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[2\] GND " "Pin \"r4\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[3\] GND " "Pin \"r4\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[4\] GND " "Pin \"r4\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[5\] GND " "Pin \"r4\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[6\] GND " "Pin \"r4\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[7\] GND " "Pin \"r4\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[8\] GND " "Pin \"r4\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[9\] GND " "Pin \"r4\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[10\] GND " "Pin \"r4\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[11\] GND " "Pin \"r4\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[12\] GND " "Pin \"r4\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[13\] GND " "Pin \"r4\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[14\] GND " "Pin \"r4\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[15\] GND " "Pin \"r4\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[0\] GND " "Pin \"r5\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[1\] GND " "Pin \"r5\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[2\] GND " "Pin \"r5\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[3\] GND " "Pin \"r5\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[4\] GND " "Pin \"r5\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[5\] GND " "Pin \"r5\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[6\] GND " "Pin \"r5\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[7\] GND " "Pin \"r5\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[8\] GND " "Pin \"r5\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[9\] GND " "Pin \"r5\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[10\] GND " "Pin \"r5\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[11\] GND " "Pin \"r5\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[12\] GND " "Pin \"r5\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[13\] GND " "Pin \"r5\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[14\] GND " "Pin \"r5\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[15\] GND " "Pin \"r5\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[0\] GND " "Pin \"r6\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[1\] GND " "Pin \"r6\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[2\] GND " "Pin \"r6\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[3\] GND " "Pin \"r6\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[4\] GND " "Pin \"r6\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[5\] GND " "Pin \"r6\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[6\] GND " "Pin \"r6\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[7\] GND " "Pin \"r6\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[8\] GND " "Pin \"r6\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[9\] GND " "Pin \"r6\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[10\] GND " "Pin \"r6\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[11\] GND " "Pin \"r6\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[12\] GND " "Pin \"r6\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[13\] GND " "Pin \"r6\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[14\] GND " "Pin \"r6\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[15\] GND " "Pin \"r6\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[0\] GND " "Pin \"r7\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[1\] GND " "Pin \"r7\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[2\] GND " "Pin \"r7\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[3\] GND " "Pin \"r7\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[4\] GND " "Pin \"r7\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[5\] GND " "Pin \"r7\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[6\] GND " "Pin \"r7\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[7\] GND " "Pin \"r7\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[8\] GND " "Pin \"r7\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[9\] GND " "Pin \"r7\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[10\] GND " "Pin \"r7\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[11\] GND " "Pin \"r7\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[12\] GND " "Pin \"r7\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[13\] GND " "Pin \"r7\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[14\] GND " "Pin \"r7\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[15\] GND " "Pin \"r7\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[0\] GND " "Pin \"r8\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[1\] GND " "Pin \"r8\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[2\] GND " "Pin \"r8\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[3\] GND " "Pin \"r8\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[4\] GND " "Pin \"r8\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[5\] GND " "Pin \"r8\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[6\] GND " "Pin \"r8\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[7\] GND " "Pin \"r8\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[8\] GND " "Pin \"r8\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[9\] GND " "Pin \"r8\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[10\] GND " "Pin \"r8\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[11\] GND " "Pin \"r8\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[12\] GND " "Pin \"r8\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[13\] GND " "Pin \"r8\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[14\] GND " "Pin \"r8\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[15\] GND " "Pin \"r8\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r8[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[0\] GND " "Pin \"r9\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[1\] GND " "Pin \"r9\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[2\] GND " "Pin \"r9\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[3\] GND " "Pin \"r9\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[4\] GND " "Pin \"r9\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[5\] GND " "Pin \"r9\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[6\] GND " "Pin \"r9\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[7\] GND " "Pin \"r9\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[8\] GND " "Pin \"r9\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[9\] GND " "Pin \"r9\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[10\] GND " "Pin \"r9\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[11\] GND " "Pin \"r9\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[12\] GND " "Pin \"r9\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[13\] GND " "Pin \"r9\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[14\] GND " "Pin \"r9\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r9\[15\] GND " "Pin \"r9\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r9[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[0\] GND " "Pin \"r10\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[1\] GND " "Pin \"r10\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[2\] GND " "Pin \"r10\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[3\] GND " "Pin \"r10\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[4\] GND " "Pin \"r10\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[5\] GND " "Pin \"r10\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[6\] GND " "Pin \"r10\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[7\] GND " "Pin \"r10\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[8\] GND " "Pin \"r10\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[9\] GND " "Pin \"r10\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[10\] GND " "Pin \"r10\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[11\] GND " "Pin \"r10\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[12\] GND " "Pin \"r10\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[13\] GND " "Pin \"r10\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[14\] GND " "Pin \"r10\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r10\[15\] GND " "Pin \"r10\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r10[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[0\] GND " "Pin \"r11\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[1\] GND " "Pin \"r11\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[2\] GND " "Pin \"r11\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[3\] GND " "Pin \"r11\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[4\] GND " "Pin \"r11\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[5\] GND " "Pin \"r11\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[6\] GND " "Pin \"r11\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[7\] GND " "Pin \"r11\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[8\] GND " "Pin \"r11\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[9\] GND " "Pin \"r11\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[10\] GND " "Pin \"r11\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[11\] GND " "Pin \"r11\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[12\] GND " "Pin \"r11\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[13\] GND " "Pin \"r11\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[14\] GND " "Pin \"r11\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r11\[15\] GND " "Pin \"r11\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r11[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[0\] GND " "Pin \"r12\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[1\] GND " "Pin \"r12\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[2\] GND " "Pin \"r12\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[3\] GND " "Pin \"r12\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[4\] GND " "Pin \"r12\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[5\] GND " "Pin \"r12\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[6\] GND " "Pin \"r12\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[7\] GND " "Pin \"r12\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[8\] GND " "Pin \"r12\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[9\] GND " "Pin \"r12\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[10\] GND " "Pin \"r12\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[11\] GND " "Pin \"r12\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[12\] GND " "Pin \"r12\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[13\] GND " "Pin \"r12\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[14\] GND " "Pin \"r12\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r12\[15\] GND " "Pin \"r12\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r12[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[0\] GND " "Pin \"r13\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[1\] GND " "Pin \"r13\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[2\] GND " "Pin \"r13\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[3\] GND " "Pin \"r13\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[4\] GND " "Pin \"r13\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[5\] GND " "Pin \"r13\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[6\] GND " "Pin \"r13\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[7\] GND " "Pin \"r13\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[8\] GND " "Pin \"r13\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[9\] GND " "Pin \"r13\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[10\] GND " "Pin \"r13\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[11\] GND " "Pin \"r13\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[12\] GND " "Pin \"r13\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[13\] GND " "Pin \"r13\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[14\] GND " "Pin \"r13\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r13\[15\] GND " "Pin \"r13\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r13[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[0\] GND " "Pin \"r14\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[1\] GND " "Pin \"r14\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[2\] GND " "Pin \"r14\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[3\] GND " "Pin \"r14\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[4\] GND " "Pin \"r14\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[5\] GND " "Pin \"r14\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[6\] GND " "Pin \"r14\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[7\] GND " "Pin \"r14\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[8\] GND " "Pin \"r14\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[9\] GND " "Pin \"r14\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[10\] GND " "Pin \"r14\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[11\] GND " "Pin \"r14\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[12\] GND " "Pin \"r14\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[13\] GND " "Pin \"r14\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[14\] GND " "Pin \"r14\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r14\[15\] GND " "Pin \"r14\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r14[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[0\] GND " "Pin \"r15\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[1\] GND " "Pin \"r15\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[2\] GND " "Pin \"r15\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[3\] GND " "Pin \"r15\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[4\] GND " "Pin \"r15\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[5\] GND " "Pin \"r15\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[6\] GND " "Pin \"r15\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[7\] GND " "Pin \"r15\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[8\] GND " "Pin \"r15\[8\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[9\] GND " "Pin \"r15\[9\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[10\] GND " "Pin \"r15\[10\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[11\] GND " "Pin \"r15\[11\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[12\] GND " "Pin \"r15\[12\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[13\] GND " "Pin \"r15\[13\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[14\] GND " "Pin \"r15\[14\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r15\[15\] GND " "Pin \"r15\[15\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955153029 "|finalProject|r15[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669955153029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669955153052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/output_files/finalProject.map.smsg " "Generated suppressed messages file A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/output_files/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955153134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669955153316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955153316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955153437 "|finalProject|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "finalProject.v" "" { Text "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955153437 "|finalProject|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669955153437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669955153437 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669955153437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669955153437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 450 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 450 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669955153472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 21:25:53 2022 " "Processing ended: Thu Dec 01 21:25:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669955153472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669955153472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669955153472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955153472 ""}
