V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=D:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-sfp-microbit\
A -mlittle-endian
A -mthumb
A -mfloat-abi=soft
A -mcpu=cortex-m0
A -g
P DB ZX

RN
RV NO_IMPLICIT_CONDITIONALS
RV NO_IMPLEMENTATION_ATTRIBUTES
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_IMPLEMENTATION_RESTRICTIONS
RV NO_IMPLICIT_LOOPS
RR NO_ELABORATION_CODE
RV SPARK_05

U nrf51_svd.gpio%s	nrf51_svd-gpio.ads	725fbaa7 NE OO PR PK IU
W hal%s			hal.ads			hal.ali
W nrf51_svd%s		nrf51_svd.ads		nrf51_svd.ali
W system%s		system.ads		system.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

D hal.ads		20181101163446 2b42c80e hal%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D nrf51_svd.ads		20181101163446 65dd34be nrf51_svd%s
D nrf51_svd-gpio.ads	20181101163446 28503cd6 nrf51_svd.gpio%s
D system.ads		20180524194940 14907ac1 system%s
D s-unstyp.ads		20180524194940 34867c83 system.unsigned_types%s
X 1 hal.ads
34K9*HAL 166e8 4|36w6 69r19 118r19 167r19 204r19 241r19 290r19 339r19 446r24
. 450r24 454r24
43M9*UInt4 4|446r28
45M9*UInt5 4|450r28
62M9*UInt14 4|454r28
97M9*UInt32<2|74M9> 4|69r23 118r23 167r23 204r23 241r23 290r23 339r23
X 2 interfac.ads
74M9*Unsigned_32
X 3 nrf51_svd.ads
40K9*NRF51_SVD 43e14 4|39r9 440r45 442r47 444r46 448r47 452r47 514r5
X 4 nrf51_svd-gpio.ads
39K19*GPIO 3|40k9 4|440r55 442r57 444r56 448r57 452r57 514l15 514e19
47E9*OUT_PIN0_Field 53e6 54r8 59r51
50n7*Low{47E9} 55r7
52n7*High{47E9} 56r7
59A9*OUT_PIN_Field_Array(47E9)<integer> 72r19
63R9*OUT_Register 64d7 75e6 78r8 481r25
64b7*As_Array{boolean} 66r12
69m13*Val{1|97M9} 79r7
72a13*Arr{59A9} 80r7
84E9*OUTSET_PIN0_Field 90e6 91r8
87n7*Low{84E9} 92r7
89n7*High{84E9} 93r7
96E9*OUTSET_PIN0_Field_1 102e6 103r8 108r54
99n7*Outset_Pin0_Field_Reset{96E9} 104r7
101n7*Set{96E9} 105r7
108A9*OUTSET_PIN_Field_Array(96E9)<integer> 121r19
112R9*OUTSET_Register 113d7 124e6 127r8 483r25
113b7*As_Array{boolean} 115r12
118m13*Val{1|97M9} 128r7
121a13*Arr{108A9} 129r7
133E9*OUTCLR_PIN0_Field 139e6 140r8
136n7*Low{133E9} 141r7
138n7*High{133E9} 142r7
145E9*OUTCLR_PIN0_Field_1 151e6 152r8 157r54
148n7*Outclr_Pin0_Field_Reset{145E9} 153r7
150n7*Clear{145E9} 154r7
157A9*OUTCLR_PIN_Field_Array(145E9)<integer> 170r19
161R9*OUTCLR_Register 162d7 173e6 176r8 485r25
162b7*As_Array{boolean} 164r12
167m13*Val{1|97M9} 177r7
170a13*Arr{157A9} 178r7
182E9*IN_PIN0_Field 188e6 189r8 194r50
185n7*Low{182E9} 190r7
187n7*High{182E9} 191r7
194A9*IN_PIN_Field_Array(182E9)<integer> 207r19
198R9*IN_Register 199d7 210e6 213r8 487r25
199b7*As_Array{boolean} 201r12
204m13*Val{1|97M9} 214r7
207a13*Arr{194A9} 215r7
219E9*DIR_PIN0_Field 225e6 226r8 231r51
222n7*Input{219E9} 227r7
224n7*Output{219E9} 228r7
231A9*DIR_PIN_Field_Array(219E9)<integer> 244r19
235R9*DIR_Register 236d7 247e6 250r8 489r25
236b7*As_Array{boolean} 238r12
241m13*Val{1|97M9} 251r7
244a13*Arr{231A9} 252r7
256E9*DIRSET_PIN0_Field 262e6 263r8
259n7*Input{256E9} 264r7
261n7*Output{256E9} 265r7
268E9*DIRSET_PIN0_Field_1 274e6 275r8 280r54
271n7*Dirset_Pin0_Field_Reset{268E9} 276r7
273n7*Set{268E9} 277r7
280A9*DIRSET_PIN_Field_Array(268E9)<integer> 293r19
284R9*DIRSET_Register 285d7 296e6 299r8 491r25
285b7*As_Array{boolean} 287r12
290m13*Val{1|97M9} 300r7
293a13*Arr{280A9} 301r7
305E9*DIRCLR_PIN0_Field 311e6 312r8
308n7*Input{305E9} 313r7
310n7*Output{305E9} 314r7
317E9*DIRCLR_PIN0_Field_1 323e6 324r8 329r54
320n7*Dirclr_Pin0_Field_Reset{317E9} 325r7
322n7*Clear{317E9} 326r7
329A9*DIRCLR_PIN_Field_Array(317E9)<integer> 342r19
333R9*DIRCLR_Register 334d7 345e6 348r8 493r25
334b7*As_Array{boolean} 336r12
339m13*Val{1|97M9} 349r7
342a13*Arr{329A9} 350r7
354E9*PIN_CNF_DIR_Field 360e6 361r8 440r24
357n7*Input{354E9} 362r7 440r60
359n7*Output{354E9} 363r7
366E9*PIN_CNF_INPUT_Field 372e6 373r8 442r24
369n7*Connect{366E9} 374r7
371n7*Disconnect{366E9} 375r7 442r62
378E9*PIN_CNF_PULL_Field 386e6 387r8 444r24
381n7*Disabled{378E9} 388r7 444r61
383n7*Pulldown{378E9} 389r7
385n7*Pullup{378E9} 390r7
393E9*PIN_CNF_DRIVE_Field 411e6 412r8 448r24
396n7*S0S1{393E9} 413r7 448r62
398n7*H0S1{393E9} 414r7
400n7*S0H1{393E9} 415r7
402n7*H0H1{393E9} 416r7
404n7*D0S1{393E9} 417r7
406n7*D0H1{393E9} 418r7
408n7*S0D1{393E9} 419r7
410n7*H0D1{393E9} 420r7
423E9*PIN_CNF_SENSE_Field 431e6 432r8 452r24
426n7*Disabled{423E9} 433r7 452r62
428n7*High{423E9} 434r7
430n7*Low{423E9} 435r7
438R9*PIN_CNF_Register 456e6 459r8 471r49
440e7*DIR{354E9} 460r7
442e7*INPUT{366E9} 461r7
444e7*PULL{378E9} 462r7
446m7*Reserved_4_7{1|43M9} 463r7
448e7*DRIVE{393E9} 464r7
450m7*Reserved_11_15{1|45M9} 465r7
452e7*SENSE{423E9} 466r7
454m7*Reserved_18_31{1|62M9} 467r7
471A9*PIN_CNF_Registers(438R9)<integer> 495r25
479R9*GPIO_Peripheral 497e6 499r8 511r26
481r7*OUT_k{63R9} 500r7
483r7*OUTSET{112R9} 501r7
485r7*OUTCLR{161R9} 502r7
487r7*IN_k{198R9} 503r7
489r7*DIR{235R9} 504r7
491r7*DIRSET{284R9} 505r7
493r7*DIRCLR{333R9} 506r7
495a7*PIN_CNF{471A9} 507r7
511r4*GPIO_Periph{479R9}
X 5 system.ads
55K9*System 4|37w6 76r24 125r24 174r24 211r24 248r24 297r24 346r24 457r24
. 512r30 5|175e11
85M9*Address 4|512r30
109n41*Low_Order_First{109E9} 4|76r31 125r31 174r31 211r31 248r31 297r31
. 346r31 457r31

