
set TopModule "Lenet_HLS"
set ClockPeriod 10
set ClockList ap_clk
set HasVivadoClockPeriod 0
set CombLogicFlag 0
set PipelineFlag 0
set DataflowTaskPipelineFlag 1
set TrivialPipelineFlag 0
set noPortSwitchingFlag 0
set FloatingPointFlag 1
set FftOrFirFlag 0
set NbRWValue 0
set intNbAccess 0
set NewDSPMapping 1
set HasDSPModule 1
set ResetLevelFlag 0
set ResetStyle control
set ResetSyncFlag 1
set ResetRegisterFlag 0
set ResetVariableFlag 0
set FsmEncStyle onehot
set MaxFanout 0
set RtlPrefix {}
set ExtraCCFlags {}
set ExtraCLdFlags {}
set SynCheckOptions {}
set PresynOptions {}
set PreprocOptions {}
set SchedOptions {}
set BindOptions {}
set RtlGenOptions {}
set RtlWriterOptions {}
set CbcGenFlag {}
set CasGenFlag {}
set CasMonitorFlag {}
set AutoSimOptions {}
set ExportMCPathFlag 0
set SCTraceFileName mytrace
set SCTraceFileFormat vcd
set SCTraceOption all
set TargetInfo xc7z020:-clg484:-1
set SourceFiles {sc {} c ../../src/lenet.cpp}
set SourceFlags {sc {} c {{}}}
set DirectiveFile D:/ADAM_GALLAS/materials/01_Vivado_HLS/Lenet_HLS_Final/Lenet_HLS_Final/conv_optimization/conv_optimization.directive
set TBFiles {verilog {../../test_image/test_image_bin_00.bin ../../test_image/test_image_bin_01.bin ../../test_image/test_image_bin_02.bin ../../test_image/test_image_bin_03.bin ../../test_image/test_image_bin_04.bin ../../test_image/test_image_bin_05.bin ../../test_image/test_image_bin_06.bin ../../test_image/test_image_bin_07.bin ../../test_image/test_image_bin_08.bin ../../test_image/test_image_bin_09.bin ../../test_image/test_image_bin_10.bin ../../test_image/test_image_bin_11.bin ../../test_image/test_image_bin_12.bin ../../test_image/test_image_bin_13.bin ../../test_image/test_image_bin_14.bin ../../test_image/test_image_bin_15.bin ../../test_image/test_image_bin_16.bin ../../test_image/test_image_bin_17.bin ../../test_image/test_image_bin_18.bin ../../test_image/test_image_bin_19.bin ../../test_image/test_image_bin_20.bin ../../test_image/test_image_bin_21.bin ../../test_image/test_image_bin_22.bin ../../test_image/test_image_bin_23.bin ../../test_image/test_image_bin_24.bin ../../test_image/test_image_bin_25.bin ../../test_image/test_image_bin_26.bin ../../test_image/test_image_bin_27.bin ../../test_image/test_image_bin_28.bin ../../test_image/test_image_bin_29.bin ../../test_image/test_image_bin_30.bin ../../test_image/test_image_bin_31.bin ../../test_image/test_image_bin_32.bin ../../test_image/test_image_bin_33.bin ../../test_image/test_image_bin_34.bin ../../test_image/test_image_bin_35.bin ../../test_image/test_image_bin_36.bin ../../test_image/test_image_bin_37.bin ../../test_image/test_image_bin_38.bin ../../test_image/test_image_bin_39.bin ../../test_image/test_image_bin_40.bin ../../test_image/test_image_bin_41.bin ../../test_image/test_image_bin_42.bin ../../test_image/test_image_bin_43.bin ../../test_image/test_image_bin_44.bin ../../test_image/test_image_bin_45.bin ../../test_image/test_image_bin_46.bin ../../test_image/test_image_bin_47.bin ../../test_image/test_image_bin_48.bin ../../test_image/test_image_bin_49.bin ../../test_image/test_image_bin_50.bin ../../test_image/test_image_bin_51.bin ../../test_image/test_image_bin_52.bin ../../test_image/test_image_bin_53.bin ../../test_image/test_image_bin_54.bin ../../test_image/test_image_bin_55.bin ../../test_image/test_image_bin_56.bin ../../test_image/test_image_bin_57.bin ../../test_image/test_image_bin_58.bin ../../test_image/test_image_bin_59.bin ../../test_image/test_image_bin_60.bin ../../test_image/test_image_bin_61.bin ../../test_image/test_image_bin_62.bin ../../test_image/test_image_bin_63.bin ../../test_image/test_image_bin_64.bin ../../testbench/test_tb.cpp} bc {../../test_image/test_image_bin_00.bin ../../test_image/test_image_bin_01.bin ../../test_image/test_image_bin_02.bin ../../test_image/test_image_bin_03.bin ../../test_image/test_image_bin_04.bin ../../test_image/test_image_bin_05.bin ../../test_image/test_image_bin_06.bin ../../test_image/test_image_bin_07.bin ../../test_image/test_image_bin_08.bin ../../test_image/test_image_bin_09.bin ../../test_image/test_image_bin_10.bin ../../test_image/test_image_bin_11.bin ../../test_image/test_image_bin_12.bin ../../test_image/test_image_bin_13.bin ../../test_image/test_image_bin_14.bin ../../test_image/test_image_bin_15.bin ../../test_image/test_image_bin_16.bin ../../test_image/test_image_bin_17.bin ../../test_image/test_image_bin_18.bin ../../test_image/test_image_bin_19.bin ../../test_image/test_image_bin_20.bin ../../test_image/test_image_bin_21.bin ../../test_image/test_image_bin_22.bin ../../test_image/test_image_bin_23.bin ../../test_image/test_image_bin_24.bin ../../test_image/test_image_bin_25.bin ../../test_image/test_image_bin_26.bin ../../test_image/test_image_bin_27.bin ../../test_image/test_image_bin_28.bin ../../test_image/test_image_bin_29.bin ../../test_image/test_image_bin_30.bin ../../test_image/test_image_bin_31.bin ../../test_image/test_image_bin_32.bin ../../test_image/test_image_bin_33.bin ../../test_image/test_image_bin_34.bin ../../test_image/test_image_bin_35.bin ../../test_image/test_image_bin_36.bin ../../test_image/test_image_bin_37.bin ../../test_image/test_image_bin_38.bin ../../test_image/test_image_bin_39.bin ../../test_image/test_image_bin_40.bin ../../test_image/test_image_bin_41.bin ../../test_image/test_image_bin_42.bin ../../test_image/test_image_bin_43.bin ../../test_image/test_image_bin_44.bin ../../test_image/test_image_bin_45.bin ../../test_image/test_image_bin_46.bin ../../test_image/test_image_bin_47.bin ../../test_image/test_image_bin_48.bin ../../test_image/test_image_bin_49.bin ../../test_image/test_image_bin_50.bin ../../test_image/test_image_bin_51.bin ../../test_image/test_image_bin_52.bin ../../test_image/test_image_bin_53.bin ../../test_image/test_image_bin_54.bin ../../test_image/test_image_bin_55.bin ../../test_image/test_image_bin_56.bin ../../test_image/test_image_bin_57.bin ../../test_image/test_image_bin_58.bin ../../test_image/test_image_bin_59.bin ../../test_image/test_image_bin_60.bin ../../test_image/test_image_bin_61.bin ../../test_image/test_image_bin_62.bin ../../test_image/test_image_bin_63.bin ../../test_image/test_image_bin_64.bin ../../testbench/test_tb.cpp} sc {../../test_image/test_image_bin_00.bin ../../test_image/test_image_bin_01.bin ../../test_image/test_image_bin_02.bin ../../test_image/test_image_bin_03.bin ../../test_image/test_image_bin_04.bin ../../test_image/test_image_bin_05.bin ../../test_image/test_image_bin_06.bin ../../test_image/test_image_bin_07.bin ../../test_image/test_image_bin_08.bin ../../test_image/test_image_bin_09.bin ../../test_image/test_image_bin_10.bin ../../test_image/test_image_bin_11.bin ../../test_image/test_image_bin_12.bin ../../test_image/test_image_bin_13.bin ../../test_image/test_image_bin_14.bin ../../test_image/test_image_bin_15.bin ../../test_image/test_image_bin_16.bin ../../test_image/test_image_bin_17.bin ../../test_image/test_image_bin_18.bin ../../test_image/test_image_bin_19.bin ../../test_image/test_image_bin_20.bin ../../test_image/test_image_bin_21.bin ../../test_image/test_image_bin_22.bin ../../test_image/test_image_bin_23.bin ../../test_image/test_image_bin_24.bin ../../test_image/test_image_bin_25.bin ../../test_image/test_image_bin_26.bin ../../test_image/test_image_bin_27.bin ../../test_image/test_image_bin_28.bin ../../test_image/test_image_bin_29.bin ../../test_image/test_image_bin_30.bin ../../test_image/test_image_bin_31.bin ../../test_image/test_image_bin_32.bin ../../test_image/test_image_bin_33.bin ../../test_image/test_image_bin_34.bin ../../test_image/test_image_bin_35.bin ../../test_image/test_image_bin_36.bin ../../test_image/test_image_bin_37.bin ../../test_image/test_image_bin_38.bin ../../test_image/test_image_bin_39.bin ../../test_image/test_image_bin_40.bin ../../test_image/test_image_bin_41.bin ../../test_image/test_image_bin_42.bin ../../test_image/test_image_bin_43.bin ../../test_image/test_image_bin_44.bin ../../test_image/test_image_bin_45.bin ../../test_image/test_image_bin_46.bin ../../test_image/test_image_bin_47.bin ../../test_image/test_image_bin_48.bin ../../test_image/test_image_bin_49.bin ../../test_image/test_image_bin_50.bin ../../test_image/test_image_bin_51.bin ../../test_image/test_image_bin_52.bin ../../test_image/test_image_bin_53.bin ../../test_image/test_image_bin_54.bin ../../test_image/test_image_bin_55.bin ../../test_image/test_image_bin_56.bin ../../test_image/test_image_bin_57.bin ../../test_image/test_image_bin_58.bin ../../test_image/test_image_bin_59.bin ../../test_image/test_image_bin_60.bin ../../test_image/test_image_bin_61.bin ../../test_image/test_image_bin_62.bin ../../test_image/test_image_bin_63.bin ../../test_image/test_image_bin_64.bin ../../testbench/test_tb.cpp} vhdl {../../test_image/test_image_bin_00.bin ../../test_image/test_image_bin_01.bin ../../test_image/test_image_bin_02.bin ../../test_image/test_image_bin_03.bin ../../test_image/test_image_bin_04.bin ../../test_image/test_image_bin_05.bin ../../test_image/test_image_bin_06.bin ../../test_image/test_image_bin_07.bin ../../test_image/test_image_bin_08.bin ../../test_image/test_image_bin_09.bin ../../test_image/test_image_bin_10.bin ../../test_image/test_image_bin_11.bin ../../test_image/test_image_bin_12.bin ../../test_image/test_image_bin_13.bin ../../test_image/test_image_bin_14.bin ../../test_image/test_image_bin_15.bin ../../test_image/test_image_bin_16.bin ../../test_image/test_image_bin_17.bin ../../test_image/test_image_bin_18.bin ../../test_image/test_image_bin_19.bin ../../test_image/test_image_bin_20.bin ../../test_image/test_image_bin_21.bin ../../test_image/test_image_bin_22.bin ../../test_image/test_image_bin_23.bin ../../test_image/test_image_bin_24.bin ../../test_image/test_image_bin_25.bin ../../test_image/test_image_bin_26.bin ../../test_image/test_image_bin_27.bin ../../test_image/test_image_bin_28.bin ../../test_image/test_image_bin_29.bin ../../test_image/test_image_bin_30.bin ../../test_image/test_image_bin_31.bin ../../test_image/test_image_bin_32.bin ../../test_image/test_image_bin_33.bin ../../test_image/test_image_bin_34.bin ../../test_image/test_image_bin_35.bin ../../test_image/test_image_bin_36.bin ../../test_image/test_image_bin_37.bin ../../test_image/test_image_bin_38.bin ../../test_image/test_image_bin_39.bin ../../test_image/test_image_bin_40.bin ../../test_image/test_image_bin_41.bin ../../test_image/test_image_bin_42.bin ../../test_image/test_image_bin_43.bin ../../test_image/test_image_bin_44.bin ../../test_image/test_image_bin_45.bin ../../test_image/test_image_bin_46.bin ../../test_image/test_image_bin_47.bin ../../test_image/test_image_bin_48.bin ../../test_image/test_image_bin_49.bin ../../test_image/test_image_bin_50.bin ../../test_image/test_image_bin_51.bin ../../test_image/test_image_bin_52.bin ../../test_image/test_image_bin_53.bin ../../test_image/test_image_bin_54.bin ../../test_image/test_image_bin_55.bin ../../test_image/test_image_bin_56.bin ../../test_image/test_image_bin_57.bin ../../test_image/test_image_bin_58.bin ../../test_image/test_image_bin_59.bin ../../test_image/test_image_bin_60.bin ../../test_image/test_image_bin_61.bin ../../test_image/test_image_bin_62.bin ../../test_image/test_image_bin_63.bin ../../test_image/test_image_bin_64.bin ../../testbench/test_tb.cpp} c {} cas {../../test_image/test_image_bin_00.bin ../../test_image/test_image_bin_01.bin ../../test_image/test_image_bin_02.bin ../../test_image/test_image_bin_03.bin ../../test_image/test_image_bin_04.bin ../../test_image/test_image_bin_05.bin ../../test_image/test_image_bin_06.bin ../../test_image/test_image_bin_07.bin ../../test_image/test_image_bin_08.bin ../../test_image/test_image_bin_09.bin ../../test_image/test_image_bin_10.bin ../../test_image/test_image_bin_11.bin ../../test_image/test_image_bin_12.bin ../../test_image/test_image_bin_13.bin ../../test_image/test_image_bin_14.bin ../../test_image/test_image_bin_15.bin ../../test_image/test_image_bin_16.bin ../../test_image/test_image_bin_17.bin ../../test_image/test_image_bin_18.bin ../../test_image/test_image_bin_19.bin ../../test_image/test_image_bin_20.bin ../../test_image/test_image_bin_21.bin ../../test_image/test_image_bin_22.bin ../../test_image/test_image_bin_23.bin ../../test_image/test_image_bin_24.bin ../../test_image/test_image_bin_25.bin ../../test_image/test_image_bin_26.bin ../../test_image/test_image_bin_27.bin ../../test_image/test_image_bin_28.bin ../../test_image/test_image_bin_29.bin ../../test_image/test_image_bin_30.bin ../../test_image/test_image_bin_31.bin ../../test_image/test_image_bin_32.bin ../../test_image/test_image_bin_33.bin ../../test_image/test_image_bin_34.bin ../../test_image/test_image_bin_35.bin ../../test_image/test_image_bin_36.bin ../../test_image/test_image_bin_37.bin ../../test_image/test_image_bin_38.bin ../../test_image/test_image_bin_39.bin ../../test_image/test_image_bin_40.bin ../../test_image/test_image_bin_41.bin ../../test_image/test_image_bin_42.bin ../../test_image/test_image_bin_43.bin ../../test_image/test_image_bin_44.bin ../../test_image/test_image_bin_45.bin ../../test_image/test_image_bin_46.bin ../../test_image/test_image_bin_47.bin ../../test_image/test_image_bin_48.bin ../../test_image/test_image_bin_49.bin ../../test_image/test_image_bin_50.bin ../../test_image/test_image_bin_51.bin ../../test_image/test_image_bin_52.bin ../../test_image/test_image_bin_53.bin ../../test_image/test_image_bin_54.bin ../../test_image/test_image_bin_55.bin ../../test_image/test_image_bin_56.bin ../../test_image/test_image_bin_57.bin ../../test_image/test_image_bin_58.bin ../../test_image/test_image_bin_59.bin ../../test_image/test_image_bin_60.bin ../../test_image/test_image_bin_61.bin ../../test_image/test_image_bin_62.bin ../../test_image/test_image_bin_63.bin ../../test_image/test_image_bin_64.bin ../../testbench/test_tb.cpp}}
set SpecLanguage C
set TVInFiles {bc {} c {} sc {} cas {} vhdl {} verilog {}}
set TVOutFiles {bc {} c {} sc {} cas {} vhdl {} verilog {}}
set TBTops {verilog {} bc {} sc {} vhdl {} c {} cas {}}
set TBInstNames {verilog {} bc {} sc {} vhdl {} c {} cas {}}
set XDCFiles {}
set ExtraGlobalOptions {"area_timing" 1 "clock_gate" 1 "impl_flow" map "power_gate" 0}
set TBTVFileNotFound {}
set AppFile ../vivado_hls.app
set ApsFile conv_optimization.aps
set AvePath ../..
set DefaultPlatform DefaultPlatform
set multiClockList {}
set SCPortClockMap {}
set intNbAccess 0
set PlatformFiles {{DefaultPlatform {xilinx/zynq/zynq xilinx/zynq/zynq_fpv6}}}
set HPFPO 0
