<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:14s</data>
            <data>0h:0m:14s</data>
            <data>0h:0m:53s</data>
            <data>306</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i7-13700H</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Analyzing module OV_NPU_PCIe (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 84)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 85)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 275)] core_clk is already declared in this scope</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Convert attribute name from syn_black_box to PAP_BLACK_BOX</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 55)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 56)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 57)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Analyzing module image_reshape (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 1)] Analyzing module pcie_img_select (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Analyzing module reg_config (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Analyzing module system_top (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 135)] axi_awlen is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 138)] axi_awready is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 139)] axi_awvalid is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 141)] axi_wdata is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 142)] axi_wstrb is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 145)] axi_wready is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 153)] axi_arlen is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 156)] axi_arvalid is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 157)] axi_arready is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 159)] axi_rdata is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 160)] axi_rid is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 162)] axi_rlast is already declared in this scope</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 163)] axi_rvalid is already declared in this scope</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Convert attribute name from syn_black_box to PAP_BLACK_BOX</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Convert attribute name from syn_black_box to PAP_BLACK_BOX</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Convert attribute name from syn_black_box to PAP_BLACK_BOX</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 86)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 87)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 88)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 89)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 90)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 91)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 92)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 93)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 94)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 95)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 96)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 97)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 98)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 99)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 100)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 101)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 102)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 103)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 104)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 108)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 111)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 112)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 113)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 297)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 298)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 299)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 300)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 301)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 302)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 303)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 304)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 305)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 306)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 307)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 308)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 309)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 310)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 311)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 312)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 313)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 314)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 315)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 316)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 317)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 318)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 319)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 320)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 321)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 322)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 323)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 324)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 325)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 326)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 327)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 328)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 329)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 330)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 331)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 332)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 333)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 334)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 335)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 336)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 337)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Analyzing module axi_ctrl_outside (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Analyzing module axi_crossbar_wrap_3x1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Analyzing module npu_top_vcs (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Analyzing module axi_id_convertor (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Analyzing module ips2l_rst_sync_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Analyzing module ips2l_ddrphy_wrlvl_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 544)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 545)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Analyzing module ips2l_ddrphy_training_ctrl_v1_11 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 331)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Analyzing module ips2l_ddrphy_main_ctrl_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Analyzing module ips2l_ddrphy_gatecal_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_11 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_11 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_15 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_12 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Analyzing module ips2l_ddrphy_data_slice_v1_15 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Analyzing module ips2l_ddrphy_calib_top_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Analyzing module ips2l_ddrphy_check_ppll_out_sync_point_v1_14 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 37)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 38)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 39)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 40)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 41)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 29)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 30)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 31)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 32)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 33)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Analyzing module ips2l_bresp_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_align_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Analyzing module ips2l_mcdq_axi_bresp_buf_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Analyzing module ips2l_mcdq_axi_buf_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Analyzing module ips2l_mcdq_axi_channel_v1_6 (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 311)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 312)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Analyzing module ips2l_mcdq_axi_cmd_arb_v1_5a (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Analyzing module ips2l_mcdq_axi_dec_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Analyzing module ips2l_mcdq_axi_mc_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 376)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 361)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 362)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Analyzing module ips2l_mcdq_axi_rdata_align_v1_6 (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 502)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 503)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 504)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Analyzing module ips2l_mcdq_axi_rdata_arrange_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 361)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 336)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 341)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Analyzing module ips2l_mcdq_axi_wdata_align_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 708)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 713)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 675)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 676)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 677)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Analyzing module ips2l_rddata_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Analyzing module ips2l_rdata_align_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Analyzing module ips2l_wdata_align_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 289)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Analyzing module ips2l_wdata_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 293)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp(line number: 286)] Analyzing module ips2l_mcdq_ui_axi_v1_5a (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Analyzing module ips2l_mcdq_reg_fifo2_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 114)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 115)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 144)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Analyzing module ips2l_mcdq_apb_cross_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Analyzing module ips2l_mcdq_calib_delay_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Analyzing module ips2l_mcdq_cfg_apb_v1_5a (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Analyzing module ips2l_mcdq_dcd_bm_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcd_sm_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Analyzing module ips2l_mcdq_dcd_top_v1_8 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 855)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Analyzing module ips2l_mcdq_dcp_buf_v1_8b (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcp_out_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Analyzing module ips2l_mcdq_dcp_top_v1_8b (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Analyzing module ips2l_mcdq_dfi_v1_7a (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Analyzing module ips2l_mcdq_lp_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Analyzing module ips2l_mcdq_mac_top_v1_8b (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Analyzing module ips2l_mcdq_mpr_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Analyzing module ips2l_mcdq_mrs_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Analyzing module ips2l_mcdq_rdatapath_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Analyzing module ips2l_mcdq_wdatapath_v1_8 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Analyzing module ips2l_mcdq_wdp_align_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Analyzing module ips2l_mcdq_wdp_dcp_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Analyzing module ips2l_mcdq_com_timing_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_tfaw_timing_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Analyzing module ips2l_mcdq_tfaw_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Analyzing module ips2l_mcdq_timing_act_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Analyzing module ips2l_mcdq_trc_timing_v1_5 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Analyzing module ddr3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh</data>
        </row>
        <row>
            <data message="5">Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Analyzing module ddr3_ddrphy_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh</data>
        </row>
        <row>
            <data message="5">Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Analyzing module ddr3_mcdq_wrapper_v1_9 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh</data>
        </row>
        <row>
            <data message="5">Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Analyzing module ddr3_slice_top_v1_15 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_2b (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 127)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_2b (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_2c (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 81)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 82)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 83)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 84)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 85)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 87)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 107)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 108)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_2c (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;OV_NPU_PCIe&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Elaborating module OV_NPU_PCIe</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    USER_S_ID_WIDTH = 32'b00000000000000000000000000001010
    USER_M_ID_WIDTH = 32'b00000000000000000000000000001011
    USER_ADDR_WIDTH = 32'b00000000000000000000000001000000
    USER_DATA_WIDTH = 32'b00000000000000000000000010000000
    USER_STRB_WIDTH = 32'b00000000000000000000000000010000
    USER_WUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_BUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_ARUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_RUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_AWUSER_WIDTH = 32'b00000000000000000000000000000001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 289)] Elaborating instance pll_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Elaborating module pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 306)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 299)] Elaborating instance power_on_delay_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Elaborating module power_on_delay</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 308)] Elaborating instance coms2_reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Elaborating module reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 40)] Elaborating instance u1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 21)] Elaborating module i2c_com</data>
        </row>
        <row>
            <data message="5">Verilog-2048: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 325)] Elaborating instance cmos2_8_16bit</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 74)] Elaborating instance u_GTP_IOCLKDIV</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Elaborating instance u_system_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Elaborating module system_top</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    USER_S_ID_WIDTH = 32'b00000000000000000000000000001010
    USER_M_ID_WIDTH = 32'b00000000000000000000000000001011
    USER_ADDR_WIDTH = 32'b00000000000000000000000001000000
    USER_DATA_WIDTH = 32'b00000000000000000000000010000000
    USER_STRB_WIDTH = 32'b00000000000000000000000000010000
    USER_WUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_BUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_ARUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_RUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_AWUSER_WIDTH = 32'b00000000000000000000000000000001
    PERI_ADDR_WIDTH = 32'b00000000000000000000000000100001
    PERI_BUSRSTS_WIDTH = 32'b00000000000000000000000000001000
    PERI_DATA_WIDTH = 32'b00000000000000000000000100000000
    AXI_S_AXI_BURSTLENGTH = 32'b00000000000000000000000000100000
    AXI_M_AXI_BURSTLENGTH = 32'b00000000000000000000000000100000
    ASYN_RADDR_FIFO_DEPTH = 32'b00000000000000000000000001000000
    AXI_OUTSTANDING_DEPTH = 32'b00000000000000000000000010000000
    AXI_M_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_M_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_M_AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_S_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_S_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_S_AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    LOAD_INSNBITS = 32'b00000000000000000000000010000000
    STORE_INSNBITS = 32'b00000000000000000000000010000000
    PEA_INSNBITS = 32'b00000000000000000000000010000000
    VCU_INSNBITS = 32'b00000000000000000000000010000000
    ddr_ID_WIDTH = 32'b00000000000000000000000000001000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    ADDR_WIDTH = 32'b00000000000000000000000001000000
    STRB_WIDTH = 32'b00000000000000000000000000010000
    S_ID_WIDTH = 32'b00000000000000000000000000001010
    M_ID_WIDTH = 32'b00000000000000000000000000001011
    AWUSER_ENABLE = 32'b00000000000000000000000000000000
    AWUSER_WIDTH = 32'b00000000000000000000000000000001
    WUSER_ENABLE = 32'b00000000000000000000000000000000
    WUSER_WIDTH = 32'b00000000000000000000000000000001
    BUSER_ENABLE = 32'b00000000000000000000000000000000
    BUSER_WIDTH = 32'b00000000000000000000000000000001
    ARUSER_ENABLE = 32'b00000000000000000000000000000000
    ARUSER_WIDTH = 32'b00000000000000000000000000000001
    RUSER_ENABLE = 32'b00000000000000000000000000000000
    RUSER_WIDTH = 32'b00000000000000000000000000000001
    S00_THREADS = 32'b00000000000000000000000000000100
    S00_ACCEPT = 32'b00000000000000000000000000001000
    S01_THREADS = 32'b00000000000000000000000000000100
    S01_ACCEPT = 32'b00000000000000000000000000001000
    M_REGIONS = 32'b00000000000000000000000000000001
    M00_BASE_ADDR = 32'b00000000000000000000000000000000
    M00_ADDR_WIDTH = 64'b0000000000000000000000000000000000000000000000000000000001000000
    M00_CONNECT_READ = 4'b1111
    M00_CONNECT_WRITE = 4'b1111
    M00_ISSUE = 32'b00000000000000000000000000000100
    M00_SECURE = 32'b00000000000000000000000000000000
    S00_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S00_W_REG_TYPE = 32'b00000000000000000000000000000000
    S00_B_REG_TYPE = 32'b00000000000000000000000000000001
    S00_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S00_R_REG_TYPE = 32'b00000000000000000000000000000010
    S01_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S01_W_REG_TYPE = 32'b00000000000000000000000000000000
    S01_B_REG_TYPE = 32'b00000000000000000000000000000001
    S01_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S01_R_REG_TYPE = 32'b00000000000000000000000000000010
    M00_AW_REG_TYPE = 32'b00000000000000000000000000000001
    M00_W_REG_TYPE = 32'b00000000000000000000000000000010
    M00_B_REG_TYPE = 32'b00000000000000000000000000000000
    M00_AR_REG_TYPE = 32'b00000000000000000000000000000001
    M00_R_REG_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Elaborating instance u_npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Create black box for empty module npu_top_vcs</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Elaborating module npu_top_vcs</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/u_npu_top_vcs} parameter value:
    INSN_WIDTH = 32'b00000000000000000000000010000000
    AXI_S_AXI_BURSTLENGTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_BURSTLENGTH = 32'b00000000000000000000000001000000
    AXI_OUTSTANDING_DEPTH = 32'b00000000000000000000000000001000
    AXI_M_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_M_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_M_AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    DATA_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    INSN_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_S_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_S_AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    PERI_DATA_WIDTH = 32'b00000000000000000000000100000000
    PERI_ADDR_WIDTH = 32'b00000000000000000000000000100110
    PERI_BUSRSTS_WIDTH = 32'b00000000000000000000000000010110
    SRAM_ADDR_WIDTH = 32'b00000000000000000000000000010100
    AXI_M_AXI_DATA_BYTES = 32'b00000000000000000000000000100000
    AXI_S_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_DATA_BYTES = 32'b00000000000000000000000000100000
    IFMAP_DMA_WIDTH = 32'b00000000000000000000000100000000
    WEIGHT_DMA_WIDTH = 32'b00000000000000000000000100000000
    VCUPARA_DMA_WIDTH = 32'b00000000000000000000001000000000
    VCURES_DMA_WIDTH = 32'b00000000000000000000000100000000
    OFMAP_DMA_WIDTH = 32'b00000000000000000000000100000000
    IFMAP_WIDTH = 32'b00000000000000000000000010000000
    WEIGHT_WIDTH = 32'b00000000000000000000000010000000
    PSUM_WIDTH = 32'b00000000000000000000001000000000
    VCUCODE_WIDTH = 32'b00000000000000000000000001000000
    VCUPARA_WIDTH = 32'b00000000000000000000000100000000
    VCURES_WIDTH = 32'b00000000000000000000000010000000
    OFMAP_WIDTH = 32'b00000000000000000000000010000000
    IFMAP_ADDR_BITS = 32'b00000000000000000000000000001110
    WEIGHT_ADDR_BITS = 32'b00000000000000000000000000001111
    PSUM_ADDR_BITS = 32'b00000000000000000000000000001011
    VCUCODE_ADDR_BITS = 32'b00000000000000000000000000000111
    VCUPARA_ADDR_BITS = 32'b00000000000000000000000000001000
    VCURES_ADDR_BITS = 32'b00000000000000000000000000001101
    OFMAP_ADDR_BITS = 32'b00000000000000000000000000001101
    SYNCHRONIZE_FIFO_DEPTH = 32'b00000000000000000000000010000000
    INSN_ADDR_WIDTH = 32'b00000000000000000000000001000000
    INSN_BUSRSTS_WIDTH = 32'b00000000000000000000000000001000
    INSN_DATA_WIDTH = 32'b00000000000000000000000100000000
    INSN_FIFO_DEPTH = 32'b00000000000000000000000001101100
    REG_WIDTH = 32'b00000000000000000000000000100000
    REG_NUM_BITS = 32'b00000000000000000000000000001000
    SYNCHRONIZE_INSNBITS = 32'b00000000000000000000000010000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARID and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARADDR and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARLEN and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARSIZE and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARBURST and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARCACHE and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARPROT and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARQOS and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RID and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RRESP and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWID and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWADDR and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWLEN and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWSIZE and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWBURST and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWCACHE and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWPROT and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWQOS and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_BID and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_BRESP and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Elaborating instance ddr_npu</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Elaborating module ddr3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    DEVICE_ID = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 363)] Elaborating instance u_ddrc_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 403)] Elaborating instance u_ips_ddrc_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Elaborating module ddr3_mcdq_wrapper_v1_9</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 230)] Elaborating instance mcdq_axi_mc</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Elaborating module ips2l_mcdq_axi_mc_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc} parameter value:
    AXI0_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI0_DATA_WIDTH = 32'b00000000000000000000000010000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 440)] Elaborating instance mcdq_axi_channel0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Elaborating module ips2l_mcdq_axi_channel_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 332)] Elaborating instance mcdq_axi_buf</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Elaborating module ips2l_mcdq_axi_buf_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 310)] Elaborating instance u_axi_rdcmd_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 328)] Elaborating instance u_axi_wrcmd_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_wrcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 346)] Elaborating instance u_wdata_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Elaborating module ips2l_wdata_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 364)] Elaborating instance ips2l_distributed_fifo_wstrb0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 377)] Elaborating instance mcdq_axi_wdata_align</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Elaborating module ips2l_mcdq_axi_wdata_align_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_WDATA_DEPTH = 32'b00000000000000000000000000001010
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 815)] Elaborating instance u_axi_wrcmd_align_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 1446)] Elaborating instance u_axi_wdata_align_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Elaborating module ips2l_wdata_align_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 353)] Elaborating instance ips2l_distributed_fifo_wstrb0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 396)] Elaborating instance mcdq_axi_bresp_buf</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Elaborating module ips2l_mcdq_axi_bresp_buf_v1_5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 109)] Elaborating instance u_axi_bresp_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Elaborating module ips2l_bresp_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 244)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 418)] Elaborating instance mcdq_axi_rdata_align</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Elaborating module ips2l_mcdq_axi_rdata_align_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 845)] Elaborating instance u_axi_rdcmd_align_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_align_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 906)] Elaborating instance u_axi_rdcmd_back_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000011111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 926)] Elaborating instance u_mcdq_axi_rdata_arrange</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Elaborating module ips2l_mcdq_axi_rdata_arrange_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange} parameter value:
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_BACK_CMD_FIFO_WIDTH = 32'b00000000000000000000000000011111
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
    DATA_WIDTH_MUL = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 394)] Elaborating instance u_axi_rdata_mac_fifo0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Elaborating module ips2l_rddata_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0} parameter value:
    D = 32'b00000000000000000000000001000000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000110
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[1].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[2].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[3].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 447)] Elaborating instance u_axi_rdata_mac_fifo1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo1} parameter value:
    W = 32'b00000000000000000000000010000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 605)] Elaborating instance u_axi_rdata_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Elaborating module ips2l_rdata_align_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 304)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 505)] Elaborating instance mcdq_axi_cmd_arb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Elaborating module ips2l_mcdq_axi_cmd_arb_v1_5a</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb} parameter value:
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 334)] Elaborating instance mcdq_axi_dec</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Elaborating module ips2l_mcdq_axi_dec_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec} parameter value:
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 358)] Elaborating instance u_user_cmd_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000111110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 326)] Elaborating instance mcdq_mac_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Elaborating module ips2l_mcdq_mac_top_v1_8b</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 900)] Elaborating instance mcdq_wdatapath</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Elaborating module ips2l_mcdq_wdatapath_v1_8</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 258)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 289)] Elaborating instance mc3q_wdp_dcp</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Elaborating module ips2l_mcdq_wdp_dcp_v1_6</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 324)] Elaborating instance mcdq_wdp_align</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Elaborating module ips2l_mcdq_wdp_align_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 927)] Elaborating instance mcdq_rdatapath</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Elaborating module ips2l_mcdq_rdatapath_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 129)] Elaborating instance mcdq_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 180)] Elaborating instance ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 956)] Elaborating instance mcdq_dcd_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Elaborating module ips2l_mcdq_dcd_top_v1_8</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 254)] Elaborating instance mcdq_dcd_bm</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Elaborating module ips2l_mcdq_dcd_bm_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 396)] Elaborating instance mcdq_dcd_rowaddr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 298)] Elaborating instance mcdq_dcd_sm</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcd_sm_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1005)] Elaborating instance mcdq_dcp_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Elaborating module ips2l_mcdq_dcp_top_v1_8b</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 449)] Elaborating instance mcdq_dcp_buf</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Elaborating module ips2l_mcdq_dcp_buf_v1_8b</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    TRFC = 32'b00000000000000000000000010001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 423)] Elaborating instance A_ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 474)] Elaborating instance B_ips2l_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 513)] Elaborating instance mcdq_dcp_back_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1058)] Elaborating instance timing_act2wr_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1072)] Elaborating instance mcdq_timing_rd_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1091)] Elaborating instance timing_wr_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1178)] Elaborating instance timing_prea_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1198)] Elaborating instance timing_ref_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1265)] Elaborating instance tfaw_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_tfaw_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1350)] Elaborating instance timing_act_pass</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Elaborating module ips2l_mcdq_timing_act_pass_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 550)] Elaborating instance mcdq_dcp_out</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcp_out_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1056)] Elaborating instance mcdq_calib_delay</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Elaborating module ips2l_mcdq_calib_delay_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1085)] Elaborating instance mcdq_dfi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Elaborating module ips2l_mcdq_dfi_v1_7a</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1109)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1261)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1133)] Elaborating instance mcdq_apb_cross</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Elaborating module ips2l_mcdq_apb_cross_v1_5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1176)] Elaborating instance mcdq_cfg_apb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Elaborating module ips2l_mcdq_cfg_apb_v1_5a</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1236)] Elaborating instance mcdq_mrs</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Elaborating module ips2l_mcdq_mrs_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1261)] Elaborating instance mcdq_mpr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Elaborating module ips2l_mcdq_mpr_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr} parameter value:
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1283)] Elaborating instance mcdq_lp</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Elaborating module ips2l_mcdq_lp_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 511)] Elaborating instance u_ddrphy_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Elaborating module ddr3_ddrphy_top</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    DEVICE_ID = 32'b00000000000000000000000000000001
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 454)] Elaborating instance u_clkbufm</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 467)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 388)] Elaborating instance u_gpll_phase_adj_req_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_gpll_phase_adj_req_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 399)] Elaborating instance u_find_out_sync_point_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_find_out_sync_point_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 410)] Elaborating instance u_terminate_rst_clk_phase_adj_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_terminate_rst_clk_phase_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 421)] Elaborating instance u_dll_update_req_rst_ctrl_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_dll_update_req_rst_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 496)] Elaborating instance rst_clk_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 511)] Elaborating instance u_rst_clk_bufg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 520)] Elaborating instance u_ddrphy_rst_seq_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 538)] Elaborating instance ddrphy_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 553)] Elaborating instance u_ddrphy_gpll_phase</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 562)] Elaborating instance u_sysclk_bufg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 569)] Elaborating instance u_ddrphy_cpd</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 582)] Elaborating instance u_ddrphy_cpd_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 589)] Elaborating instance u_ips2l_ddrphy_cpd_lock</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 597)] Elaborating instance ddrphy_cpd_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 619)] Elaborating instance ddrphy_reset_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl} parameter value:
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 468)] Elaborating instance ddrphy_pll_lock_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 679)] Elaborating instance u_ddrphy_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 689)] Elaborating instance u_dll_rst_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 661)] Elaborating instance ddrphy_check_ppll_out_sync_point</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Elaborating module ips2l_ddrphy_check_ppll_out_sync_point_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point} parameter value:
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    JUDGE_OUT_SYNC_DIFFERENCE_CALUE = 8'b00101000
    RST_CLK_WINDOW_MIN_STEP = 8'b00011000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 561)] Elaborating instance u_rst_gpll_phase_adj_finish_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 572)] Elaborating instance u_check_out_sync_point_begin_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_check_out_sync_point_begin_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 583)] Elaborating instance u_wrlvl_step_fix_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_wrlvl_step_fix_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 679)] Elaborating instance ddrphy_dll_update_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_14</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 696)] Elaborating instance u_dll_update_n_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 706)] Elaborating instance u_dll_freeze_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 716)] Elaborating instance ddrphy_gate_update_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_11</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 752)] Elaborating instance ddrphy_calib_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Elaborating module ips2l_ddrphy_calib_top_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 647)] Elaborating instance ddrphy_main_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Elaborating module ips2l_ddrphy_main_ctrl_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 522)] Elaborating instance u_wrlvl_done_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 532)] Elaborating instance u_rst_gpll_phase_adj_finish_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 542)] Elaborating instance u_wrlvl_trained_flag_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 697)] Elaborating instance ddrphy_init</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Elaborating module ips2l_ddrphy_init_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 725)] Elaborating instance ddrphy_wrlvl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Elaborating module ips2l_ddrphy_wrlvl_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 755)] Elaborating instance ddrphy_rdcal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Elaborating module ips2l_ddrphy_rdcal_v1_10</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 813)] Elaborating instance ddrphy_wrcal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Elaborating module ips2l_ddrphy_wrcal_v1_7</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 844)] Elaborating instance ddrphy_eyecal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Elaborating module ips2l_ddrphy_eyecal_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 872)] Elaborating instance ddrphy_calib_mux</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Elaborating module ips2l_ddrphy_calib_mux_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 940)] Elaborating instance ddrphy_upcal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Elaborating module ips2l_ddrphy_upcal_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 831)] Elaborating instance ddrphy_training_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Elaborating module ips2l_ddrphy_training_ctrl_v1_11</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 843)] Elaborating instance u_force_read_clk_ctrl_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 853)] Elaborating instance u_force_samp_position_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 863)] Elaborating instance u_samp_position_dyn_adj_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 873)] Elaborating instance u_wrcal_position_dyn_adj_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 901)] Elaborating instance ddrphy_slice_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Elaborating module ddr3_slice_top_v1_15</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    DEVICE_ID = 32'b00000000000000000000000000000001
    MIN_DQSI_WIN = 9'b000001010
    GATEI_EN = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 258)] Elaborating instance u_wrlvl_trained_flag_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 78)] Elaborating instance u_ppll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 760)] Elaborating instance ddrphy_data_slice_wrlvl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 800)] Elaborating instance ddrphy_dqs_rddata_align</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_12</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 836)] Elaborating instance ddrphy_wdata_path_adj</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 910)] Elaborating instance u_ddc_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 953)] Elaborating instance u_dll_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 985)] Elaborating instance u_tserdes0_dqs</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1027)] Elaborating instance u_tserdes1_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1069)] Elaborating instance u_oserdes_dqs</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1101)] Elaborating instance u_iobufco_dqs</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1236)] Elaborating instance u_oserdes_dm</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1257)] Elaborating instance u_outbuft_dm</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 925)] Elaborating instance ddrphy_data_slice_wrcal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_wrcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 955)] Elaborating instance ddrphy_dqsi_rdel_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_15</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 996)] Elaborating instance ddrphy_data_slice_dqs_gate_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 181)] Elaborating instance ddrphy_dqs_gate_coarse_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 198)] Elaborating instance ddrphy_gatecal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Elaborating module ips2l_ddrphy_gatecal_v1_14</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1036)] Elaborating instance ddrphy_slice_rddata_align</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1053)] Elaborating instance ddrphy_control_path_adj</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1362)] Elaborating instance u_oserdes_ck</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Elaborating instance u_iodelay_dq</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1428)] Elaborating instance u_outbuftco_ck</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1458)] Elaborating instance u_oserdes_odt</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Elaborating instance u_odelay_odt</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1489)] Elaborating instance u_outbuft_odt</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1518)] Elaborating instance u_oserdes_csn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Elaborating instance u_odelay_csn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1549)] Elaborating instance u_outbuft_csn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1578)] Elaborating instance u_oserdes_rasn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Elaborating instance u_odelay_rasn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1609)] Elaborating instance u_outbuft_rasn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1638)] Elaborating instance u_oserdes_casn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Elaborating instance u_odelay_casn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1669)] Elaborating instance u_outbuft_casn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1697)] Elaborating instance u_oserdes_wen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Elaborating instance u_odelay_wen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1728)] Elaborating instance u_outbuft_wen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1757)] Elaborating instance u_oserdes_cke</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Elaborating instance u_odelay_cke</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1788)] Elaborating instance u_outbuft_cke</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1032)] Elaborating instance ddrphy_dfi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Elaborating module ips2l_ddrphy_dfi_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1104)] Elaborating instance ddrphy_info</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Elaborating module ips2l_ddrphy_info_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port axi_awaddr and signal bound to it for instantiated module ddr3</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port axi_araddr and signal bound to it for instantiated module ddr3</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_addr and signal bound to it for instantiated module ddr3</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_wdata and signal bound to it for instantiated module ddr3</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_rdata and signal bound to it for instantiated module ddr3</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Elaborating instance u_ddr_M_id_convertor</data>
        </row>
        <row>
            <data message="5">Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Create black box for empty module axi_id_convertor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Elaborating module axi_id_convertor</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/u_ddr_M_id_convertor} parameter value:
    IN_ID_WIDTH = 32'b00000000000000000000000000001011
    OUT_ID_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_rid and signal bound to it for instantiated module axi_id_convertor</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_bid and signal bound to it for instantiated module axi_id_convertor</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_arid and signal bound to it for instantiated module axi_id_convertor</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_awid and signal bound to it for instantiated module axi_id_convertor</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Elaborating instance u_axi_crossbar_wrap_3x1_data</data>
        </row>
        <row>
            <data message="5">Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Create black box for empty module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Elaborating module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_system_top/u_axi_crossbar_wrap_3x1_data} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000010000000
    ADDR_WIDTH = 32'b00000000000000000000000001000000
    STRB_WIDTH = 32'b00000000000000000000000000010000
    S_ID_WIDTH = 32'b00000000000000000000000000001010
    M_ID_WIDTH = 32'b00000000000000000000000000001011
    AWUSER_ENABLE = 32'b00000000000000000000000000000000
    AWUSER_WIDTH = 32'b00000000000000000000000000000001
    WUSER_ENABLE = 32'b00000000000000000000000000000000
    WUSER_WIDTH = 32'b00000000000000000000000000000001
    BUSER_ENABLE = 32'b00000000000000000000000000000000
    BUSER_WIDTH = 32'b00000000000000000000000000000001
    ARUSER_ENABLE = 32'b00000000000000000000000000000000
    ARUSER_WIDTH = 32'b00000000000000000000000000000001
    RUSER_ENABLE = 32'b00000000000000000000000000000000
    RUSER_WIDTH = 32'b00000000000000000000000000000001
    S00_THREADS = 32'b00000000000000000000000000000100
    S00_ACCEPT = 32'b00000000000000000000000000001000
    S01_THREADS = 32'b00000000000000000000000000000100
    S01_ACCEPT = 32'b00000000000000000000000000001000
    S02_THREADS = 32'b00000000000000000000000000000010
    S02_ACCEPT = 32'b00000000000000000000000000010000
    M_REGIONS = 32'b00000000000000000000000000000001
    M00_BASE_ADDR = 32'b00000000000000000000000000000000
    M00_ADDR_WIDTH = 64'b0000000000000000000000000000000000000000000000000000000001000000
    M00_CONNECT_READ = 4'b1111
    M00_CONNECT_WRITE = 4'b1111
    M00_ISSUE = 32'b00000000000000000000000000000100
    M00_SECURE = 32'b00000000000000000000000000000000
    S00_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S00_W_REG_TYPE = 32'b00000000000000000000000000000000
    S00_B_REG_TYPE = 32'b00000000000000000000000000000001
    S00_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S00_R_REG_TYPE = 32'b00000000000000000000000000000010
    S01_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S01_W_REG_TYPE = 32'b00000000000000000000000000000000
    S01_B_REG_TYPE = 32'b00000000000000000000000000000001
    S01_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S01_R_REG_TYPE = 32'b00000000000000000000000000000010
    S02_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S02_W_REG_TYPE = 32'b00000000000000000000000000000000
    S02_B_REG_TYPE = 32'b00000000000000000000000000000001
    S02_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S02_R_REG_TYPE = 32'b00000000000000000000000000000010
    M00_AW_REG_TYPE = 32'b00000000000000000000000000000001
    M00_W_REG_TYPE = 32'b00000000000000000000000000000010
    M00_B_REG_TYPE = 32'b00000000000000000000000000000000
    M00_AR_REG_TYPE = 32'b00000000000000000000000000000001
    M00_R_REG_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awid and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awaddr and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awlen and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awsize and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awburst and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awcache and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awprot and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awqos and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_wdata and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_wstrb and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_bid and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_bresp and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arid and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_araddr and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arlen and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arsize and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arburst and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arcache and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arprot and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arqos and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rid and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rdata and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rresp and signal bound to it for instantiated module axi_crossbar_wrap_3x1</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_ARLOCK connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_ARUSER connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_ARVALID connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_RREADY connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_AWLOCK connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_AWUSER connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_AWVALID connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_WLAST connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_WUSER connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_WVALID connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Net axi_S_AXI_BREADY connected to input port of module instance OV_NPU_PCIe/u_system_top.u_npu_top_vcs has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Net apb_clk connected to input port of module instance OV_NPU_PCIe/u_system_top.ddr_npu has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Net apb_rst_n connected to input port of module instance OV_NPU_PCIe/u_system_top.ddr_npu has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Net apb_sel connected to input port of module instance OV_NPU_PCIe/u_system_top.ddr_npu has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Net apb_enable connected to input port of module instance OV_NPU_PCIe/u_system_top.ddr_npu has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Net apb_write connected to input port of module instance OV_NPU_PCIe/u_system_top.ddr_npu has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Net ddr_M_AXI_BUSER connected to input port of module instance OV_NPU_PCIe/u_system_top.u_axi_crossbar_wrap_3x1_data has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Net ddr_M_AXI_RUSER connected to input port of module instance OV_NPU_PCIe/u_system_top.u_axi_crossbar_wrap_3x1_data has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_AWREADY in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_WREADY in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_BID in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_BRESP in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_BUSER in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_BVALID in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_ARREADY in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RID in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RDATA in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RRESP in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RLAST in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RUSER in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Give an initial value for the no drive output pin slave_M_AXI_RVALID in graph of sdm module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 439)] Net axi_S_AXI_ARID in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 440)] Net axi_S_AXI_ARADDR in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 441)] Net axi_S_AXI_ARLEN in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 442)] Net axi_S_AXI_ARSIZE in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 443)] Net axi_S_AXI_ARBURST in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 445)] Net axi_S_AXI_ARCACHE in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 446)] Net axi_S_AXI_ARPROT in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 447)] Net axi_S_AXI_ARQOS in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 459)] Net axi_S_AXI_AWID in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 460)] Net axi_S_AXI_AWADDR in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 461)] Net axi_S_AXI_AWLEN in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 462)] Net axi_S_AXI_AWSIZE in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 463)] Net axi_S_AXI_AWBURST in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 465)] Net axi_S_AXI_AWCACHE in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 466)] Net axi_S_AXI_AWPROT in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 467)] Net axi_S_AXI_AWQOS in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 471)] Net axi_S_AXI_WDATA in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 472)] Net axi_S_AXI_WSTRB in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 533)] Net apb_addr in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 536)] Net apb_wdata in system_top(original module system_top) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_AWID and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_AWADDR and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_AWLEN and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_ARID and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_ARADDR and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_ARLEN and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 358)] Width mismatch between port slave_M_AXI_RID and signal bound to it for instantiated module system_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 457)] Elaborating instance ch0_image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Elaborating module image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 469)] Elaborating instance ch1_image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Elaborating module image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 481)] Elaborating instance ch2_image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Elaborating module image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 493)] Elaborating instance ch3_image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Elaborating module image_reshape</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 506)] Elaborating instance pcie_img_select_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 1)] Elaborating module pcie_img_select</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Elaborating instance axi_ctrl_inst</data>
        </row>
        <row>
            <data message="5">Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Create black box for empty module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Elaborating module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/axi_ctrl_inst} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000010000000
    DATA_WIDTH = 32'b00000000000000000000000010000000
    READ_DATA_BITS = 32'b00000000000000000000000010000000
    WRITE_DATA_BITS = 32'b00000000000000000000000000010000
    ADDR_BITS = 32'b00000000000000000000000000011100
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000100000000
    FRAME_LEN = 28'b0000000000000111000010000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_AWLEN and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_BRESP and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_BUSER and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_ARLEN and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_RRESP and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Width mismatch between port M_AXI_RUSER and signal bound to it for instantiated module axi_ctrl_outside</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 644)] Elaborating instance u_refclk_buttonrstn_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 657)] Elaborating instance u_refclk_perstn_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 663)] Elaborating instance u_ref_core_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 670)] Elaborating instance u_pclk_core_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Elaborating instance u_ips2l_pcie_dma</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 116)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 178)] Elaborating instance u_cpld_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 204)] Elaborating instance u_mwr_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 267)] Elaborating instance ips2l_pcie_dma_bar0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 281)] Elaborating instance ips2l_pcie_dma_bar2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 241)] Elaborating instance u_ips2l_pcie_dma_controller</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 290)] Elaborating instance u_ips2l_pcie_dma_tx_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 119)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 142)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 163)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 200)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 233)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Elaborating instance u_ips2l_pcie_wrap</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_TOP</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_2c</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0001
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b1
    NUM_OF_LANES = 5'b00001
    CPL_TIMEOUT_DISABLE_SUPPORT = 1'b0
    CPL_TIMEOUT_RANGE = 4'b1111
    MAX_PAYLOAD_SIZE = 3'b000
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000000111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000000000000011111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b1
    BAR2_MASK = 31'b0000000000000000000111111111111
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0001
    ECRC_CHECK_EN = 1'b1
    ECRC_CHECK_CAP = 1'b1
    ECRC_GEN_EN = 1'b0
    ECRC_GEN_CAP = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    UPCONFIGURE_SUPPORT = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 332)] Elaborating instance u_core_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 343)] Elaborating instance u_pcie_apb_mux</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 490)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_2b</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0001
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b1
    NUM_OF_LANES = 5'b00001
    CPL_TIMEOUT_DISABLE_SUPPORT = 1'b0
    CPL_TIMEOUT_RANGE = 4'b1111
    MAX_PAYLOAD_SIZE = 3'b000
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000000111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000000000000011111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b1
    BAR2_MASK = 31'b0000000000000000000111111111111
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0001
    ECRC_CHECK_EN = 1'b1
    ECRC_CHECK_CAP = 1'b1
    ECRC_GEN_EN = 1'b0
    ECRC_GEN_CAP = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    UPCONFIGURE_SUPPORT = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 426)] Elaborating instance mem_button_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 428)] Elaborating instance pcie2_iip_exrcvdata_rams</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 440)] Elaborating instance pcie2_iip_exrcvhdr_rams</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 452)] Elaborating instance pcie2_iip_exretry_rams</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 463)] Elaborating instance u_pcie_seio</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 475)] Elaborating instance tx_rst_done_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 568)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_2b</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0001
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b1
    NUM_OF_LANES = 5'b00001
    CPL_TIMEOUT_DISABLE_SUPPORT = 1'b0
    CPL_TIMEOUT_RANGE = 4'b1111
    MAX_PAYLOAD_SIZE = 3'b000
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000000111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000000000000011111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b1
    BAR2_MASK = 31'b0000000000000000000111111111111
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0001
    ECRC_CHECK_EN = 1'b1
    ECRC_CHECK_CAP = 1'b1
    ECRC_GEN_EN = 1'b0
    ECRC_GEN_CAP = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    UPCONFIGURE_SUPPORT = 1'b1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 588)] Elaborating instance U_APB2DBI</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 651)] Elaborating instance u_gtp_pcie</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 656)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_2c</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 560)] Elaborating instance rdata_proc_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 577)] Elaborating instance rdata_proc_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk4.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 813)] Elaborating instance u_clkbufg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 821)] Elaborating instance phy_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 823)] Elaborating instance button_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 909)] Elaborating instance hsst_pciex4_sync_rate_done</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 920)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 920)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 1020)] Elaborating instance hsst_pciex4_rst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 1505)] Elaborating instance GTP_HSST_2LANE_TOP</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 21)] Elaborating module ipm2l_pcie_hsstlp_x2_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1682)] Elaborating instance U_IPM2L_HSSTLP_RST</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Elaborating instance U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA...</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2296)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance OV_NPU_PCIe/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2037: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Give an initial value for the no drive output pin phy_mac_rxstatus bit 11 to 6 in graph of sdm module ips2l_pcie_soft_phy_v1_2c</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 161)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 161)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 185)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 185)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[64] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[65] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[66] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[67] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[68] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[69] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[70] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[71] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[72] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[73] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[74] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[75] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[76] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[77] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[78] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[79] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[80] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[81] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[82] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[83] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[84] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[85] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[86] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[87] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[88] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[89] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[90] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[91] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[92] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[93] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[94] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[95] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[96] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[97] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[98] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[99] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[100] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[101] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[102] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[103] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[104] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[105] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[106] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[107] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[108] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[109] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[110] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[111] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[112] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[113] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[114] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[115] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[116] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[117] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[118] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[119] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[120] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[121] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[122] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[123] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[124] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[125] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[126] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 265)] Net phy_mac_rxdata_w[127] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[8] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[9] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[10] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[11] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[12] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[13] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[14] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 266)] Net phy_mac_rxdatak_w[15] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 299)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 299)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_2c(original module ips2l_pcie_soft_phy_v1_2c) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWSIZE in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWBURST in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWLOCK in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWCACHE in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWPROT in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_AWQOS in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Net axi_awuser_ap connected to input port of module instance OV_NPU_PCIe.u_system_top has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Net axi_wusero_last connected to input port of module instance OV_NPU_PCIe.u_system_top has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_WUSER in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_WVALID in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_BREADY in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARSIZE in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARBURST in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARLOCK in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARCACHE in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARPROT in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_ARQOS in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Net axi_aruser_ap connected to input port of module instance OV_NPU_PCIe.u_system_top has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Give initial value 0 for the no drive pin slave_M_AXI_RREADY in module instance OV_NPU_PCIe.u_system_top</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 457)] Give initial value 0 for the no drive pin channel_select in module instance OV_NPU_PCIe.ch0_image_reshape</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 469)] Give initial value 0 for the no drive pin channel_select in module instance OV_NPU_PCIe.ch1_image_reshape</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 481)] Give initial value 0 for the no drive pin channel_select in module instance OV_NPU_PCIe.ch2_image_reshape</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 493)] Give initial value 0 for the no drive pin channel_select in module instance OV_NPU_PCIe.ch3_image_reshape</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_sel_dma connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_addr[8:0] connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_wdata connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_strb connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_we connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Net p_ce connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_dma has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Give initial value 0 for the no drive pin i_dma_read_data_req in module instance OV_NPU_PCIe.u_ips2l_pcie_dma</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 702)] Give initial value 0 for the no drive pin i_dma_read_addr in module instance OV_NPU_PCIe.u_ips2l_pcie_dma</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net p_sel_pcie connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net uart_p_strb connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net uart_p_addr connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net uart_p_wdata connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net uart_p_ce connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 788)] Net uart_p_we connected to input port of module instance OV_NPU_PCIe.u_ips2l_pcie_wrap has no driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 58)] Net cmos_init_done[0] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[9] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[10] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[11] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[12] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[13] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[14] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 200)] Net p_addr[15] in OV_NPU_PCIe(original module OV_NPU_PCIe) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[15] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[14] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[13] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[12] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[11] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[10] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[9] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 58)] Removed register node pcie_img_select_inst/dma_sim_vs_cnt[8] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[15] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[14] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[13] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[12] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[11] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed inst ddrphy_update_req that is redundant to update_start.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1249)] The net 'idly_set_diff_1' in OV_NPU_PCIe.u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[7] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[6] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[5] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[4] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[3] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[2] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[1] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[0] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.</data>
        </row>
        <row>
            <data message="4">Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.</data>
        </row>
        <row>
            <data message="4">Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.</data>
        </row>
        <row>
            <data message="4">Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 442)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_user_define_data_flag that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 330)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tuser that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 276)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tuser that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 255)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tuser that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 162)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 511)] Removed register node u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr/mpr_bg[1] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 511)] Removed register node u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr/mpr_bg[0] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed inst o_axis_slave1_tvld that is redundant to o_axis_slave1_tlast.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 77)] Found Ram mem, depth=64, width=10.</data>
        </row>
        <row>
            <data message="4">Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.</data>
        </row>
        <row>
            <data message="4">Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=64, width=104.</data>
        </row>
        <row>
            <data message="4">Removed inst P_PMA_TX_PD that is redundant to P_PMA_LANE_PD.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=128, width=128.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=2.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=11.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=49.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=50.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=32.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=17.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=42.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=32.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=16.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=10.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=31.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=11.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=64, width=32.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 333)] Removed register node u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">FSM config_step_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cpd_state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cpd_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM seio_state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM mode_state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cstate_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[6:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[7:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM mpr_addr_fsm[16:14] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[9:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM dcp2dfi_odt_fsm[3:2] inferred.</data>
        </row>
        <row>
            <data message="4">FSM dcp2dfi_odt_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM init_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM wrlvl_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">FSM genblk1.rdcal_state_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM upcal_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM wrcal_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM eyecal_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM error_status_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM main_state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM wl_state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM gdet_state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM rdchk_state0_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM rdchk_state1_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM gate_state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM hsst_fsm_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM rx_main_fsm_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM main_done_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM rx_init_fsm_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N298 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N308 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N315 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N322 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N334 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N351 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N307 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N163 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N193_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N137 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L100H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>OV_NPU_PCIe</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>