# FFVDD
This is the project work carried out as a part of course functional and formal verification of digital design 
I have written code for the following circuits:
* Arbitor
* Debouncing circuit
* Elevator
* FIFO

Files contain RTL code, testbenches along with system verilog assertions
