// a comment
module top;

   wire s0, s1, clk;
   
   wire [10:0] a0, a1, olk;

   evl_clock(clk);

   evl_dff(s0[9:0], s1[3], clk);

   not(s1, s0[2:0]);

endmodule
