# MIPS 5 stage pipeline processor Verilog
Instructions of MIPS architecture were chosen to design single-stage and 5 stage pipelined processor using Verilog.

Use only Xilinx Vivado to run this project.
