I 000050 55 1696          1463737467203 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463737467204 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 2e2d752b7e787e3d2b2a6d757a292a2d2a287d292b)
	(_ent
		(_time 1463737467172)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 833           1463737467375 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463737467376 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d9dad68b858e89cfdfdf9c838cdfdedf8cdfdddfde)
	(_ent
		(_time 1463737467360)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1901          1463737467502 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463737467503 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 56545955040007415f52440c025051515551545053)
	(_ent
		(_time 1463737467500)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 833           1463737467549 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463737467550 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 85878a8b83d2d292828396dfd78283838683868283)
	(_ent
		(_time 1463737467547)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6857          1463737467686 Structure
(_unit VHDL (slice_0 0 98(structure 0 131))
	(_version vc6)
	(_time 1463737467687 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1113431643464c0743460448161211161217421718)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467594)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 147(_ent (_in))))
				(_port (_int B -5 0 147(_ent (_in))))
				(_port (_int C -5 0 147(_ent (_in))))
				(_port (_int D -5 0 147(_ent (_in))))
				(_port (_int Z -5 0 148(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 151(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 154(_ent (_in))))
				(_port (_int D1 -5 0 154(_ent (_in))))
				(_port (_int SD -5 0 154(_ent (_in))))
				(_port (_int SP -5 0 155(_ent (_in))))
				(_port (_int CK -5 0 155(_ent (_in))))
				(_port (_int LSR -5 0 155(_ent (_in))))
				(_port (_int Q -5 0 156(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 159(_ent (_out))))
			)
		)
	)
	(_inst i830_3_lut_rep_4 0 162(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 164(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 166(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 169(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 173
		(_object
			(_prcs
				(line__175(_arch 0 0 175(_procedure_call (_trgt(7))(_sens(0)))))
				(line__176(_arch 1 0 176(_procedure_call (_trgt(8))(_sens(1)))))
				(line__177(_arch 2 0 177(_procedure_call (_trgt(9))(_sens(2)))))
				(line__178(_arch 3 0 178(_procedure_call (_trgt(10))(_sens(3)))))
				(line__179(_arch 4 0 179(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 183
		(_object
			(_prcs
				(line__185(_arch 5 0 185(_procedure_call (_trgt(11))(_sens(10)))))
				(line__186(_arch 6 0 186(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 123(_ent(_in))))
		(_port (_int C0 -5 0 123(_ent(_in))))
		(_port (_int B0 -5 0 123(_ent(_in))))
		(_port (_int DI0 -5 0 124(_ent(_in))))
		(_port (_int CLK -5 0 124(_ent(_in))))
		(_port (_int F0 -5 0 124(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 125(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 134(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 135(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 137(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 139(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 141(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 142(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 144(_arch(_uni))))
		(_sig (_int VCCI -5 0 145(_arch(_uni))))
		(_var (_int F0_zd -5 0 191(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 192(_prcs 0)))
		(_var (_int Q0_zd -5 0 193(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 194(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 196(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 189(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1708          1463737467752 Structure
(_unit VHDL (lut40001 0 271(structure 0 279))
	(_version vc6)
	(_time 1463737467753 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 50535252550600435551400f015350535156035755)
	(_ent
		(_time 1463737467750)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 281(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110110001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110110001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6870          1463737467812 Structure
(_unit VHDL (slice_1 0 292(structure 0 325))
	(_version vc6)
	(_time 1463737467813 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8e8cdc8088d9d398dcd99bd7898d8f898d88dd8887)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467781)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 352(_ent (_in))))
				(_port (_int B -5 0 352(_ent (_in))))
				(_port (_int C -5 0 352(_ent (_in))))
				(_port (_int D -5 0 352(_ent (_in))))
				(_port (_int Z -5 0 353(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 341(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 344(_ent (_in))))
				(_port (_int D1 -5 0 344(_ent (_in))))
				(_port (_int SD -5 0 344(_ent (_in))))
				(_port (_int SP -5 0 345(_ent (_in))))
				(_port (_int CK -5 0 345(_ent (_in))))
				(_port (_int LSR -5 0 345(_ent (_in))))
				(_port (_int Q -5 0 346(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 349(_ent (_out))))
			)
		)
	)
	(_inst i826_3_lut_rep_3 0 356(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 358(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 360(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 363(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 367
		(_object
			(_prcs
				(line__369(_arch 0 0 369(_procedure_call (_trgt(7))(_sens(0)))))
				(line__370(_arch 1 0 370(_procedure_call (_trgt(8))(_sens(1)))))
				(line__371(_arch 2 0 371(_procedure_call (_trgt(9))(_sens(2)))))
				(line__372(_arch 3 0 372(_procedure_call (_trgt(10))(_sens(3)))))
				(line__373(_arch 4 0 373(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 377
		(_object
			(_prcs
				(line__379(_arch 5 0 379(_procedure_call (_trgt(11))(_sens(10)))))
				(line__380(_arch 6 0 380(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 295 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 296 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 297 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 298(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 298(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 308(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 311 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 312 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 313 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 314 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 315 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 317(_ent(_in))))
		(_port (_int B0 -5 0 317(_ent(_in))))
		(_port (_int A0 -5 0 317(_ent(_in))))
		(_port (_int DI0 -5 0 318(_ent(_in))))
		(_port (_int CLK -5 0 318(_ent(_in))))
		(_port (_int F0 -5 0 318(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 319(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 328(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 331(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 332(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 333(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 334(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 335(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 336(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 338(_arch(_uni))))
		(_sig (_int VCCI -5 0 339(_arch(_uni))))
		(_var (_int F0_zd -5 0 385(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 386(_prcs 0)))
		(_var (_int Q0_zd -5 0 387(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 388(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 390(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 391(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 392(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 393(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 383(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1708          1463737467830 Structure
(_unit VHDL (lut40002 0 465(structure 0 473))
	(_version vc6)
	(_time 1463737467831 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9e9d9c90cec8ce8d9b9f8ec1cf9d9e9d9c98cd999b)
	(_ent
		(_time 1463737467828)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 475(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2292          1463737467861 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 495))
	(_version vc6)
	(_time 1463737467862 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code bdbfeae9bdebecaab4bcafe7e9bbbababebabfbbb8)
	(_ent
		(_time 1463737467859)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 498(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 500(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 496(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6907          1463737467906 Structure
(_unit VHDL (slice_2 0 511(structure 0 545))
	(_version vc6)
	(_time 1463737467907 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code eceebebfecbbb1fabdbff9b5ebefeeebefeabfeae5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467890)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 566(_ent (_in))))
				(_port (_int B -5 0 566(_ent (_in))))
				(_port (_int C -5 0 566(_ent (_in))))
				(_port (_int D -5 0 566(_ent (_in))))
				(_port (_int Z -5 0 567(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 560(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 570(_ent (_in))))
				(_port (_int D1 -5 0 570(_ent (_in))))
				(_port (_int SD -5 0 570(_ent (_in))))
				(_port (_int SP -5 0 571(_ent (_in))))
				(_port (_int CK -5 0 571(_ent (_in))))
				(_port (_int LSR -5 0 571(_ent (_in))))
				(_port (_int Q -5 0 572(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 563(_ent (_out))))
			)
		)
	)
	(_inst n2124_000_BUF1_BUF1 0 575(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 577(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i823 0 579(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 582(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 586
		(_object
			(_prcs
				(line__588(_arch 0 0 588(_procedure_call (_trgt(5))(_sens(0)))))
				(line__589(_arch 1 0 589(_procedure_call (_trgt(7))(_sens(1)))))
				(line__590(_arch 2 0 590(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 594
		(_object
			(_prcs
				(line__596(_arch 3 0 596(_procedure_call (_trgt(6))(_sens(5)))))
				(line__597(_arch 4 0 597(_procedure_call (_trgt(8))(_sens(7)))))
				(line__598(_arch 5 0 598(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 514 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 515 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 516 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 517(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 517(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 536 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 538(_ent(_in))))
		(_port (_int LSR -5 0 538(_ent(_in))))
		(_port (_int CLK -5 0 538(_ent(_in))))
		(_port (_int F0 -5 0 539(_ent(_out))))
		(_port (_int Q0 -5 0 539(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 552(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 554(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 555(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 557(_arch(_uni))))
		(_sig (_int VCCI -5 0 558(_arch(_uni))))
		(_var (_int Q0_zd -5 0 602(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 603(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 605(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 606(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 607(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 608(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 610(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 611(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 612(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 601(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1708          1463737467937 Structure
(_unit VHDL (lut40004 0 704(structure 0 712))
	(_version vc6)
	(_time 1463737467938 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0b080a0c5c5d5b180e0a1b545a080b080f0d580c0e)
	(_ent
		(_time 1463737467921)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 714(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011111110110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011111110110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1917          1463737467954 Structure
(_unit VHDL (vmuxregsre0005 0 725(structure 0 734))
	(_version vc6)
	(_time 1463737467955 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 1a184e1d1f4c4b0d131e08404e1c1d1d191d181c1f)
	(_ent
		(_time 1463737467952)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 736(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 726(_ent(_in))))
		(_port (_int D1 -1 0 726(_ent(_in))))
		(_port (_int SD -1 0 726(_ent(_in))))
		(_port (_int SP -1 0 727(_ent(_in))))
		(_port (_int CK -1 0 727(_ent(_in))))
		(_port (_int LSR -1 0 727(_ent(_in))))
		(_port (_int Q -1 0 728(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8095          1463737467998 Structure
(_unit VHDL (slice_3 0 747(structure 0 790))
	(_version vc6)
	(_time 1463737467999 2016.05.20 11:44:27)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 494b184b131e145f1e1c5c104e4a4a4e4a4f1a4f40)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467968)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 811(_ent (_in))))
				(_port (_int B -5 0 811(_ent (_in))))
				(_port (_int C -5 0 811(_ent (_in))))
				(_port (_int D -5 0 811(_ent (_in))))
				(_port (_int Z -5 0 812(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 815(_ent (_in))))
				(_port (_int D1 -5 0 815(_ent (_in))))
				(_port (_int SD -5 0 815(_ent (_in))))
				(_port (_int SP -5 0 816(_ent (_in))))
				(_port (_int CK -5 0 816(_ent (_in))))
				(_port (_int LSR -5 0 816(_ent (_in))))
				(_port (_int Q -5 0 817(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 808(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_2_lut_4_lut 0 820(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_set 0 822(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 825(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 829
		(_object
			(_prcs
				(line__831(_arch 0 0 831(_procedure_call (_trgt(9))(_sens(0)))))
				(line__832(_arch 1 0 832(_procedure_call (_trgt(10))(_sens(1)))))
				(line__833(_arch 2 0 833(_procedure_call (_trgt(11))(_sens(2)))))
				(line__834(_arch 3 0 834(_procedure_call (_trgt(12))(_sens(3)))))
				(line__835(_arch 4 0 835(_procedure_call (_trgt(13))(_sens(4)))))
				(line__836(_arch 5 0 836(_procedure_call (_trgt(15))(_sens(5)))))
				(line__837(_arch 6 0 837(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 841
		(_object
			(_prcs
				(line__843(_arch 7 0 843(_procedure_call (_trgt(14))(_sens(13)))))
				(line__844(_arch 8 0 844(_procedure_call (_trgt(16))(_sens(15)))))
				(line__845(_arch 9 0 845(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 750 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 751 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 752 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 753(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 753(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_D0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 767(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 780 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 782(_ent(_in))))
		(_port (_int C0 -5 0 782(_ent(_in))))
		(_port (_int B0 -5 0 782(_ent(_in))))
		(_port (_int A0 -5 0 783(_ent(_in))))
		(_port (_int DI0 -5 0 783(_ent(_in))))
		(_port (_int LSR -5 0 783(_ent(_in))))
		(_port (_int CLK -5 0 784(_ent(_in))))
		(_port (_int F0 -5 0 784(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 784(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 793(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 797(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 798(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 799(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 802(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 803(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 804(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 806(_arch(_uni))))
		(_var (_int F0_zd -5 0 850(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 851(_prcs 0)))
		(_var (_int Q0_zd -5 0 852(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 853(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 855(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 856(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 857(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 858(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 859(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 860(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 861(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 848(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 6948          1463737468076 Structure
(_unit VHDL (slice_5 0 970(structure 0 1004))
	(_version vc6)
	(_time 1463737468077 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9795c698c3c0ca81c6c482ce909492909491c4919e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468046)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 1025(_ent (_in))))
				(_port (_int B -5 0 1025(_ent (_in))))
				(_port (_int C -5 0 1025(_ent (_in))))
				(_port (_int D -5 0 1025(_ent (_in))))
				(_port (_int Z -5 0 1026(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1019(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 1029(_ent (_in))))
				(_port (_int D1 -5 0 1029(_ent (_in))))
				(_port (_int SD -5 0 1029(_ent (_in))))
				(_port (_int SP -5 0 1030(_ent (_in))))
				(_port (_int CK -5 0 1030(_ent (_in))))
				(_port (_int LSR -5 0 1030(_ent (_in))))
				(_port (_int Q -5 0 1031(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1022(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 1034(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 1036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i827 0 1038(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 1041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1045
		(_object
			(_prcs
				(line__1047(_arch 0 0 1047(_procedure_call (_trgt(5))(_sens(0)))))
				(line__1048(_arch 1 0 1048(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1049(_arch 2 0 1049(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1053
		(_object
			(_prcs
				(line__1055(_arch 3 0 1055(_procedure_call (_trgt(6))(_sens(5)))))
				(line__1056(_arch 4 0 1056(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1057(_arch 5 0 1057(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 974 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 975 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 976(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_DI0 -3 0 978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 982(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 995 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 997(_ent(_in))))
		(_port (_int LSR -5 0 997(_ent(_in))))
		(_port (_int CLK -5 0 997(_ent(_in))))
		(_port (_int F0 -5 0 998(_ent(_out))))
		(_port (_int Q0 -5 0 998(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1016(_arch(_uni))))
		(_sig (_int VCCI -5 0 1017(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1061(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1062(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1064(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1065(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1066(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1067(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1069(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1071(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1060(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1716          1463737468110 Structure
(_unit VHDL (lut40006 0 1163(structure 0 1171))
	(_version vc6)
	(_time 1463737468111 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b6b5b7e3b5e0e6a5b3b7a6e9e7b5b6b5b0b0e5b1b3)
	(_ent
		(_time 1463737468108)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1173(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8201          1463737468140 Structure
(_unit VHDL (slice_6 0 1184(structure 0 1227))
	(_version vc6)
	(_time 1463737468141 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d6d4878483818bc08183c38fd1d5d0d1d5d085d0df)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468124)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1253(_ent (_in))))
				(_port (_int B -5 0 1253(_ent (_in))))
				(_port (_int C -5 0 1253(_ent (_in))))
				(_port (_int D -5 0 1253(_ent (_in))))
				(_port (_int Z -5 0 1254(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1248(_ent (_in))))
				(_port (_int D1 -5 0 1248(_ent (_in))))
				(_port (_int SD -5 0 1248(_ent (_in))))
				(_port (_int SP -5 0 1249(_ent (_in))))
				(_port (_int CK -5 0 1249(_ent (_in))))
				(_port (_int LSR -5 0 1249(_ent (_in))))
				(_port (_int Q -5 0 1250(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1245(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_4 0 1257(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_set 0 1259(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1262(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1266
		(_object
			(_prcs
				(line__1268(_arch 0 0 1268(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1269(_arch 1 0 1269(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1270(_arch 2 0 1270(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1271(_arch 3 0 1271(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1272(_arch 4 0 1272(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1273(_arch 5 0 1273(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1274(_arch 6 0 1274(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1278
		(_object
			(_prcs
				(line__1280(_arch 7 0 1280(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1281(_arch 8 0 1281(_procedure_call (_trgt(16))(_sens(15)))))
				(line__1282(_arch 9 0 1282(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1188 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1189 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1190(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D0 -3 0 1192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1216 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1217 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1219(_ent(_in))))
		(_port (_int C0 -5 0 1219(_ent(_in))))
		(_port (_int B0 -5 0 1219(_ent(_in))))
		(_port (_int A0 -5 0 1220(_ent(_in))))
		(_port (_int DI0 -5 0 1220(_ent(_in))))
		(_port (_int LSR -5 0 1220(_ent(_in))))
		(_port (_int CLK -5 0 1221(_ent(_in))))
		(_port (_int F0 -5 0 1221(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1241(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1243(_arch(_uni))))
		(_var (_int F0_zd -5 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1288(_prcs 0)))
		(_var (_int Q0_zd -5 0 1289(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1290(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1292(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1293(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1294(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1295(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1296(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1297(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1298(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1299(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1285(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1716          1463737468146 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1415))
	(_version vc6)
	(_time 1463737468147 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d6d5d785d58086c5d3d7c68987d5d6d5d1d085d1d3)
	(_ent
		(_time 1463737468144)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1417(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468173 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1436))
	(_version vc6)
	(_time 1463737468174 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f5f6f4a4f5a3a5e6f0f4e5aaa4f6f5f6fdf3a6f2f0)
	(_ent
		(_time 1463737468171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1438(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5750          1463737468188 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1483))
	(_version vc6)
	(_time 1463737468189 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 04065402535359120f06115d03070c03070257020d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468186)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1498(_ent (_in))))
				(_port (_int B -4 0 1498(_ent (_in))))
				(_port (_int C -4 0 1498(_ent (_in))))
				(_port (_int D -4 0 1498(_ent (_in))))
				(_port (_int Z -4 0 1499(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1502(_ent (_in))))
				(_port (_int B -4 0 1502(_ent (_in))))
				(_port (_int C -4 0 1502(_ent (_in))))
				(_port (_int D -4 0 1502(_ent (_in))))
				(_port (_int Z -4 0 1503(_ent (_out))))
			)
		)
	)
	(_inst i956_2_lut_4_lut 0 1506(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i955_2_lut_4_lut 0 1508(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1512
		(_object
			(_prcs
				(line__1514(_arch 0 0 1514(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1515(_arch 1 0 1515(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1516(_arch 2 0 1516(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1517(_arch 3 0 1517(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1518(_arch 4 0 1518(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1519(_arch 5 0 1519(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1520(_arch 6 0 1520(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1521(_arch 7 0 1521(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1486(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1487(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1488(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1489(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1491(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1493(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1494(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1495(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1526(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1527(_prcs 0)))
		(_var (_int F1_zd -4 0 1528(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1529(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1524(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1716          1463737468202 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1592))
	(_version vc6)
	(_time 1463737468203 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 14171412154244071115044b451714171d12471311)
	(_ent
		(_time 1463737468192)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1594(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468220 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1613))
	(_version vc6)
	(_time 1463737468221 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 24272421257274372125347b752725272422772321)
	(_ent
		(_time 1463737468218)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1615(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5750          1463737468233 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1660))
	(_version vc6)
	(_time 1463737468234 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3331633663646e253831266a34303a34303560353a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468224)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1675(_ent (_in))))
				(_port (_int B -4 0 1675(_ent (_in))))
				(_port (_int C -4 0 1675(_ent (_in))))
				(_port (_int D -4 0 1675(_ent (_in))))
				(_port (_int Z -4 0 1676(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1679(_ent (_in))))
				(_port (_int B -4 0 1679(_ent (_in))))
				(_port (_int C -4 0 1679(_ent (_in))))
				(_port (_int D -4 0 1679(_ent (_in))))
				(_port (_int Z -4 0 1680(_ent (_out))))
			)
		)
	)
	(_inst i964_2_lut_4_lut 0 1683(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i954_2_lut_4_lut 0 1685(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1689
		(_object
			(_prcs
				(line__1691(_arch 0 0 1691(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1692(_arch 1 0 1692(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1693(_arch 2 0 1693(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1694(_arch 3 0 1694(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1695(_arch 4 0 1695(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1696(_arch 5 0 1696(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1697(_arch 6 0 1697(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1698(_arch 7 0 1698(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1663(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1664(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1665(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1666(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1669(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1671(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1672(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1703(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1704(_prcs 0)))
		(_var (_int F1_zd -4 0 1705(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1706(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1701(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1716          1463737468239 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1769))
	(_version vc6)
	(_time 1463737468240 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 33303337356563203632236c623032303235603436)
	(_ent
		(_time 1463737468237)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1771(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468266 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1790))
	(_version vc6)
	(_time 1463737468267 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 52515250550402415753420d035153515054015557)
	(_ent
		(_time 1463737468264)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1792(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5752          1463737468296 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1837))
	(_version vc6)
	(_time 1463737468297 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7270227323252f647970672b757173717275717421)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468280)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1852(_ent (_in))))
				(_port (_int B -4 0 1852(_ent (_in))))
				(_port (_int C -4 0 1852(_ent (_in))))
				(_port (_int D -4 0 1852(_ent (_in))))
				(_port (_int Z -4 0 1853(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1856(_ent (_in))))
				(_port (_int B -4 0 1856(_ent (_in))))
				(_port (_int C -4 0 1856(_ent (_in))))
				(_port (_int D -4 0 1856(_ent (_in))))
				(_port (_int Z -4 0 1857(_ent (_out))))
			)
		)
	)
	(_inst i957_2_lut_4_lut 0 1860(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i953_2_lut_4_lut 0 1862(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1866
		(_object
			(_prcs
				(line__1868(_arch 0 0 1868(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1869(_arch 1 0 1869(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1870(_arch 2 0 1870(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1871(_arch 3 0 1871(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1872(_arch 4 0 1872(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1873(_arch 5 0 1873(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1874(_arch 6 0 1874(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1875(_arch 7 0 1875(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1848(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1849(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1880(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1881(_prcs 0)))
		(_var (_int F1_zd -4 0 1882(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1883(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1878(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1716          1463737468329 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1946))
	(_version vc6)
	(_time 1463737468330 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9192919f95c7c182949081cec09290929297c29694)
	(_ent
		(_time 1463737468327)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1948(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468360 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1967))
	(_version vc6)
	(_time 1463737468361 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b0b3b0e5b5e6e0a3b5b1a0efe1b3b1b3b4b6e3b7b5)
	(_ent
		(_time 1463737468358)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1969(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5752          1463737468389 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2014))
	(_version vc6)
	(_time 1463737468390 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cfcd9f9aca9892d9c4cdda96c8cccecccec8ccc99c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468374)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2029(_ent (_in))))
				(_port (_int B -4 0 2029(_ent (_in))))
				(_port (_int C -4 0 2029(_ent (_in))))
				(_port (_int D -4 0 2029(_ent (_in))))
				(_port (_int Z -4 0 2030(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2033(_ent (_in))))
				(_port (_int B -4 0 2033(_ent (_in))))
				(_port (_int C -4 0 2033(_ent (_in))))
				(_port (_int D -4 0 2033(_ent (_in))))
				(_port (_int Z -4 0 2034(_ent (_out))))
			)
		)
	)
	(_inst i958_2_lut_4_lut 0 2037(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i952_2_lut_4_lut 0 2039(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2043
		(_object
			(_prcs
				(line__2045(_arch 0 0 2045(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2046(_arch 1 0 2046(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2047(_arch 2 0 2047(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2048(_arch 3 0 2048(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2049(_arch 4 0 2049(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2050(_arch 5 0 2050(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2051(_arch 6 0 2051(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2052(_arch 7 0 2052(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2022(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2025(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2026(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2057(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2058(_prcs 0)))
		(_var (_int F1_zd -4 0 2059(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2060(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2055(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5752          1463737468438 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2149))
	(_version vc6)
	(_time 1463737468439 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fefcaeaef8a9a3e8f5fceba7f9fdfffdfcf9fdf8ad)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468436)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2164(_ent (_in))))
				(_port (_int B -4 0 2164(_ent (_in))))
				(_port (_int C -4 0 2164(_ent (_in))))
				(_port (_int D -4 0 2164(_ent (_in))))
				(_port (_int Z -4 0 2165(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2168(_ent (_in))))
				(_port (_int B -4 0 2168(_ent (_in))))
				(_port (_int C -4 0 2168(_ent (_in))))
				(_port (_int D -4 0 2168(_ent (_in))))
				(_port (_int Z -4 0 2169(_ent (_out))))
			)
		)
	)
	(_inst i959_2_lut_4_lut 0 2172(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i951_2_lut_4_lut 0 2174(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2178
		(_object
			(_prcs
				(line__2180(_arch 0 0 2180(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2181(_arch 1 0 2181(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2182(_arch 2 0 2182(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2183(_arch 3 0 2183(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2184(_arch 4 0 2184(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2185(_arch 5 0 2185(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2186(_arch 6 0 2186(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2187(_arch 7 0 2187(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2154(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2155(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2156(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2158(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2159(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2160(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2161(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2192(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2193(_prcs 0)))
		(_var (_int F1_zd -4 0 2194(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2190(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5752          1463737468454 Structure
(_unit VHDL (slice_13 0 2250(structure 0 2284))
	(_version vc6)
	(_time 1463737468455 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0e0c590808595318050c1b57090d0f0d0d090d085d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468452)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 2303(_ent (_in))))
				(_port (_int B -4 0 2303(_ent (_in))))
				(_port (_int C -4 0 2303(_ent (_in))))
				(_port (_int D -4 0 2303(_ent (_in))))
				(_port (_int Z -4 0 2304(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 2299(_ent (_in))))
				(_port (_int B -4 0 2299(_ent (_in))))
				(_port (_int C -4 0 2299(_ent (_in))))
				(_port (_int D -4 0 2299(_ent (_in))))
				(_port (_int Z -4 0 2300(_ent (_out))))
			)
		)
	)
	(_inst i960_2_lut_4_lut 0 2307(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i963_2_lut_4_lut 0 2309(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 2313
		(_object
			(_prcs
				(line__2315(_arch 0 0 2315(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2316(_arch 1 0 2316(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2317(_arch 2 0 2317(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2318(_arch 3 0 2318(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2319(_arch 4 0 2319(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2320(_arch 5 0 2320(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2321(_arch 6 0 2321(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2322(_arch 7 0 2322(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2253 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2254 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2255 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2256(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2256(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2258(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2259(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2260(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2261(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2262(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2263(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2264(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2266(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2267(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2268(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2269(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2273(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2275(_ent(_in))))
		(_port (_int C1 -4 0 2275(_ent(_in))))
		(_port (_int B1 -4 0 2275(_ent(_in))))
		(_port (_int A1 -4 0 2276(_ent(_in))))
		(_port (_int D0 -4 0 2276(_ent(_in))))
		(_port (_int C0 -4 0 2276(_ent(_in))))
		(_port (_int B0 -4 0 2277(_ent(_in))))
		(_port (_int A0 -4 0 2277(_ent(_in))))
		(_port (_int F0 -4 0 2277(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2278(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2287(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2288(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2289(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2291(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2292(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2293(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2294(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2295(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2296(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2327(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2328(_prcs 0)))
		(_var (_int F1_zd -4 0 2329(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2330(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2325(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5752          1463737468469 Structure
(_unit VHDL (slice_14 0 2385(structure 0 2419))
	(_version vc6)
	(_time 1463737468470 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1d1f4a1a1a4a400b161f08441a1e1c1e191a1e1b4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468467)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2434(_ent (_in))))
				(_port (_int B -4 0 2434(_ent (_in))))
				(_port (_int C -4 0 2434(_ent (_in))))
				(_port (_int D -4 0 2434(_ent (_in))))
				(_port (_int Z -4 0 2435(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2438(_ent (_in))))
				(_port (_int B -4 0 2438(_ent (_in))))
				(_port (_int C -4 0 2438(_ent (_in))))
				(_port (_int D -4 0 2438(_ent (_in))))
				(_port (_int Z -4 0 2439(_ent (_out))))
			)
		)
	)
	(_inst i949_2_lut_4_lut 0 2442(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i962_2_lut_4_lut 0 2444(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2448
		(_object
			(_prcs
				(line__2450(_arch 0 0 2450(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2451(_arch 1 0 2451(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2452(_arch 2 0 2452(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2453(_arch 3 0 2453(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2454(_arch 4 0 2454(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2455(_arch 5 0 2455(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2456(_arch 6 0 2456(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2457(_arch 7 0 2457(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2391(_ent(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2408(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2410(_ent(_in))))
		(_port (_int C1 -4 0 2410(_ent(_in))))
		(_port (_int B1 -4 0 2410(_ent(_in))))
		(_port (_int A1 -4 0 2411(_ent(_in))))
		(_port (_int D0 -4 0 2411(_ent(_in))))
		(_port (_int C0 -4 0 2411(_ent(_in))))
		(_port (_int B0 -4 0 2412(_ent(_in))))
		(_port (_int A0 -4 0 2412(_ent(_in))))
		(_port (_int F0 -4 0 2412(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2413(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2422(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2430(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2431(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2462(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2463(_prcs 0)))
		(_var (_int F1_zd -4 0 2464(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2460(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5752          1463737468500 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2554))
	(_version vc6)
	(_time 1463737468501 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3e6b393c6b612a373e29653b3f3d3f393b3f3a6f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468498)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2569(_ent (_in))))
				(_port (_int B -4 0 2569(_ent (_in))))
				(_port (_int C -4 0 2569(_ent (_in))))
				(_port (_int D -4 0 2569(_ent (_in))))
				(_port (_int Z -4 0 2570(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2573(_ent (_in))))
				(_port (_int B -4 0 2573(_ent (_in))))
				(_port (_int C -4 0 2573(_ent (_in))))
				(_port (_int D -4 0 2573(_ent (_in))))
				(_port (_int Z -4 0 2574(_ent (_out))))
			)
		)
	)
	(_inst i950_2_lut_4_lut 0 2577(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i961_2_lut_4_lut 0 2579(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2583
		(_object
			(_prcs
				(line__2585(_arch 0 0 2585(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2586(_arch 1 0 2586(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2587(_arch 2 0 2587(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2588(_arch 3 0 2588(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2589(_arch 4 0 2589(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2590(_arch 5 0 2590(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2591(_arch 6 0 2591(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2592(_arch 7 0 2592(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2565(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2566(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2597(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2598(_prcs 0)))
		(_var (_int F1_zd -4 0 2599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2600(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2595(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1716          1463737468545 Structure
(_unit VHDL (lut40015 0 2655(structure 0 2663))
	(_version vc6)
	(_time 1463737468546 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 6b686c6a3c3d3b786e6a7b343a686a686e6d386c6e)
	(_ent
		(_time 1463737468530)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2665(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2656(_ent(_in))))
		(_port (_int B -1 0 2656(_ent(_in))))
		(_port (_int C -1 0 2656(_ent(_in))))
		(_port (_int D -1 0 2656(_ent(_in))))
		(_port (_int Z -1 0 2657(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1927          1463737468563 Structure
(_unit VHDL (vmuxregsre0016 0 2676(structure 0 2685))
	(_version vc6)
	(_time 1463737468564 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 7b79297a7d2d2a6c727f69212f7d7c7c787c797d7e)
	(_ent
		(_time 1463737468561)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2687(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2677(_ent(_in))))
		(_port (_int D1 -1 0 2677(_ent(_in))))
		(_port (_int SD -1 0 2677(_ent(_in))))
		(_port (_int SP -1 0 2678(_ent(_in))))
		(_port (_int CK -1 0 2678(_ent(_in))))
		(_port (_int LSR -1 0 2678(_ent(_in))))
		(_port (_int Q -1 0 2679(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10373         1463737468623 Structure
(_unit VHDL (slice_16 0 2698(structure 0 2751))
	(_version vc6)
	(_time 1463737468624 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b9bbeeede3eee4afbabebce9ffe6e9babfbebabfeabfb0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468608)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2781(_ent (_in))))
				(_port (_int B -5 0 2781(_ent (_in))))
				(_port (_int C -5 0 2781(_ent (_in))))
				(_port (_int D -5 0 2781(_ent (_in))))
				(_port (_int Z -5 0 2782(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -5 0 2785(_ent (_in))))
				(_port (_int B -5 0 2785(_ent (_in))))
				(_port (_int C -5 0 2785(_ent (_in))))
				(_port (_int D -5 0 2785(_ent (_in))))
				(_port (_int Z -5 0 2786(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 2789(_ent (_in))))
				(_port (_int D1 -5 0 2789(_ent (_in))))
				(_port (_int SD -5 0 2789(_ent (_in))))
				(_port (_int SP -5 0 2790(_ent (_in))))
				(_port (_int CK -5 0 2790(_ent (_in))))
				(_port (_int LSR -5 0 2790(_ent (_in))))
				(_port (_int Q -5 0 2791(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2778(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2775(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_2 0 2794(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1_2_lut_4_lut 0 2796(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_reset 0 2798(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 2801(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2803(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2807
		(_object
			(_prcs
				(line__2809(_arch 0 0 2809(_procedure_call (_trgt(14))(_sens(0)))))
				(line__2810(_arch 1 0 2810(_procedure_call (_trgt(15))(_sens(1)))))
				(line__2811(_arch 2 0 2811(_procedure_call (_trgt(16))(_sens(2)))))
				(line__2812(_arch 3 0 2812(_procedure_call (_trgt(17))(_sens(3)))))
				(line__2813(_arch 4 0 2813(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2814(_arch 5 0 2814(_procedure_call (_trgt(19))(_sens(5)))))
				(line__2815(_arch 6 0 2815(_procedure_call (_trgt(20))(_sens(6)))))
				(line__2816(_arch 7 0 2816(_procedure_call (_trgt(21))(_sens(7)))))
				(line__2817(_arch 8 0 2817(_procedure_call (_trgt(22))(_sens(8)))))
				(line__2818(_arch 9 0 2818(_procedure_call (_trgt(24))(_sens(9)))))
				(line__2819(_arch 10 0 2819(_procedure_call (_trgt(26))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2823
		(_object
			(_prcs
				(line__2825(_arch 11 0 2825(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2826(_arch 12 0 2826(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2827(_arch 13 0 2827(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2701 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2702 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2703 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2704(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2704(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_D1 -3 0 2706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2710(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2711(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2724(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2725(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2726(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2739 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2741(_ent(_in))))
		(_port (_int C1 -5 0 2741(_ent(_in))))
		(_port (_int B1 -5 0 2741(_ent(_in))))
		(_port (_int A1 -5 0 2742(_ent(_in))))
		(_port (_int D0 -5 0 2742(_ent(_in))))
		(_port (_int C0 -5 0 2742(_ent(_in))))
		(_port (_int B0 -5 0 2743(_ent(_in))))
		(_port (_int A0 -5 0 2743(_ent(_in))))
		(_port (_int M0 -5 0 2743(_ent(_in))))
		(_port (_int LSR -5 0 2744(_ent(_in))))
		(_port (_int CLK -5 0 2744(_ent(_in))))
		(_port (_int F0 -5 0 2744(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2745(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2745(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2755(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2756(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2758(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2759(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2761(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 2762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2763(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2764(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2766(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2767(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2768(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2769(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2770(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2772(_arch(_uni))))
		(_sig (_int GNDI -5 0 2773(_arch(_uni))))
		(_var (_int F0_zd -5 0 2832(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2833(_prcs 0)))
		(_var (_int Q0_zd -5 0 2834(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2835(_prcs 0)))
		(_var (_int F1_zd -5 0 2836(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2837(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2839(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2840(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2841(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2842(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2843(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2844(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2845(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2846(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 2830(_prcs (_simple)(_trgt(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1716          1463737468656 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2979))
	(_version vc6)
	(_time 1463737468657 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d8dbdf8bd58e88cbddd9c88789dbd9dbdfde8bdfdd)
	(_ent
		(_time 1463737468654)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2981(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468701 Structure
(_unit VHDL (lut40018 0 2992(structure 0 3000))
	(_version vc6)
	(_time 1463737468702 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 070401000551571402061758560406040f01540002)
	(_ent
		(_time 1463737468686)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3002(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5333          1463737468732 Structure
(_unit VHDL (slice_17 0 3013(structure 0 3042))
	(_version vc6)
	(_time 1463737468733 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2624702273717b302272337f212527252121252075)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468717)
	)
	(_vital vital_level0)
	(_comp
		(lut40017
			(_object
				(_port (_int A -4 0 3059(_ent (_in))))
				(_port (_int B -4 0 3059(_ent (_in))))
				(_port (_int C -4 0 3059(_ent (_in))))
				(_port (_int D -4 0 3059(_ent (_in))))
				(_port (_int Z -4 0 3060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3056(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 3063(_ent (_in))))
				(_port (_int B -4 0 3063(_ent (_in))))
				(_port (_int C -4 0 3063(_ent (_in))))
				(_port (_int D -4 0 3063(_ent (_in))))
				(_port (_int Z -4 0 3064(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 3067(_comp lut40017)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst DRIVEGND 0 3069(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_4_lut_adj_1 0 3071(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 3075
		(_object
			(_prcs
				(line__3077(_arch 0 0 3077(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3078(_arch 1 0 3078(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3079(_arch 2 0 3079(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3080(_arch 3 0 3080(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3081(_arch 4 0 3081(_procedure_call (_trgt(12))(_sens(4)))))
				(line__3082(_arch 5 0 3082(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3016 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3017 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3018 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3019(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3019(_ent(_string \"SLICE_17"\))))
		(_gen (_int tipd_D1 -3 0 3021(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3022(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3023(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3024(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3032(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 3034(_ent(_in))))
		(_port (_int C1 -4 0 3034(_ent(_in))))
		(_port (_int D0 -4 0 3034(_ent(_in))))
		(_port (_int C0 -4 0 3035(_ent(_in))))
		(_port (_int B0 -4 0 3035(_ent(_in))))
		(_port (_int A0 -4 0 3035(_ent(_in))))
		(_port (_int F0 -4 0 3036(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 3036(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 3045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 3046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 3047(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 3048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3050(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 3051(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 3052(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3054(_arch(_uni))))
		(_var (_int F0_zd -4 0 3087(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 3088(_prcs 0)))
		(_var (_int F1_zd -4 0 3089(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 3090(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3085(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1716          1463737468751 Structure
(_unit VHDL (lut40019 0 3139(structure 0 3147))
	(_version vc6)
	(_time 1463737468752 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 363530323560662533372669673537353f30653133)
	(_ent
		(_time 1463737468749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3149(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1716          1463737468767 Structure
(_unit VHDL (lut40020 0 3160(structure 0 3168))
	(_version vc6)
	(_time 1463737468768 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 464540454510165543475619174544454640154143)
	(_ent
		(_time 1463737468765)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3170(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000110000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000110000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3161(_ent(_in))))
		(_port (_int B -1 0 3161(_ent(_in))))
		(_port (_int C -1 0 3161(_ent(_in))))
		(_port (_int D -1 0 3161(_ent(_in))))
		(_port (_int Z -1 0 3162(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9073          1463737468812 Structure
(_unit VHDL (slice_18 0 3181(structure 0 3225))
	(_version vc6)
	(_time 1463737468813 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 74762275232329622173612d737775777c73777227)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468810)
	)
	(_vital vital_level0)
	(_comp
		(lut40019
			(_object
				(_port (_int A -5 0 3256(_ent (_in))))
				(_port (_int B -5 0 3256(_ent (_in))))
				(_port (_int C -5 0 3256(_ent (_in))))
				(_port (_int D -5 0 3256(_ent (_in))))
				(_port (_int Z -5 0 3257(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3245(_ent (_out))))
			)
		)
		(lut40020
			(_object
				(_port (_int A -5 0 3260(_ent (_in))))
				(_port (_int B -5 0 3260(_ent (_in))))
				(_port (_int C -5 0 3260(_ent (_in))))
				(_port (_int D -5 0 3260(_ent (_in))))
				(_port (_int Z -5 0 3261(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 3251(_ent (_in))))
				(_port (_int D1 -5 0 3251(_ent (_in))))
				(_port (_int SD -5 0 3251(_ent (_in))))
				(_port (_int SP -5 0 3252(_ent (_in))))
				(_port (_int CK -5 0 3252(_ent (_in))))
				(_port (_int LSR -5 0 3252(_ent (_in))))
				(_port (_int Q -5 0 3253(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3248(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_adj_3 0 3264(_comp lut40019)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst DRIVEGND 0 3266(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 3268(_comp lut40020)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_reset 0 3270(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 3273(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3277
		(_object
			(_prcs
				(line__3279(_arch 0 0 3279(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3280(_arch 1 0 3280(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3281(_arch 2 0 3281(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3282(_arch 3 0 3282(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3283(_arch 4 0 3283(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3284(_arch 5 0 3284(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3285(_arch 6 0 3285(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3289
		(_object
			(_prcs
				(line__3291(_arch 7 0 3291(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3292(_arch 8 0 3292(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3293(_arch 9 0 3293(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3184 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3185 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3186 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3187(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3187(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_C1 -3 0 3189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 3190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 3193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 3216(_ent(_in))))
		(_port (_int B1 -5 0 3216(_ent(_in))))
		(_port (_int C0 -5 0 3216(_ent(_in))))
		(_port (_int B0 -5 0 3217(_ent(_in))))
		(_port (_int M0 -5 0 3217(_ent(_in))))
		(_port (_int LSR -5 0 3217(_ent(_in))))
		(_port (_int CLK -5 0 3218(_ent(_in))))
		(_port (_int F0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3219(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 3228(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 3232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3233(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3238(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3242(_arch(_uni))))
		(_sig (_int VCCI -5 0 3243(_arch(_uni))))
		(_var (_int F0_zd -5 0 3298(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3299(_prcs 0)))
		(_var (_int Q0_zd -5 0 3300(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3301(_prcs 0)))
		(_var (_int F1_zd -5 0 3302(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3303(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3305(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3306(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3307(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3308(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3309(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3310(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3311(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3312(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3296(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1112          1463737468859 Structure
(_unit VHDL (xo2iobuf 0 3425(structure 0 3432))
	(_version vc6)
	(_time 1463737468860 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a3a1fef4f6f1f5b5aba5e5f9f0a4a6a5a5a4aba5f5)
	(_ent
		(_time 1463737468857)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3434(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3426(_ent(_in))))
		(_port (_int T -1 0 3426(_ent(_in))))
		(_port (_int PAD -1 0 3426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3037          1463737468890 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3461))
	(_version vc6)
	(_time 1463737468891 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c2c19196c395c2d790c3d19997c4c3c5c6c4c7c794)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468888)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3472(_ent (_in))))
				(_port (_int T -4 0 3472(_ent (_in))))
				(_port (_int PAD -4 0 3472(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3469(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3475(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3477(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3481
		(_object
			(_prcs
				(line__3483(_arch 0 0 3483(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3464(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3465(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3467(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3487(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3486(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 994           1463737468922 Structure
(_unit VHDL (xo2iobuf0021 0 3517(structure 0 3524))
	(_version vc6)
	(_time 1463737468923 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e2e0bfb1b6b0b4f4eae4a4b8b1e5e7e4e4e1e2e1e2)
	(_ent
		(_time 1463737468920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3526(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3518(_ent(_out))))
		(_port (_int PAD -1 0 3518(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3325          1463737468982 Structure
(_unit VHDL (gob 0 3536(structure 0 3556))
	(_version vc6)
	(_time 1463737468983 2016.05.20 11:44:28)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 20237124767776362227667a732627267626222627)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468966)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3563(_ent (_out))))
				(_port (_int PAD -5 0 3563(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3566(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3570
		(_object
			(_prcs
				(line__3572(_arch 0 0 3572(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3559(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3576(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3577(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3579(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3580(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3575(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3342          1463737469060 Structure
(_unit VHDL (rstb 0 3620(structure 0 3640))
	(_version vc6)
	(_time 1463737469061 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6e6c3a6f38383e7869687c353c696a686c696c696d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469029)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3647(_ent (_out))))
				(_port (_int PAD -5 0 3647(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3650(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3654
		(_object
			(_prcs
				(line__3656(_arch 0 0 3656(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3643(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3660(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3661(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3663(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3664(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3659(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3342          1463737469185 Structure
(_unit VHDL (clkb 0 3704(structure 0 3724))
	(_version vc6)
	(_time 1463737469186 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code ebe8beb8eabcedfdececf8b1e9edb9ede9ede8edb8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469138)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3731(_ent (_out))))
				(_port (_int PAD -5 0 3731(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3734(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3738
		(_object
			(_prcs
				(line__3740(_arch 0 0 3740(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3727(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3744(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3745(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3747(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3748(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3743(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469232 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3805))
	(_version vc6)
	(_time 1463737469233 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1a1a1e1d4a4c4a0c1f195c401d1d1f1d1e1f4c191a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469216)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3816(_ent (_in))))
				(_port (_int T -4 0 3816(_ent (_in))))
				(_port (_int PAD -4 0 3816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3819(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3825
		(_object
			(_prcs
				(line__3827(_arch 0 0 3827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3811(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3831(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469280 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3878))
	(_version vc6)
	(_time 1463737469281 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 48484c4a411e185e4d4b0e124f4f4d4f4c4d1e4b49)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469278)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3889(_ent (_in))))
				(_port (_int T -4 0 3889(_ent (_in))))
				(_port (_int PAD -4 0 3889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3892(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3898
		(_object
			(_prcs
				(line__3900(_arch 0 0 3900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3884(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3904(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469296 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3951))
	(_version vc6)
	(_time 1463737469297 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 58585c5b510e084e5d5b1e025f5f5d5f5c5d0e5b5a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469294)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3962(_ent (_in))))
				(_port (_int T -4 0 3962(_ent (_in))))
				(_port (_int PAD -4 0 3962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3965(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3971
		(_object
			(_prcs
				(line__3973(_arch 0 0 3973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3957(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3977(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469312 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 4024))
	(_version vc6)
	(_time 1463737469313 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 68686c68613e387e6d6b2e326f6f6d6f6c6d3e6b6b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469310)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4035(_ent (_in))))
				(_port (_int T -4 0 4035(_ent (_in))))
				(_port (_int PAD -4 0 4035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 4038(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4044
		(_object
			(_prcs
				(line__4046(_arch 0 0 4046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 4028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4030(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 4050(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 4051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469341 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 4097))
	(_version vc6)
	(_time 1463737469342 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8787838981d1d7918284c1dd808082808382d18483)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469325)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4108(_ent (_in))))
				(_port (_int T -4 0 4108(_ent (_in))))
				(_port (_int PAD -4 0 4108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 4111(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4117
		(_object
			(_prcs
				(line__4119(_arch 0 0 4119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 4101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4103(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 4123(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 4124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469421 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 4170))
	(_version vc6)
	(_time 1463737469422 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d5d5d187d18385c3d0d6938fd2d2d0d2d1d083d6d0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469419)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4181(_ent (_in))))
				(_port (_int T -4 0 4181(_ent (_in))))
				(_port (_int PAD -4 0 4181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 4184(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4190
		(_object
			(_prcs
				(line__4192(_arch 0 0 4192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 4174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4176(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 4196(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 4197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469499 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 4243))
	(_version vc6)
	(_time 1463737469500 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 232326272175733526206579242426242726752025)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469497)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4254(_ent (_in))))
				(_port (_int T -4 0 4254(_ent (_in))))
				(_port (_int PAD -4 0 4254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 4257(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4263
		(_object
			(_prcs
				(line__4265(_arch 0 0 4265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 4247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4249(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 4269(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 4270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469575 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 4316))
	(_version vc6)
	(_time 1463737469576 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 71717470712721677472372b767674767574277276)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469559)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4327(_ent (_in))))
				(_port (_int T -4 0 4327(_ent (_in))))
				(_port (_int PAD -4 0 4327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 4330(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4336
		(_object
			(_prcs
				(line__4338(_arch 0 0 4338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 4320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4322(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 4342(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 4343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469653 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 4389))
	(_version vc6)
	(_time 1463737469654 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfbfbaebe8e9efa9babcf9e5b8b8bab8bbbae9bcb7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469637)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4400(_ent (_in))))
				(_port (_int T -4 0 4400(_ent (_in))))
				(_port (_int PAD -4 0 4400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 4403(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4409
		(_object
			(_prcs
				(line__4411(_arch 0 0 4411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 4393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4395(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 4415(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 4416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3024          1463737469733 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 4462))
	(_version vc6)
	(_time 1463737469734 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0d0d0b0b585b5d1b080e4b570a0a080a09085b0e04)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469731)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4473(_ent (_in))))
				(_port (_int T -4 0 4473(_ent (_in))))
				(_port (_int PAD -4 0 4473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 4476(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4482
		(_object
			(_prcs
				(line__4484(_arch 0 0 4484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 4466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4468(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 4488(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 4489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469748 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 4535))
	(_version vc6)
	(_time 1463737469749 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1c1c1a1b4e4a4c0a191f5a461b1b191b18194a1f1d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469746)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4546(_ent (_in))))
				(_port (_int T -4 0 4546(_ent (_in))))
				(_port (_int PAD -4 0 4546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4543(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 4549(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4555
		(_object
			(_prcs
				(line__4557(_arch 0 0 4557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 4539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4541(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 4561(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 4562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469764 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 4608))
	(_version vc6)
	(_time 1463737469765 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2c2c2a287e7a7c3a292f6a762b2b292b28297a2f2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469762)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4619(_ent (_in))))
				(_port (_int T -4 0 4619(_ent (_in))))
				(_port (_int PAD -4 0 4619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4616(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 4622(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4628
		(_object
			(_prcs
				(line__4630(_arch 0 0 4630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 4612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4614(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 4634(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 4635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469780 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 4681))
	(_version vc6)
	(_time 1463737469781 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3c3a396e6a6c2a393f7a663b3b393b38396a3f3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469778)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4692(_ent (_in))))
				(_port (_int T -4 0 4692(_ent (_in))))
				(_port (_int PAD -4 0 4692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4689(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 4695(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4701
		(_object
			(_prcs
				(line__4703(_arch 0 0 4703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 4685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4687(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 4707(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 4708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469795 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 4754))
	(_version vc6)
	(_time 1463737469796 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4b4b4d49181d1b5d4e480d114c4c4e4c4f4e1d484a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469793)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4765(_ent (_in))))
				(_port (_int T -4 0 4765(_ent (_in))))
				(_port (_int PAD -4 0 4765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4762(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 4768(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4774
		(_object
			(_prcs
				(line__4776(_arch 0 0 4776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 4758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4760(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4780(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469811 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4827))
	(_version vc6)
	(_time 1463737469823 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6a6a6c6a3a3c3a7c6f692c306d6d6f6d6e6f3c696b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469809)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4838(_ent (_in))))
				(_port (_int T -4 0 4838(_ent (_in))))
				(_port (_int PAD -4 0 4838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4835(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4841(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4847
		(_object
			(_prcs
				(line__4849(_arch 0 0 4849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4833(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4853(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3036          1463737469871 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4900))
	(_version vc6)
	(_time 1463737469872 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 99999f9691cfc98f9c9adfc39e9e9c9e9d9ccf9a98)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469856)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4911(_ent (_in))))
				(_port (_int T -4 0 4911(_ent (_in))))
				(_port (_int PAD -4 0 4911(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4908(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4914(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4916(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4920
		(_object
			(_prcs
				(line__4922(_arch 0 0 4922(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4903(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4904(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4906(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4926(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4927(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4925(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2986          1463737469934 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4973))
	(_version vc6)
	(_time 1463737469935 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d8d8898ad38f88cd8ad9ca838adedade8bdedbdedc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469918)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4984(_ent (_in))))
				(_port (_int T -4 0 4984(_ent (_in))))
				(_port (_int PAD -4 0 4984(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4981(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4987(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4989(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4993
		(_object
			(_prcs
				(line__4995(_arch 0 0 4995(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4976(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4977(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4979(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4999(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 5000(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4998(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2986          1463737469982 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 5046))
	(_version vc6)
	(_time 1463737469983 2016.05.20 11:44:29)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 06065600035156135407115d550004005500050002)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469980)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5057(_ent (_in))))
				(_port (_int T -4 0 5057(_ent (_in))))
				(_port (_int PAD -4 0 5057(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5054(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 5060(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5062(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5066
		(_object
			(_prcs
				(line__5068(_arch 0 0 5068(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 5050(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5052(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 5072(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 5073(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5071(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2979          1463737470029 Structure
(_unit VHDL (busyb 0 5102(structure 0 5119))
	(_version vc6)
	(_time 1463737470030 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 35353431356362223835276f6632303236323c3337)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470027)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5130(_ent (_in))))
				(_port (_int T -4 0 5130(_ent (_in))))
				(_port (_int PAD -4 0 5130(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5127(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 5133(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5135(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5139
		(_object
			(_prcs
				(line__5141(_arch 0 0 5141(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 5123(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5125(_arch(_uni))))
		(_var (_int busyS_zd -4 0 5145(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 5146(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5144(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3037          1463737470090 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 5192))
	(_version vc6)
	(_time 1463737470091 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 74747174732374612675672f217275737072717122)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470074)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5203(_ent (_in))))
				(_port (_int T -4 0 5203(_ent (_in))))
				(_port (_int PAD -4 0 5203(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5200(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 5206(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5212
		(_object
			(_prcs
				(line__5214(_arch 0 0 5214(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 5196(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5198(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 5218(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 5219(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5217(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1273          1463737470152 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 5255))
	(_version vc6)
	(_time 1463737470153 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b2b2b6e7b3e4e4a1b6b7f6e8b5b4b6b4b7b4b5b5b1)
	(_ent
		(_time 1463737470136)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5258(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5260(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5256(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1794          1463737470185 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 5286))
	(_version vc6)
	(_time 1463737470186 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d1d1d582d38787c484d3c88bd5d6d2d6d5d7d3d7d6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470183)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5292(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5295(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5299
		(_object
			(_prcs
				(line__5301(_arch 0 0 5301(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5289(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5304(_prcs (_simple)(_sens(1)))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 23974         1463737470355 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 5336))
	(_version vc6)
	(_time 1463737470356 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 7d7d2a7c2a2a2d682b7b787a6827797b797b787a7f7b2e)
	(_ent
		(_time 1463737470214)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D0 -1 0 5378(_ent (_in))))
				(_port (_int C0 -1 0 5378(_ent (_in))))
				(_port (_int B0 -1 0 5378(_ent (_in))))
				(_port (_int DI0 -1 0 5379(_ent (_in))))
				(_port (_int CLK -1 0 5379(_ent (_in))))
				(_port (_int F0 -1 0 5379(_ent (_out))))
				(_port (_int Q0 -1 0 5380(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 5383(_ent (_in))))
				(_port (_int B0 -1 0 5383(_ent (_in))))
				(_port (_int A0 -1 0 5383(_ent (_in))))
				(_port (_int DI0 -1 0 5384(_ent (_in))))
				(_port (_int CLK -1 0 5384(_ent (_in))))
				(_port (_int F0 -1 0 5384(_ent (_out))))
				(_port (_int Q0 -1 0 5385(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 5388(_ent (_in))))
				(_port (_int LSR -1 0 5388(_ent (_in))))
				(_port (_int CLK -1 0 5388(_ent (_in))))
				(_port (_int F0 -1 0 5389(_ent (_out))))
				(_port (_int Q0 -1 0 5389(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D0 -1 0 5392(_ent (_in))))
				(_port (_int C0 -1 0 5392(_ent (_in))))
				(_port (_int B0 -1 0 5392(_ent (_in))))
				(_port (_int A0 -1 0 5393(_ent (_in))))
				(_port (_int DI0 -1 0 5393(_ent (_in))))
				(_port (_int LSR -1 0 5393(_ent (_in))))
				(_port (_int CLK -1 0 5394(_ent (_in))))
				(_port (_int F0 -1 0 5394(_ent (_out))))
				(_port (_int Q0 -1 0 5394(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int DI0 -1 0 5397(_ent (_in))))
				(_port (_int LSR -1 0 5397(_ent (_in))))
				(_port (_int CLK -1 0 5397(_ent (_in))))
				(_port (_int F0 -1 0 5398(_ent (_out))))
				(_port (_int Q0 -1 0 5398(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D0 -1 0 5401(_ent (_in))))
				(_port (_int C0 -1 0 5401(_ent (_in))))
				(_port (_int B0 -1 0 5401(_ent (_in))))
				(_port (_int A0 -1 0 5402(_ent (_in))))
				(_port (_int DI0 -1 0 5402(_ent (_in))))
				(_port (_int LSR -1 0 5402(_ent (_in))))
				(_port (_int CLK -1 0 5403(_ent (_in))))
				(_port (_int F0 -1 0 5403(_ent (_out))))
				(_port (_int Q0 -1 0 5403(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 5406(_ent (_in))))
				(_port (_int C1 -1 0 5406(_ent (_in))))
				(_port (_int B1 -1 0 5406(_ent (_in))))
				(_port (_int A1 -1 0 5407(_ent (_in))))
				(_port (_int D0 -1 0 5407(_ent (_in))))
				(_port (_int C0 -1 0 5407(_ent (_in))))
				(_port (_int B0 -1 0 5408(_ent (_in))))
				(_port (_int A0 -1 0 5408(_ent (_in))))
				(_port (_int F0 -1 0 5408(_ent (_out))))
				(_port (_int F1 -1 0 5409(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 5412(_ent (_in))))
				(_port (_int C1 -1 0 5412(_ent (_in))))
				(_port (_int B1 -1 0 5412(_ent (_in))))
				(_port (_int A1 -1 0 5413(_ent (_in))))
				(_port (_int D0 -1 0 5413(_ent (_in))))
				(_port (_int C0 -1 0 5413(_ent (_in))))
				(_port (_int B0 -1 0 5414(_ent (_in))))
				(_port (_int A0 -1 0 5414(_ent (_in))))
				(_port (_int F0 -1 0 5414(_ent (_out))))
				(_port (_int F1 -1 0 5415(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 5418(_ent (_in))))
				(_port (_int C1 -1 0 5418(_ent (_in))))
				(_port (_int B1 -1 0 5418(_ent (_in))))
				(_port (_int A1 -1 0 5419(_ent (_in))))
				(_port (_int D0 -1 0 5419(_ent (_in))))
				(_port (_int C0 -1 0 5419(_ent (_in))))
				(_port (_int B0 -1 0 5420(_ent (_in))))
				(_port (_int A0 -1 0 5420(_ent (_in))))
				(_port (_int F0 -1 0 5420(_ent (_out))))
				(_port (_int F1 -1 0 5421(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 5424(_ent (_in))))
				(_port (_int C1 -1 0 5424(_ent (_in))))
				(_port (_int B1 -1 0 5424(_ent (_in))))
				(_port (_int A1 -1 0 5425(_ent (_in))))
				(_port (_int D0 -1 0 5425(_ent (_in))))
				(_port (_int C0 -1 0 5425(_ent (_in))))
				(_port (_int B0 -1 0 5426(_ent (_in))))
				(_port (_int A0 -1 0 5426(_ent (_in))))
				(_port (_int F0 -1 0 5426(_ent (_out))))
				(_port (_int F1 -1 0 5427(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 5430(_ent (_in))))
				(_port (_int C1 -1 0 5430(_ent (_in))))
				(_port (_int B1 -1 0 5430(_ent (_in))))
				(_port (_int A1 -1 0 5431(_ent (_in))))
				(_port (_int D0 -1 0 5431(_ent (_in))))
				(_port (_int C0 -1 0 5431(_ent (_in))))
				(_port (_int B0 -1 0 5432(_ent (_in))))
				(_port (_int A0 -1 0 5432(_ent (_in))))
				(_port (_int F0 -1 0 5432(_ent (_out))))
				(_port (_int F1 -1 0 5433(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 5436(_ent (_in))))
				(_port (_int C1 -1 0 5436(_ent (_in))))
				(_port (_int B1 -1 0 5436(_ent (_in))))
				(_port (_int A1 -1 0 5437(_ent (_in))))
				(_port (_int D0 -1 0 5437(_ent (_in))))
				(_port (_int C0 -1 0 5437(_ent (_in))))
				(_port (_int B0 -1 0 5438(_ent (_in))))
				(_port (_int A0 -1 0 5438(_ent (_in))))
				(_port (_int F0 -1 0 5438(_ent (_out))))
				(_port (_int F1 -1 0 5439(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 5442(_ent (_in))))
				(_port (_int C1 -1 0 5442(_ent (_in))))
				(_port (_int B1 -1 0 5442(_ent (_in))))
				(_port (_int A1 -1 0 5443(_ent (_in))))
				(_port (_int D0 -1 0 5443(_ent (_in))))
				(_port (_int C0 -1 0 5443(_ent (_in))))
				(_port (_int B0 -1 0 5444(_ent (_in))))
				(_port (_int A0 -1 0 5444(_ent (_in))))
				(_port (_int F0 -1 0 5444(_ent (_out))))
				(_port (_int F1 -1 0 5445(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 5448(_ent (_in))))
				(_port (_int C1 -1 0 5448(_ent (_in))))
				(_port (_int B1 -1 0 5448(_ent (_in))))
				(_port (_int A1 -1 0 5449(_ent (_in))))
				(_port (_int D0 -1 0 5449(_ent (_in))))
				(_port (_int C0 -1 0 5449(_ent (_in))))
				(_port (_int B0 -1 0 5450(_ent (_in))))
				(_port (_int A0 -1 0 5450(_ent (_in))))
				(_port (_int F0 -1 0 5450(_ent (_out))))
				(_port (_int F1 -1 0 5451(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int D1 -1 0 5454(_ent (_in))))
				(_port (_int C1 -1 0 5454(_ent (_in))))
				(_port (_int B1 -1 0 5454(_ent (_in))))
				(_port (_int A1 -1 0 5455(_ent (_in))))
				(_port (_int D0 -1 0 5455(_ent (_in))))
				(_port (_int C0 -1 0 5455(_ent (_in))))
				(_port (_int B0 -1 0 5456(_ent (_in))))
				(_port (_int A0 -1 0 5456(_ent (_in))))
				(_port (_int M0 -1 0 5456(_ent (_in))))
				(_port (_int LSR -1 0 5457(_ent (_in))))
				(_port (_int CLK -1 0 5457(_ent (_in))))
				(_port (_int F0 -1 0 5457(_ent (_out))))
				(_port (_int Q0 -1 0 5458(_ent (_out))))
				(_port (_int F1 -1 0 5458(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int D1 -1 0 5461(_ent (_in))))
				(_port (_int C1 -1 0 5461(_ent (_in))))
				(_port (_int D0 -1 0 5461(_ent (_in))))
				(_port (_int C0 -1 0 5462(_ent (_in))))
				(_port (_int B0 -1 0 5462(_ent (_in))))
				(_port (_int A0 -1 0 5462(_ent (_in))))
				(_port (_int F0 -1 0 5463(_ent (_out))))
				(_port (_int F1 -1 0 5463(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int C1 -1 0 5466(_ent (_in))))
				(_port (_int B1 -1 0 5466(_ent (_in))))
				(_port (_int C0 -1 0 5466(_ent (_in))))
				(_port (_int B0 -1 0 5467(_ent (_in))))
				(_port (_int M0 -1 0 5467(_ent (_in))))
				(_port (_int LSR -1 0 5467(_ent (_in))))
				(_port (_int CLK -1 0 5468(_ent (_in))))
				(_port (_int F0 -1 0 5468(_ent (_out))))
				(_port (_int Q0 -1 0 5468(_ent (_out))))
				(_port (_int F1 -1 0 5469(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 5472(_ent (_in))))
				(_port (_int fsmstate1 -1 0 5472(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 5475(_ent (_out))))
				(_port (_int goS -1 0 5475(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5478(_ent (_out))))
				(_port (_int rstS -1 0 5478(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5481(_ent (_out))))
				(_port (_int clkS -1 0 5481(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 5484(_ent (_in))))
				(_port (_int dataout0 -1 0 5484(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 5487(_ent (_in))))
				(_port (_int dataout1 -1 0 5487(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 5490(_ent (_in))))
				(_port (_int dataout2 -1 0 5490(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 5493(_ent (_in))))
				(_port (_int dataout3 -1 0 5493(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 5496(_ent (_in))))
				(_port (_int dataout4 -1 0 5496(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 5499(_ent (_in))))
				(_port (_int dataout5 -1 0 5499(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 5502(_ent (_in))))
				(_port (_int dataout6 -1 0 5502(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 5505(_ent (_in))))
				(_port (_int dataout7 -1 0 5505(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 5508(_ent (_in))))
				(_port (_int dataout8 -1 0 5508(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 5511(_ent (_in))))
				(_port (_int dataout9 -1 0 5511(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 5514(_ent (_in))))
				(_port (_int dataout10 -1 0 5514(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 5517(_ent (_in))))
				(_port (_int dataout11 -1 0 5517(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 5520(_ent (_in))))
				(_port (_int dataout12 -1 0 5520(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 5523(_ent (_in))))
				(_port (_int dataout13 -1 0 5523(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 5526(_ent (_in))))
				(_port (_int dataout14 -1 0 5526(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 5529(_ent (_in))))
				(_port (_int dataout15 -1 0 5529(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5532(_ent (_in))))
				(_port (_int lcdrs -1 0 5532(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 5535(_ent (_in))))
				(_port (_int lcdwr -1 0 5535(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5538(_ent (_in))))
				(_port (_int busyS -1 0 5538(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 5541(_ent (_in))))
				(_port (_int fsmstate0 -1 0 5541(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5544(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 5547(_comp SLICE_0)
		(_port
			((D0)(n1251))
			((C0)(n1252))
			((B0)(n1250))
			((DI0)(n2122))
			((CLK)(clk_c))
			((F0)(n2122))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 5550(_comp SLICE_1)
		(_port
			((D0)(n1248))
			((B0)(n1247))
			((A0)(n1246))
			((DI0)(n2121))
			((CLK)(clk_c))
			((F0)(n2121))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 5553(_comp SLICE_2)
		(_port
			((DI0)(n2124_000_BUF1))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(fsm_state_ns_i_1_N_25))
			((F0)(n2124_000_BUF1))
			((Q0)(n1246))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 5556(_comp SLICE_3)
		(_port
			((D0)(n1248))
			((C0)(n1246))
			((B0)(rst_c))
			((A0)(n1247))
			((DI0)(n4))
			((LSR)(fsm_state_ns_i_1_N_25))
			((CLK)(go_c))
			((F0)(n4))
			((Q0)(n1247))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_5I 0 5559(_comp SLICE_5)
		(_port
			((DI0)(n2124))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(fsm_state_ns_i_1_N_19))
			((F0)(n2124))
			((Q0)(n1250))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 5562(_comp SLICE_6)
		(_port
			((D0)(n1252))
			((C0)(rst_c))
			((B0)(n1250))
			((A0)(n1251))
			((DI0)(n3))
			((LSR)(fsm_state_ns_i_1_N_19))
			((CLK)(go_c))
			((F0)(n3))
			((Q0)(n1251))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_8I 0 5565(_comp SLICE_8)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_5))
			((B1)(rst_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(rst_c))
			((A0)(data_out_c_6))
			((F0)(data_out_c_6))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 5570(_comp SLICE_9)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_12))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_7))
			((F0)(data_out_c_7))
			((F1)(data_out_c_12))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 5575(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(rst_c))
			((B1)(fsm_state_c_1))
			((A1)(data_out_c_4))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_8))
			((B0)(fsm_state_c_1))
			((A0)(rst_c))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 5580(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_9))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 5585(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_2))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_10))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_10))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 5590(_comp SLICE_13)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_1))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_13))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_13))
			((F1)(data_out_c_1))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 5595(_comp SLICE_14)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_0))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_14))
			((F0)(data_out_c_14))
			((F1)(data_out_c_0))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 5600(_comp SLICE_15)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_11))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_15))
			((F0)(data_out_c_15))
			((F1)(data_out_c_11))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 5605(_comp SLICE_16)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(busy_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(lcd_rs_c))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M0)(n3))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(go_c))
			((F0)(lcd_rs_c))
			((Q0)(n1252))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_17I 0 5610(_comp SLICE_17)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(fsm_state_ps_i_0))
			((A0)(lcd_wr_c))
			((F0)(lcd_wr_c))
			((F1)(fsm_state_ns_i_1_N_25))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 5614(_comp SLICE_18)
		(_port
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(fsm_state_c_1))
			((M0)(n4))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(go_c))
			((F0)(fsm_state_ns_i_1_N_19))
			((Q0)(n1248))
			((F1)(fsm_state_ns_i_1_N_30))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst fsm_state_1_I 0 5619(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst goI 0 5621(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 5623(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 5625(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 5627(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 5629(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 5631(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 5633(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 5635(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 5637(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 5639(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 5641(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 5643(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 5645(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 5647(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 5649(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 5651(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 5653(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 5655(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 5657(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 5659(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 5661(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 5663(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 5665(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst GSR_INST 0 5667(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 5669(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 5671(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n1251 -1 0 5337(_arch(_uni))))
		(_sig (_int n1252 -1 0 5338(_arch(_uni))))
		(_sig (_int n1250 -1 0 5339(_arch(_uni))))
		(_sig (_int n2122 -1 0 5340(_arch(_uni))))
		(_sig (_int clk_c -1 0 5341(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 5342(_arch(_uni))))
		(_sig (_int n1248 -1 0 5343(_arch(_uni))))
		(_sig (_int n1247 -1 0 5344(_arch(_uni))))
		(_sig (_int n1246 -1 0 5345(_arch(_uni))))
		(_sig (_int n2121 -1 0 5346(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 5347(_arch(_uni))))
		(_sig (_int n2124_000_BUF1 -1 0 5348(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_30 -1 0 5349(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_25 -1 0 5350(_arch(_uni))))
		(_sig (_int rst_c -1 0 5351(_arch(_uni))))
		(_sig (_int n4 -1 0 5352(_arch(_uni))))
		(_sig (_int go_c -1 0 5353(_arch(_uni))))
		(_sig (_int n2124 -1 0 5354(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_19 -1 0 5355(_arch(_uni))))
		(_sig (_int n3 -1 0 5356(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 5357(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 5358(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 5359(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 5360(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 5361(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 5362(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 5363(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 5364(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 5365(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 5366(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 5367(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 5368(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 5369(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 5370(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 5371(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 5372(_arch(_uni))))
		(_sig (_int busy_c -1 0 5373(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 5374(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 5375(_arch(_uni))))
		(_sig (_int VCCI -1 0 5376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 375 0 structure_con
(_configuration VHDL (structure_con 0 5678 (lcd_sender))
	(_version vc6)
	(_time 1463737470433 2016.05.20 11:44:30)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cbcacc9f9d9d9ddccec8d8909eccceccc9cdcece9d)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2546          1463737471384 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463737471385 2016.05.20 11:44:31)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters dbg tan)
	(_code 82838e8c85d4d595828290d8d684d78481848a8586)
	(_ent
		(_time 1463737471369)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(line__76(_arch 2 0 76(_assignment (_trgt(3)))))
			(line__78(_arch 3 0 78(_assignment (_trgt(3)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3)))))
			(line__82(_arch 5 0 82(_assignment (_trgt(3)))))
			(tb(_arch 6 0 85(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 2563          1463738787734 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463738787735 2016.05.20 12:06:27)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 54540557550203435407460e0052015257525c5350)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(line__76(_arch 2 0 76(_assignment (_trgt(3)))))
			(line__78(_arch 3 0 78(_assignment (_trgt(3)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3)))))
			(line__82(_arch 5 0 82(_assignment (_trgt(3)))))
			(tb(_arch 6 0 85(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000050 55 1692          1463738857190 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463738857191 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9f919891ccc9cf8c9a9bdcc4cb989b9c9b99cc989a)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463738857205 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463738857218 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beb0edeabee9eea8b8b8fbe4ebb8b9b8ebb8bab8b9)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463738857223 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463738857224 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beb1eceabfe8efa9b7baace4eab8b9b9bdb9bcb8bb)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463738857237 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463738857238 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cec19c9b989999d9c9c8dd949cc9c8c8cdc8cdc9c8)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6853          1463738857281 Structure
(_unit VHDL (slice_0 0 98(structure 0 131))
	(_version vc6)
	(_time 1463738857282 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fdf2aaadfaaaa0ebafaae8a4fafefdfafefbaefbf4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467593)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 147(_ent (_in))))
				(_port (_int B -5 0 147(_ent (_in))))
				(_port (_int C -5 0 147(_ent (_in))))
				(_port (_int D -5 0 147(_ent (_in))))
				(_port (_int Z -5 0 148(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 151(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 154(_ent (_in))))
				(_port (_int D1 -5 0 154(_ent (_in))))
				(_port (_int SD -5 0 154(_ent (_in))))
				(_port (_int SP -5 0 155(_ent (_in))))
				(_port (_int CK -5 0 155(_ent (_in))))
				(_port (_int LSR -5 0 155(_ent (_in))))
				(_port (_int Q -5 0 156(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 159(_ent (_out))))
			)
		)
	)
	(_inst i830_3_lut_rep_4 0 162(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 164(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 166(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 169(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 173
		(_object
			(_prcs
				(line__175(_arch 0 0 175(_procedure_call (_trgt(7))(_sens(0)))))
				(line__176(_arch 1 0 176(_procedure_call (_trgt(8))(_sens(1)))))
				(line__177(_arch 2 0 177(_procedure_call (_trgt(9))(_sens(2)))))
				(line__178(_arch 3 0 178(_procedure_call (_trgt(10))(_sens(3)))))
				(line__179(_arch 4 0 179(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 183
		(_object
			(_prcs
				(line__185(_arch 5 0 185(_procedure_call (_trgt(11))(_sens(10)))))
				(line__186(_arch 6 0 186(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 123(_ent(_in))))
		(_port (_int C0 -5 0 123(_ent(_in))))
		(_port (_int B0 -5 0 123(_ent(_in))))
		(_port (_int DI0 -5 0 124(_ent(_in))))
		(_port (_int CLK -5 0 124(_ent(_in))))
		(_port (_int F0 -5 0 124(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 125(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 134(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 135(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 137(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 139(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 141(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 142(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 144(_arch(_uni))))
		(_sig (_int VCCI -5 0 145(_arch(_uni))))
		(_var (_int F0_zd -5 0 191(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 192(_prcs 0)))
		(_var (_int Q0_zd -5 0 193(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 194(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 196(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 189(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463738857313 Structure
(_unit VHDL (lut40001 0 271(structure 0 279))
	(_version vc6)
	(_time 1463738857314 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1c121a1a4a4a4c0f191d0c434d1f1c1f1d1a4f1b19)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 281(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110110001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110110001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6866          1463738857344 Structure
(_unit VHDL (slice_1 0 292(structure 0 325))
	(_version vc6)
	(_time 1463738857345 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3b346d3e3a6c662d696c2e623c383a3c383d683d32)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467780)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 352(_ent (_in))))
				(_port (_int B -5 0 352(_ent (_in))))
				(_port (_int C -5 0 352(_ent (_in))))
				(_port (_int D -5 0 352(_ent (_in))))
				(_port (_int Z -5 0 353(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 341(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 344(_ent (_in))))
				(_port (_int D1 -5 0 344(_ent (_in))))
				(_port (_int SD -5 0 344(_ent (_in))))
				(_port (_int SP -5 0 345(_ent (_in))))
				(_port (_int CK -5 0 345(_ent (_in))))
				(_port (_int LSR -5 0 345(_ent (_in))))
				(_port (_int Q -5 0 346(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 349(_ent (_out))))
			)
		)
	)
	(_inst i826_3_lut_rep_3 0 356(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 358(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 360(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 363(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 367
		(_object
			(_prcs
				(line__369(_arch 0 0 369(_procedure_call (_trgt(7))(_sens(0)))))
				(line__370(_arch 1 0 370(_procedure_call (_trgt(8))(_sens(1)))))
				(line__371(_arch 2 0 371(_procedure_call (_trgt(9))(_sens(2)))))
				(line__372(_arch 3 0 372(_procedure_call (_trgt(10))(_sens(3)))))
				(line__373(_arch 4 0 373(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 377
		(_object
			(_prcs
				(line__379(_arch 5 0 379(_procedure_call (_trgt(11))(_sens(10)))))
				(line__380(_arch 6 0 380(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 295 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 296 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 297 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 298(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 298(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 308(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 311 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 312 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 313 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 314 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 315 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 317(_ent(_in))))
		(_port (_int B0 -5 0 317(_ent(_in))))
		(_port (_int A0 -5 0 317(_ent(_in))))
		(_port (_int DI0 -5 0 318(_ent(_in))))
		(_port (_int CLK -5 0 318(_ent(_in))))
		(_port (_int F0 -5 0 318(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 319(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 328(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 331(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 332(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 333(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 334(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 335(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 336(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 338(_arch(_uni))))
		(_sig (_int VCCI -5 0 339(_arch(_uni))))
		(_var (_int F0_zd -5 0 385(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 386(_prcs 0)))
		(_var (_int Q0_zd -5 0 387(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 388(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 390(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 391(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 392(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 393(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 383(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463738857377 Structure
(_unit VHDL (lut40002 0 465(structure 0 473))
	(_version vc6)
	(_time 1463738857378 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5a545c580e0c0a495f5b4a050b595a59585c095d5f)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 475(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2288          1463738857408 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 495))
	(_version vc6)
	(_time 1463738857409 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7a75297b7f2c2b6d737b68202e7c7d7d797d787c7f)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 498(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 500(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 496(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6903          1463738857453 Structure
(_unit VHDL (slice_2 0 511(structure 0 545))
	(_version vc6)
	(_time 1463738857454 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8a7fefff3fff5bef9fbbdf1afabaaafabaefbaea1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467889)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 566(_ent (_in))))
				(_port (_int B -5 0 566(_ent (_in))))
				(_port (_int C -5 0 566(_ent (_in))))
				(_port (_int D -5 0 566(_ent (_in))))
				(_port (_int Z -5 0 567(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 560(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 570(_ent (_in))))
				(_port (_int D1 -5 0 570(_ent (_in))))
				(_port (_int SD -5 0 570(_ent (_in))))
				(_port (_int SP -5 0 571(_ent (_in))))
				(_port (_int CK -5 0 571(_ent (_in))))
				(_port (_int LSR -5 0 571(_ent (_in))))
				(_port (_int Q -5 0 572(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 563(_ent (_out))))
			)
		)
	)
	(_inst n2124_000_BUF1_BUF1 0 575(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 577(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i823 0 579(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 582(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 586
		(_object
			(_prcs
				(line__588(_arch 0 0 588(_procedure_call (_trgt(5))(_sens(0)))))
				(line__589(_arch 1 0 589(_procedure_call (_trgt(7))(_sens(1)))))
				(line__590(_arch 2 0 590(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 594
		(_object
			(_prcs
				(line__596(_arch 3 0 596(_procedure_call (_trgt(6))(_sens(5)))))
				(line__597(_arch 4 0 597(_procedure_call (_trgt(8))(_sens(7)))))
				(line__598(_arch 5 0 598(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 514 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 515 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 516 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 517(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 517(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 536 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 538(_ent(_in))))
		(_port (_int LSR -5 0 538(_ent(_in))))
		(_port (_int CLK -5 0 538(_ent(_in))))
		(_port (_int F0 -5 0 539(_ent(_out))))
		(_port (_int Q0 -5 0 539(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 552(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 554(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 555(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 557(_arch(_uni))))
		(_sig (_int VCCI -5 0 558(_arch(_uni))))
		(_var (_int Q0_zd -5 0 602(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 603(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 605(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 606(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 607(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 608(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 610(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 611(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 612(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 601(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463738857486 Structure
(_unit VHDL (lut40004 0 704(structure 0 712))
	(_version vc6)
	(_time 1463738857487 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c8c6ce9cc59e98dbcdc9d89799cbc8cbccce9bcfcd)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 714(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011111110110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011111110110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1913          1463738857533 Structure
(_unit VHDL (vmuxregsre0005 0 725(structure 0 734))
	(_version vc6)
	(_time 1463738857534 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f6f9a5a6a4a0a7e1fff2e4aca2f0f1f1f5f1f4f0f3)
	(_ent
		(_time 1463737467951)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 736(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 726(_ent(_in))))
		(_port (_int D1 -1 0 726(_ent(_in))))
		(_port (_int SD -1 0 726(_ent(_in))))
		(_port (_int SP -1 0 727(_ent(_in))))
		(_port (_int CK -1 0 727(_ent(_in))))
		(_port (_int LSR -1 0 727(_ent(_in))))
		(_port (_int Q -1 0 728(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8091          1463738857547 Structure
(_unit VHDL (slice_3 0 747(structure 0 790))
	(_version vc6)
	(_time 1463738857548 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0609530053515b105153135f01050501050055000f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467967)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 811(_ent (_in))))
				(_port (_int B -5 0 811(_ent (_in))))
				(_port (_int C -5 0 811(_ent (_in))))
				(_port (_int D -5 0 811(_ent (_in))))
				(_port (_int Z -5 0 812(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 815(_ent (_in))))
				(_port (_int D1 -5 0 815(_ent (_in))))
				(_port (_int SD -5 0 815(_ent (_in))))
				(_port (_int SP -5 0 816(_ent (_in))))
				(_port (_int CK -5 0 816(_ent (_in))))
				(_port (_int LSR -5 0 816(_ent (_in))))
				(_port (_int Q -5 0 817(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 808(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_2_lut_4_lut 0 820(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_set 0 822(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 825(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 829
		(_object
			(_prcs
				(line__831(_arch 0 0 831(_procedure_call (_trgt(9))(_sens(0)))))
				(line__832(_arch 1 0 832(_procedure_call (_trgt(10))(_sens(1)))))
				(line__833(_arch 2 0 833(_procedure_call (_trgt(11))(_sens(2)))))
				(line__834(_arch 3 0 834(_procedure_call (_trgt(12))(_sens(3)))))
				(line__835(_arch 4 0 835(_procedure_call (_trgt(13))(_sens(4)))))
				(line__836(_arch 5 0 836(_procedure_call (_trgt(15))(_sens(5)))))
				(line__837(_arch 6 0 837(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 841
		(_object
			(_prcs
				(line__843(_arch 7 0 843(_procedure_call (_trgt(14))(_sens(13)))))
				(line__844(_arch 8 0 844(_procedure_call (_trgt(16))(_sens(15)))))
				(line__845(_arch 9 0 845(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 750 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 751 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 752 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 753(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 753(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_D0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 767(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 780 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 782(_ent(_in))))
		(_port (_int C0 -5 0 782(_ent(_in))))
		(_port (_int B0 -5 0 782(_ent(_in))))
		(_port (_int A0 -5 0 783(_ent(_in))))
		(_port (_int DI0 -5 0 783(_ent(_in))))
		(_port (_int LSR -5 0 783(_ent(_in))))
		(_port (_int CLK -5 0 784(_ent(_in))))
		(_port (_int F0 -5 0 784(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 784(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 793(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 797(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 798(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 799(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 802(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 803(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 804(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 806(_arch(_uni))))
		(_var (_int F0_zd -5 0 850(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 851(_prcs 0)))
		(_var (_int Q0_zd -5 0 852(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 853(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 855(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 856(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 857(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 858(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 859(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 860(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 861(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 848(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 6944          1463738857593 Structure
(_unit VHDL (slice_5 0 970(structure 0 1004))
	(_version vc6)
	(_time 1463738857594 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 353a6030636268236466206c32363032363366333c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468045)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 1025(_ent (_in))))
				(_port (_int B -5 0 1025(_ent (_in))))
				(_port (_int C -5 0 1025(_ent (_in))))
				(_port (_int D -5 0 1025(_ent (_in))))
				(_port (_int Z -5 0 1026(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1019(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 1029(_ent (_in))))
				(_port (_int D1 -5 0 1029(_ent (_in))))
				(_port (_int SD -5 0 1029(_ent (_in))))
				(_port (_int SP -5 0 1030(_ent (_in))))
				(_port (_int CK -5 0 1030(_ent (_in))))
				(_port (_int LSR -5 0 1030(_ent (_in))))
				(_port (_int Q -5 0 1031(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1022(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 1034(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 1036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i827 0 1038(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 1041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1045
		(_object
			(_prcs
				(line__1047(_arch 0 0 1047(_procedure_call (_trgt(5))(_sens(0)))))
				(line__1048(_arch 1 0 1048(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1049(_arch 2 0 1049(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1053
		(_object
			(_prcs
				(line__1055(_arch 3 0 1055(_procedure_call (_trgt(6))(_sens(5)))))
				(line__1056(_arch 4 0 1056(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1057(_arch 5 0 1057(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 974 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 975 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 976(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_DI0 -3 0 978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 982(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 995 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 997(_ent(_in))))
		(_port (_int LSR -5 0 997(_ent(_in))))
		(_port (_int CLK -5 0 997(_ent(_in))))
		(_port (_int F0 -5 0 998(_ent(_out))))
		(_port (_int Q0 -5 0 998(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1016(_arch(_uni))))
		(_sig (_int VCCI -5 0 1017(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1061(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1062(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1064(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1065(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1066(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1067(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1069(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1071(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1060(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463738857611 Structure
(_unit VHDL (lut40006 0 1163(structure 0 1171))
	(_version vc6)
	(_time 1463738857612 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 444a4147451214574145541b154744474242174341)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1173(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8197          1463738857639 Structure
(_unit VHDL (slice_6 0 1184(structure 0 1227))
	(_version vc6)
	(_time 1463738857640 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 646b3164333339723331713d63676263676237626d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468123)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1253(_ent (_in))))
				(_port (_int B -5 0 1253(_ent (_in))))
				(_port (_int C -5 0 1253(_ent (_in))))
				(_port (_int D -5 0 1253(_ent (_in))))
				(_port (_int Z -5 0 1254(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1248(_ent (_in))))
				(_port (_int D1 -5 0 1248(_ent (_in))))
				(_port (_int SD -5 0 1248(_ent (_in))))
				(_port (_int SP -5 0 1249(_ent (_in))))
				(_port (_int CK -5 0 1249(_ent (_in))))
				(_port (_int LSR -5 0 1249(_ent (_in))))
				(_port (_int Q -5 0 1250(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1245(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_4 0 1257(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_set 0 1259(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1262(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1266
		(_object
			(_prcs
				(line__1268(_arch 0 0 1268(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1269(_arch 1 0 1269(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1270(_arch 2 0 1270(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1271(_arch 3 0 1271(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1272(_arch 4 0 1272(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1273(_arch 5 0 1273(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1274(_arch 6 0 1274(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1278
		(_object
			(_prcs
				(line__1280(_arch 7 0 1280(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1281(_arch 8 0 1281(_procedure_call (_trgt(16))(_sens(15)))))
				(line__1282(_arch 9 0 1282(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1188 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1189 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1190(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D0 -3 0 1192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1216 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1217 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1219(_ent(_in))))
		(_port (_int C0 -5 0 1219(_ent(_in))))
		(_port (_int B0 -5 0 1219(_ent(_in))))
		(_port (_int A0 -5 0 1220(_ent(_in))))
		(_port (_int DI0 -5 0 1220(_ent(_in))))
		(_port (_int LSR -5 0 1220(_ent(_in))))
		(_port (_int CLK -5 0 1221(_ent(_in))))
		(_port (_int F0 -5 0 1221(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1241(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1243(_arch(_uni))))
		(_var (_int F0_zd -5 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1288(_prcs 0)))
		(_var (_int Q0_zd -5 0 1289(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1290(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1292(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1293(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1294(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1295(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1296(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1297(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1298(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1299(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1285(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1712          1463738857658 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1415))
	(_version vc6)
	(_time 1463738857659 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 737d7673752523607672632c227073707475207476)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1417(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738857689 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1436))
	(_version vc6)
	(_time 1463738857690 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 929c979c95c4c281979382cdc39192919a94c19597)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1438(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463738857720 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1483))
	(_version vc6)
	(_time 1463738857733 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c1ce949493969cd7cac3d498c6c2c9c6c2c792c7c8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1498(_ent (_in))))
				(_port (_int B -4 0 1498(_ent (_in))))
				(_port (_int C -4 0 1498(_ent (_in))))
				(_port (_int D -4 0 1498(_ent (_in))))
				(_port (_int Z -4 0 1499(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1502(_ent (_in))))
				(_port (_int B -4 0 1502(_ent (_in))))
				(_port (_int C -4 0 1502(_ent (_in))))
				(_port (_int D -4 0 1502(_ent (_in))))
				(_port (_int Z -4 0 1503(_ent (_out))))
			)
		)
	)
	(_inst i956_2_lut_4_lut 0 1506(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i955_2_lut_4_lut 0 1508(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1512
		(_object
			(_prcs
				(line__1514(_arch 0 0 1514(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1515(_arch 1 0 1515(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1516(_arch 2 0 1516(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1517(_arch 3 0 1517(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1518(_arch 4 0 1518(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1519(_arch 5 0 1519(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1520(_arch 6 0 1520(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1521(_arch 7 0 1521(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1486(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1487(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1488(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1489(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1491(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1493(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1494(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1495(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1526(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1527(_prcs 0)))
		(_var (_int F1_zd -4 0 1528(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1529(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1524(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463738857751 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1592))
	(_version vc6)
	(_time 1463738857752 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d1dfd482d58781c2d4d0c18e80d2d1d2d8d782d6d4)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1594(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738857783 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1613))
	(_version vc6)
	(_time 1463738857784 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f0fef5a1f5a6a0e3f5f1e0afa1f3f1f3f0f6a3f7f5)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1615(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463738857843 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1660))
	(_version vc6)
	(_time 1463738857844 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e202d2a28797338252c3b77292d27292d287d2827)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1675(_ent (_in))))
				(_port (_int B -4 0 1675(_ent (_in))))
				(_port (_int C -4 0 1675(_ent (_in))))
				(_port (_int D -4 0 1675(_ent (_in))))
				(_port (_int Z -4 0 1676(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1679(_ent (_in))))
				(_port (_int B -4 0 1679(_ent (_in))))
				(_port (_int C -4 0 1679(_ent (_in))))
				(_port (_int D -4 0 1679(_ent (_in))))
				(_port (_int Z -4 0 1680(_ent (_out))))
			)
		)
	)
	(_inst i964_2_lut_4_lut 0 1683(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i954_2_lut_4_lut 0 1685(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1689
		(_object
			(_prcs
				(line__1691(_arch 0 0 1691(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1692(_arch 1 0 1692(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1693(_arch 2 0 1693(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1694(_arch 3 0 1694(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1695(_arch 4 0 1695(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1696(_arch 5 0 1696(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1697(_arch 6 0 1697(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1698(_arch 7 0 1698(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1663(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1664(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1665(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1666(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1669(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1671(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1672(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1703(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1704(_prcs 0)))
		(_var (_int F1_zd -4 0 1705(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1706(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1701(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463738857874 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1769))
	(_version vc6)
	(_time 1463738857875 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4e411d4d1e181e5d4b4f5e111f4d4f4d4f481d494b)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1771(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738857905 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1790))
	(_version vc6)
	(_time 1463738857906 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6d623e6c3c3b3d7e686c7d323c6e6c6e6f6b3e6a68)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1792(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463738857937 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1837))
	(_version vc6)
	(_time 1463738857938 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8c828f828cdbd19a878e99d58b8f8d8f8c8b8f8adf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468279)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1852(_ent (_in))))
				(_port (_int B -4 0 1852(_ent (_in))))
				(_port (_int C -4 0 1852(_ent (_in))))
				(_port (_int D -4 0 1852(_ent (_in))))
				(_port (_int Z -4 0 1853(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1856(_ent (_in))))
				(_port (_int B -4 0 1856(_ent (_in))))
				(_port (_int C -4 0 1856(_ent (_in))))
				(_port (_int D -4 0 1856(_ent (_in))))
				(_port (_int Z -4 0 1857(_ent (_out))))
			)
		)
	)
	(_inst i957_2_lut_4_lut 0 1860(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i953_2_lut_4_lut 0 1862(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1866
		(_object
			(_prcs
				(line__1868(_arch 0 0 1868(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1869(_arch 1 0 1869(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1870(_arch 2 0 1870(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1871(_arch 3 0 1871(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1872(_arch 4 0 1872(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1873(_arch 5 0 1873(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1874(_arch 6 0 1874(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1875(_arch 7 0 1875(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1848(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1849(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1880(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1881(_prcs 0)))
		(_var (_int F1_zd -4 0 1882(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1883(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1878(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463738857970 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1946))
	(_version vc6)
	(_time 1463738857971 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aba4f8fdfcfdfbb8aeaabbf4faa8aaa8a8adf8acae)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1948(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738857999 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1967))
	(_version vc6)
	(_time 1463738858000 2016.05.20 12:07:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cac5999e9e9c9ad9cfcbda959bc9cbc9cecc99cdcf)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1969(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463738858030 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2014))
	(_version vc6)
	(_time 1463738858031 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code eae4e9b9e8bdb7fce1e8ffb3ede9ebe9ebede9ecb9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2029(_ent (_in))))
				(_port (_int B -4 0 2029(_ent (_in))))
				(_port (_int C -4 0 2029(_ent (_in))))
				(_port (_int D -4 0 2029(_ent (_in))))
				(_port (_int Z -4 0 2030(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2033(_ent (_in))))
				(_port (_int B -4 0 2033(_ent (_in))))
				(_port (_int C -4 0 2033(_ent (_in))))
				(_port (_int D -4 0 2033(_ent (_in))))
				(_port (_int Z -4 0 2034(_ent (_out))))
			)
		)
	)
	(_inst i958_2_lut_4_lut 0 2037(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i952_2_lut_4_lut 0 2039(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2043
		(_object
			(_prcs
				(line__2045(_arch 0 0 2045(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2046(_arch 1 0 2046(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2047(_arch 2 0 2047(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2048(_arch 3 0 2048(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2049(_arch 4 0 2049(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2050(_arch 5 0 2050(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2051(_arch 6 0 2051(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2052(_arch 7 0 2052(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2022(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2025(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2026(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2057(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2058(_prcs 0)))
		(_var (_int F1_zd -4 0 2059(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2060(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2055(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463738858077 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2149))
	(_version vc6)
	(_time 1463738858078 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 18161a1f434f450e131a0d411f1b191b1a1f1b1e4b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2164(_ent (_in))))
				(_port (_int B -4 0 2164(_ent (_in))))
				(_port (_int C -4 0 2164(_ent (_in))))
				(_port (_int D -4 0 2164(_ent (_in))))
				(_port (_int Z -4 0 2165(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2168(_ent (_in))))
				(_port (_int B -4 0 2168(_ent (_in))))
				(_port (_int C -4 0 2168(_ent (_in))))
				(_port (_int D -4 0 2168(_ent (_in))))
				(_port (_int Z -4 0 2169(_ent (_out))))
			)
		)
	)
	(_inst i959_2_lut_4_lut 0 2172(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i951_2_lut_4_lut 0 2174(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2178
		(_object
			(_prcs
				(line__2180(_arch 0 0 2180(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2181(_arch 1 0 2181(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2182(_arch 2 0 2182(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2183(_arch 3 0 2183(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2184(_arch 4 0 2184(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2185(_arch 5 0 2185(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2186(_arch 6 0 2186(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2187(_arch 7 0 2187(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2154(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2155(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2156(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2158(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2159(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2160(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2161(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2192(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2193(_prcs 0)))
		(_var (_int F1_zd -4 0 2194(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2190(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463738858139 Structure
(_unit VHDL (slice_13 0 2250(structure 0 2284))
	(_version vc6)
	(_time 1463738858140 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5759555403000a415c55420e505456545450545104)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468451)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 2303(_ent (_in))))
				(_port (_int B -4 0 2303(_ent (_in))))
				(_port (_int C -4 0 2303(_ent (_in))))
				(_port (_int D -4 0 2303(_ent (_in))))
				(_port (_int Z -4 0 2304(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 2299(_ent (_in))))
				(_port (_int B -4 0 2299(_ent (_in))))
				(_port (_int C -4 0 2299(_ent (_in))))
				(_port (_int D -4 0 2299(_ent (_in))))
				(_port (_int Z -4 0 2300(_ent (_out))))
			)
		)
	)
	(_inst i960_2_lut_4_lut 0 2307(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i963_2_lut_4_lut 0 2309(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 2313
		(_object
			(_prcs
				(line__2315(_arch 0 0 2315(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2316(_arch 1 0 2316(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2317(_arch 2 0 2317(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2318(_arch 3 0 2318(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2319(_arch 4 0 2319(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2320(_arch 5 0 2320(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2321(_arch 6 0 2321(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2322(_arch 7 0 2322(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2253 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2254 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2255 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2256(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2256(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2258(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2259(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2260(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2261(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2262(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2263(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2264(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2266(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2267(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2268(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2269(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2273(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2275(_ent(_in))))
		(_port (_int C1 -4 0 2275(_ent(_in))))
		(_port (_int B1 -4 0 2275(_ent(_in))))
		(_port (_int A1 -4 0 2276(_ent(_in))))
		(_port (_int D0 -4 0 2276(_ent(_in))))
		(_port (_int C0 -4 0 2276(_ent(_in))))
		(_port (_int B0 -4 0 2277(_ent(_in))))
		(_port (_int A0 -4 0 2277(_ent(_in))))
		(_port (_int F0 -4 0 2277(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2278(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2287(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2288(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2289(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2291(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2292(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2293(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2294(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2295(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2296(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2327(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2328(_prcs 0)))
		(_var (_int F1_zd -4 0 2329(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2330(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2325(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463738858186 Structure
(_unit VHDL (slice_14 0 2385(structure 0 2419))
	(_version vc6)
	(_time 1463738858187 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 86888488d3d1db908d8493df8185878582818580d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468466)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2434(_ent (_in))))
				(_port (_int B -4 0 2434(_ent (_in))))
				(_port (_int C -4 0 2434(_ent (_in))))
				(_port (_int D -4 0 2434(_ent (_in))))
				(_port (_int Z -4 0 2435(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2438(_ent (_in))))
				(_port (_int B -4 0 2438(_ent (_in))))
				(_port (_int C -4 0 2438(_ent (_in))))
				(_port (_int D -4 0 2438(_ent (_in))))
				(_port (_int Z -4 0 2439(_ent (_out))))
			)
		)
	)
	(_inst i949_2_lut_4_lut 0 2442(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i962_2_lut_4_lut 0 2444(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2448
		(_object
			(_prcs
				(line__2450(_arch 0 0 2450(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2451(_arch 1 0 2451(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2452(_arch 2 0 2452(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2453(_arch 3 0 2453(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2454(_arch 4 0 2454(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2455(_arch 5 0 2455(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2456(_arch 6 0 2456(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2457(_arch 7 0 2457(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2391(_ent(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2408(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2410(_ent(_in))))
		(_port (_int C1 -4 0 2410(_ent(_in))))
		(_port (_int B1 -4 0 2410(_ent(_in))))
		(_port (_int A1 -4 0 2411(_ent(_in))))
		(_port (_int D0 -4 0 2411(_ent(_in))))
		(_port (_int C0 -4 0 2411(_ent(_in))))
		(_port (_int B0 -4 0 2412(_ent(_in))))
		(_port (_int A0 -4 0 2412(_ent(_in))))
		(_port (_int F0 -4 0 2412(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2413(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2422(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2430(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2431(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2462(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2463(_prcs 0)))
		(_var (_int F1_zd -4 0 2464(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2460(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463738858233 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2554))
	(_version vc6)
	(_time 1463738858234 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b4bab6e0e3e3e9a2bfb6a1edb3b7b5b7b1b3b7b2e7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468497)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2569(_ent (_in))))
				(_port (_int B -4 0 2569(_ent (_in))))
				(_port (_int C -4 0 2569(_ent (_in))))
				(_port (_int D -4 0 2569(_ent (_in))))
				(_port (_int Z -4 0 2570(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2573(_ent (_in))))
				(_port (_int B -4 0 2573(_ent (_in))))
				(_port (_int C -4 0 2573(_ent (_in))))
				(_port (_int D -4 0 2573(_ent (_in))))
				(_port (_int Z -4 0 2574(_ent (_out))))
			)
		)
	)
	(_inst i950_2_lut_4_lut 0 2577(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i961_2_lut_4_lut 0 2579(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2583
		(_object
			(_prcs
				(line__2585(_arch 0 0 2585(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2586(_arch 1 0 2586(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2587(_arch 2 0 2587(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2588(_arch 3 0 2588(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2589(_arch 4 0 2589(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2590(_arch 5 0 2590(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2591(_arch 6 0 2591(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2592(_arch 7 0 2592(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2565(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2566(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2597(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2598(_prcs 0)))
		(_var (_int F1_zd -4 0 2599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2600(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2595(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463738858266 Structure
(_unit VHDL (lut40015 0 2655(structure 0 2663))
	(_version vc6)
	(_time 1463738858267 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d4db8687d58284c7d1d5c48b85d7d5d7d1d287d3d1)
	(_ent
		(_time 1463737468529)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2665(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2656(_ent(_in))))
		(_port (_int B -1 0 2656(_ent(_in))))
		(_port (_int C -1 0 2656(_ent(_in))))
		(_port (_int D -1 0 2656(_ent(_in))))
		(_port (_int Z -1 0 2657(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463738858297 Structure
(_unit VHDL (vmuxregsre0016 0 2676(structure 0 2685))
	(_version vc6)
	(_time 1463738858298 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3fdf4a3a4a5a2e4faf7e1a9a7f5f4f4f0f4f1f5f6)
	(_ent
		(_time 1463737468560)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2687(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2677(_ent(_in))))
		(_port (_int D1 -1 0 2677(_ent(_in))))
		(_port (_int SD -1 0 2677(_ent(_in))))
		(_port (_int SP -1 0 2678(_ent(_in))))
		(_port (_int CK -1 0 2678(_ent(_in))))
		(_port (_int LSR -1 0 2678(_ent(_in))))
		(_port (_int Q -1 0 2679(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10369         1463738858327 Structure
(_unit VHDL (slice_16 0 2698(structure 0 2751))
	(_version vc6)
	(_time 1463738858328 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 121c131543454f0411151742544d42111415111441141b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468607)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2781(_ent (_in))))
				(_port (_int B -5 0 2781(_ent (_in))))
				(_port (_int C -5 0 2781(_ent (_in))))
				(_port (_int D -5 0 2781(_ent (_in))))
				(_port (_int Z -5 0 2782(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -5 0 2785(_ent (_in))))
				(_port (_int B -5 0 2785(_ent (_in))))
				(_port (_int C -5 0 2785(_ent (_in))))
				(_port (_int D -5 0 2785(_ent (_in))))
				(_port (_int Z -5 0 2786(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 2789(_ent (_in))))
				(_port (_int D1 -5 0 2789(_ent (_in))))
				(_port (_int SD -5 0 2789(_ent (_in))))
				(_port (_int SP -5 0 2790(_ent (_in))))
				(_port (_int CK -5 0 2790(_ent (_in))))
				(_port (_int LSR -5 0 2790(_ent (_in))))
				(_port (_int Q -5 0 2791(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2778(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2775(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_2 0 2794(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1_2_lut_4_lut 0 2796(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_reset 0 2798(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 2801(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2803(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2807
		(_object
			(_prcs
				(line__2809(_arch 0 0 2809(_procedure_call (_trgt(14))(_sens(0)))))
				(line__2810(_arch 1 0 2810(_procedure_call (_trgt(15))(_sens(1)))))
				(line__2811(_arch 2 0 2811(_procedure_call (_trgt(16))(_sens(2)))))
				(line__2812(_arch 3 0 2812(_procedure_call (_trgt(17))(_sens(3)))))
				(line__2813(_arch 4 0 2813(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2814(_arch 5 0 2814(_procedure_call (_trgt(19))(_sens(5)))))
				(line__2815(_arch 6 0 2815(_procedure_call (_trgt(20))(_sens(6)))))
				(line__2816(_arch 7 0 2816(_procedure_call (_trgt(21))(_sens(7)))))
				(line__2817(_arch 8 0 2817(_procedure_call (_trgt(22))(_sens(8)))))
				(line__2818(_arch 9 0 2818(_procedure_call (_trgt(24))(_sens(9)))))
				(line__2819(_arch 10 0 2819(_procedure_call (_trgt(26))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2823
		(_object
			(_prcs
				(line__2825(_arch 11 0 2825(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2826(_arch 12 0 2826(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2827(_arch 13 0 2827(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2701 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2702 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2703 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2704(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2704(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_D1 -3 0 2706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2710(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2711(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2724(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2725(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2726(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2739 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2741(_ent(_in))))
		(_port (_int C1 -5 0 2741(_ent(_in))))
		(_port (_int B1 -5 0 2741(_ent(_in))))
		(_port (_int A1 -5 0 2742(_ent(_in))))
		(_port (_int D0 -5 0 2742(_ent(_in))))
		(_port (_int C0 -5 0 2742(_ent(_in))))
		(_port (_int B0 -5 0 2743(_ent(_in))))
		(_port (_int A0 -5 0 2743(_ent(_in))))
		(_port (_int M0 -5 0 2743(_ent(_in))))
		(_port (_int LSR -5 0 2744(_ent(_in))))
		(_port (_int CLK -5 0 2744(_ent(_in))))
		(_port (_int F0 -5 0 2744(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2745(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2745(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2755(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2756(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2758(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2759(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2761(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 2762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2763(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2764(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2766(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2767(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2768(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2769(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2770(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2772(_arch(_uni))))
		(_sig (_int GNDI -5 0 2773(_arch(_uni))))
		(_var (_int F0_zd -5 0 2832(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2833(_prcs 0)))
		(_var (_int Q0_zd -5 0 2834(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2835(_prcs 0)))
		(_var (_int F1_zd -5 0 2836(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2837(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2839(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2840(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2841(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2842(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2843(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2844(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2845(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2846(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 2830(_prcs (_simple)(_trgt(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1712          1463738858342 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2979))
	(_version vc6)
	(_time 1463738858343 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 222d7327257472312723327d732123212524712527)
	(_ent
		(_time 1463737468653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2981(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738858348 Structure
(_unit VHDL (lut40018 0 2992(structure 0 3000))
	(_version vc6)
	(_time 1463738858349 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 222d7327257472312723327d732123212a24712527)
	(_ent
		(_time 1463737468685)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3002(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5329          1463738858375 Structure
(_unit VHDL (slice_17 0 3013(structure 0 3042))
	(_version vc6)
	(_time 1463738858376 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 414f404313161c5745155418464240424646424712)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468716)
	)
	(_vital vital_level0)
	(_comp
		(lut40017
			(_object
				(_port (_int A -4 0 3059(_ent (_in))))
				(_port (_int B -4 0 3059(_ent (_in))))
				(_port (_int C -4 0 3059(_ent (_in))))
				(_port (_int D -4 0 3059(_ent (_in))))
				(_port (_int Z -4 0 3060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3056(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 3063(_ent (_in))))
				(_port (_int B -4 0 3063(_ent (_in))))
				(_port (_int C -4 0 3063(_ent (_in))))
				(_port (_int D -4 0 3063(_ent (_in))))
				(_port (_int Z -4 0 3064(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 3067(_comp lut40017)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst DRIVEGND 0 3069(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_4_lut_adj_1 0 3071(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 3075
		(_object
			(_prcs
				(line__3077(_arch 0 0 3077(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3078(_arch 1 0 3078(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3079(_arch 2 0 3079(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3080(_arch 3 0 3080(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3081(_arch 4 0 3081(_procedure_call (_trgt(12))(_sens(4)))))
				(line__3082(_arch 5 0 3082(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3016 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3017 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3018 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3019(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3019(_ent(_string \"SLICE_17"\))))
		(_gen (_int tipd_D1 -3 0 3021(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3022(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3023(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3024(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3032(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 3034(_ent(_in))))
		(_port (_int C1 -4 0 3034(_ent(_in))))
		(_port (_int D0 -4 0 3034(_ent(_in))))
		(_port (_int C0 -4 0 3035(_ent(_in))))
		(_port (_int B0 -4 0 3035(_ent(_in))))
		(_port (_int A0 -4 0 3035(_ent(_in))))
		(_port (_int F0 -4 0 3036(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 3036(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 3045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 3046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 3047(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 3048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3050(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 3051(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 3052(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3054(_arch(_uni))))
		(_var (_int F0_zd -4 0 3087(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 3088(_prcs 0)))
		(_var (_int F1_zd -4 0 3089(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 3090(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3085(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463738858389 Structure
(_unit VHDL (lut40019 0 3139(structure 0 3147))
	(_version vc6)
	(_time 1463738858390 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 505f0152550600435551400f015351535956035755)
	(_ent
		(_time 1463737468748)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3149(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463738858395 Structure
(_unit VHDL (lut40020 0 3160(structure 0 3168))
	(_version vc6)
	(_time 1463738858396 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 505f0152550600435551400f015352535056035755)
	(_ent
		(_time 1463737468764)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3170(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000110000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000110000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3161(_ent(_in))))
		(_port (_int B -1 0 3161(_ent(_in))))
		(_port (_int C -1 0 3161(_ent(_in))))
		(_port (_int D -1 0 3161(_ent(_in))))
		(_port (_int Z -1 0 3162(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9069          1463738858467 Structure
(_unit VHDL (slice_18 0 3181(structure 0 3225))
	(_version vc6)
	(_time 1463738858468 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9e909f9198c9c388cb998bc7999d9f9d96999d98cd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468809)
	)
	(_vital vital_level0)
	(_comp
		(lut40019
			(_object
				(_port (_int A -5 0 3256(_ent (_in))))
				(_port (_int B -5 0 3256(_ent (_in))))
				(_port (_int C -5 0 3256(_ent (_in))))
				(_port (_int D -5 0 3256(_ent (_in))))
				(_port (_int Z -5 0 3257(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3245(_ent (_out))))
			)
		)
		(lut40020
			(_object
				(_port (_int A -5 0 3260(_ent (_in))))
				(_port (_int B -5 0 3260(_ent (_in))))
				(_port (_int C -5 0 3260(_ent (_in))))
				(_port (_int D -5 0 3260(_ent (_in))))
				(_port (_int Z -5 0 3261(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 3251(_ent (_in))))
				(_port (_int D1 -5 0 3251(_ent (_in))))
				(_port (_int SD -5 0 3251(_ent (_in))))
				(_port (_int SP -5 0 3252(_ent (_in))))
				(_port (_int CK -5 0 3252(_ent (_in))))
				(_port (_int LSR -5 0 3252(_ent (_in))))
				(_port (_int Q -5 0 3253(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3248(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_adj_3 0 3264(_comp lut40019)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst DRIVEGND 0 3266(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 3268(_comp lut40020)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_reset 0 3270(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 3273(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3277
		(_object
			(_prcs
				(line__3279(_arch 0 0 3279(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3280(_arch 1 0 3280(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3281(_arch 2 0 3281(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3282(_arch 3 0 3282(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3283(_arch 4 0 3283(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3284(_arch 5 0 3284(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3285(_arch 6 0 3285(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3289
		(_object
			(_prcs
				(line__3291(_arch 7 0 3291(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3292(_arch 8 0 3292(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3293(_arch 9 0 3293(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3184 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3185 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3186 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3187(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3187(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_C1 -3 0 3189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 3190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 3193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 3216(_ent(_in))))
		(_port (_int B1 -5 0 3216(_ent(_in))))
		(_port (_int C0 -5 0 3216(_ent(_in))))
		(_port (_int B0 -5 0 3217(_ent(_in))))
		(_port (_int M0 -5 0 3217(_ent(_in))))
		(_port (_int LSR -5 0 3217(_ent(_in))))
		(_port (_int CLK -5 0 3218(_ent(_in))))
		(_port (_int F0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3219(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 3228(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 3232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3233(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3238(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3242(_arch(_uni))))
		(_sig (_int VCCI -5 0 3243(_arch(_uni))))
		(_var (_int F0_zd -5 0 3298(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3299(_prcs 0)))
		(_var (_int Q0_zd -5 0 3300(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3301(_prcs 0)))
		(_var (_int F1_zd -5 0 3302(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3303(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3305(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3306(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3307(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3308(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3309(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3310(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3311(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3312(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3296(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1108          1463738858473 Structure
(_unit VHDL (xo2iobuf 0 3425(structure 0 3432))
	(_version vc6)
	(_time 1463738858474 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9e9094919dccc8889698d8c4cd999b9898999698c8)
	(_ent
		(_time 1463737468856)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3434(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3426(_ent(_in))))
		(_port (_int T -1 0 3426(_ent(_in))))
		(_port (_int PAD -1 0 3426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3033          1463738858498 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3461))
	(_version vc6)
	(_time 1463738858499 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code beb1baebe8e9beabecbfade5ebb8bfb9bab8bbbbe8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3472(_ent (_in))))
				(_port (_int T -4 0 3472(_ent (_in))))
				(_port (_int PAD -4 0 3472(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3469(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3475(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3477(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3481
		(_object
			(_prcs
				(line__3483(_arch 0 0 3483(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3464(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3465(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3467(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3487(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3486(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 990           1463738858516 Structure
(_unit VHDL (xo2iobuf0021 0 3517(structure 0 3524))
	(_version vc6)
	(_time 1463738858517 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cdc3c798cf9f9bdbc5cb8b979ecac8cbcbcecdcecd)
	(_ent
		(_time 1463737468919)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3526(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3518(_ent(_out))))
		(_port (_int PAD -1 0 3518(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3321          1463738858531 Structure
(_unit VHDL (gob 0 3536(structure 0 3556))
	(_version vc6)
	(_time 1463738858532 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ddd2d88fdf8a8bcbdfda9b878edbdadb8bdbdfdbda)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3563(_ent (_out))))
				(_port (_int PAD -5 0 3563(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3566(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3570
		(_object
			(_prcs
				(line__3572(_arch 0 0 3572(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3559(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3576(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3577(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3579(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3580(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3575(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463738858537 Structure
(_unit VHDL (rstb 0 3620(structure 0 3640))
	(_version vc6)
	(_time 1463738858544 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ece2ecbebcbabcfaebeafeb7beebe8eaeeebeeebef)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3647(_ent (_out))))
				(_port (_int PAD -5 0 3647(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3650(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3654
		(_object
			(_prcs
				(line__3656(_arch 0 0 3656(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3643(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3660(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3661(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3663(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3664(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3659(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463738858578 Structure
(_unit VHDL (clkb 0 3704(structure 0 3724))
	(_version vc6)
	(_time 1463738858579 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0c030c0a0c5b0a1a0b0b1f560e0a5e0a0e0a0f0a5f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3731(_ent (_out))))
				(_port (_int PAD -5 0 3731(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3734(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3738
		(_object
			(_prcs
				(line__3740(_arch 0 0 3740(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3727(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3744(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3745(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3747(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3748(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3743(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858623 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3805))
	(_version vc6)
	(_time 1463738858624 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a353d3f6a6c6a2c3f397c603d3d3f3d3e3f6c393a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3816(_ent (_in))))
				(_port (_int T -4 0 3816(_ent (_in))))
				(_port (_int PAD -4 0 3816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3819(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3825
		(_object
			(_prcs
				(line__3827(_arch 0 0 3827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3811(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3831(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858654 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3878))
	(_version vc6)
	(_time 1463738858655 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5a555d590a0c0a4c5f591c005d5d5f5d5e5f0c595b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3889(_ent (_in))))
				(_port (_int T -4 0 3889(_ent (_in))))
				(_port (_int PAD -4 0 3889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3892(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3898
		(_object
			(_prcs
				(line__3900(_arch 0 0 3900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3884(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3904(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858701 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3951))
	(_version vc6)
	(_time 1463738858702 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 88878f8681ded89e8d8bced28f8f8d8f8c8dde8b8a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3962(_ent (_in))))
				(_port (_int T -4 0 3962(_ent (_in))))
				(_port (_int PAD -4 0 3962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3965(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3971
		(_object
			(_prcs
				(line__3973(_arch 0 0 3973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3957(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3977(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858732 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 4024))
	(_version vc6)
	(_time 1463738858733 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8a7afffa1fef8beadabeef2afafadafacadfeabab)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4035(_ent (_in))))
				(_port (_int T -4 0 4035(_ent (_in))))
				(_port (_int PAD -4 0 4035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 4038(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4044
		(_object
			(_prcs
				(line__4046(_arch 0 0 4046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 4028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4030(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 4050(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 4051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858750 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 4097))
	(_version vc6)
	(_time 1463738858751 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b8b0e3b1e1e7a1b2b4f1edb0b0b2b0b3b2e1b4b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4108(_ent (_in))))
				(_port (_int T -4 0 4108(_ent (_in))))
				(_port (_int PAD -4 0 4108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 4111(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4117
		(_object
			(_prcs
				(line__4119(_arch 0 0 4119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 4101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4103(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 4123(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 4124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858781 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 4170))
	(_version vc6)
	(_time 1463738858782 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d6d9d184d18086c0d3d5908cd1d1d3d1d2d380d5d3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4181(_ent (_in))))
				(_port (_int T -4 0 4181(_ent (_in))))
				(_port (_int PAD -4 0 4181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 4184(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4190
		(_object
			(_prcs
				(line__4192(_arch 0 0 4192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 4174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4176(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 4196(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 4197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858795 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 4243))
	(_version vc6)
	(_time 1463738858796 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e6e9e1b5e1b0b6f0e3e5a0bce1e1e3e1e2e3b0e5e0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4254(_ent (_in))))
				(_port (_int T -4 0 4254(_ent (_in))))
				(_port (_int PAD -4 0 4254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 4257(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4263
		(_object
			(_prcs
				(line__4265(_arch 0 0 4265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 4247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4249(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 4269(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 4270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858801 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 4316))
	(_version vc6)
	(_time 1463738858802 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e6e9e1b5e1b0b6f0e3e5a0bce1e1e3e1e2e3b0e5e1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4327(_ent (_in))))
				(_port (_int T -4 0 4327(_ent (_in))))
				(_port (_int PAD -4 0 4327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 4330(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4336
		(_object
			(_prcs
				(line__4338(_arch 0 0 4338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 4320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4322(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 4342(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 4343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858840 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 4389))
	(_version vc6)
	(_time 1463738858841 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 151a1512114345031016534f12121012111043161d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4400(_ent (_in))))
				(_port (_int T -4 0 4400(_ent (_in))))
				(_port (_int PAD -4 0 4400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 4403(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4409
		(_object
			(_prcs
				(line__4411(_arch 0 0 4411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 4393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4395(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 4415(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 4416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463738858846 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 4462))
	(_version vc6)
	(_time 1463738858847 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 151a1512114345031016534f12121012111043161c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4473(_ent (_in))))
				(_port (_int T -4 0 4473(_ent (_in))))
				(_port (_int PAD -4 0 4473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 4476(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4482
		(_object
			(_prcs
				(line__4484(_arch 0 0 4484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 4466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4468(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 4488(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 4489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858859 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 4535))
	(_version vc6)
	(_time 1463738858860 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 242b2420217274322127627e232321232021722725)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4546(_ent (_in))))
				(_port (_int T -4 0 4546(_ent (_in))))
				(_port (_int PAD -4 0 4546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4543(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 4549(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4555
		(_object
			(_prcs
				(line__4557(_arch 0 0 4557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 4539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4541(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 4561(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 4562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858890 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 4608))
	(_version vc6)
	(_time 1463738858891 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 444b4446411214524147021e434341434041124745)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4619(_ent (_in))))
				(_port (_int T -4 0 4619(_ent (_in))))
				(_port (_int PAD -4 0 4619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4616(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 4622(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4628
		(_object
			(_prcs
				(line__4630(_arch 0 0 4630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 4612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4614(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 4634(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 4635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858904 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 4681))
	(_version vc6)
	(_time 1463738858905 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 535c53505105034556501509545456545756055052)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4692(_ent (_in))))
				(_port (_int T -4 0 4692(_ent (_in))))
				(_port (_int PAD -4 0 4692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4689(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 4695(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4701
		(_object
			(_prcs
				(line__4703(_arch 0 0 4703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 4685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4687(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 4707(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 4708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858918 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 4754))
	(_version vc6)
	(_time 1463738858919 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 636c63636135337566602539646466646766356062)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4765(_ent (_in))))
				(_port (_int T -4 0 4765(_ent (_in))))
				(_port (_int PAD -4 0 4765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4762(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 4768(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4774
		(_object
			(_prcs
				(line__4776(_arch 0 0 4776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 4758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4760(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4780(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858937 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4827))
	(_version vc6)
	(_time 1463738858938 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 727d72737124226477713428757577757677247173)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4838(_ent (_in))))
				(_port (_int T -4 0 4838(_ent (_in))))
				(_port (_int PAD -4 0 4838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4835(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4841(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4847
		(_object
			(_prcs
				(line__4849(_arch 0 0 4849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4833(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4853(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463738858953 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4900))
	(_version vc6)
	(_time 1463738858954 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 828d828c81d4d2948781c4d8858587858687d48183)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4911(_ent (_in))))
				(_port (_int T -4 0 4911(_ent (_in))))
				(_port (_int PAD -4 0 4911(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4908(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4914(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4916(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4920
		(_object
			(_prcs
				(line__4922(_arch 0 0 4922(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4903(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4904(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4906(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4926(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4927(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4925(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463738858966 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4973))
	(_version vc6)
	(_time 1463738858967 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 929dc59d93c5c287c09380c9c0949094c194919496)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4984(_ent (_in))))
				(_port (_int T -4 0 4984(_ent (_in))))
				(_port (_int PAD -4 0 4984(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4981(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4987(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4989(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4993
		(_object
			(_prcs
				(line__4995(_arch 0 0 4995(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4976(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4977(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4979(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4999(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 5000(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4998(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463738858984 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 5046))
	(_version vc6)
	(_time 1463738858985 2016.05.20 12:07:38)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a1aef6f6a3f6f1b4f3a0b6faf2a7a3a7f2a7a2a7a5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5057(_ent (_in))))
				(_port (_int T -4 0 5057(_ent (_in))))
				(_port (_int PAD -4 0 5057(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5054(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 5060(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5062(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5066
		(_object
			(_prcs
				(line__5068(_arch 0 0 5068(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 5050(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5052(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 5072(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 5073(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5071(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463738859029 Structure
(_unit VHDL (busyb 0 5102(structure 0 5119))
	(_version vc6)
	(_time 1463738859030 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d0dfd683d58687c7ddd0c28a83d7d5d7d3d7d9d6d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5130(_ent (_in))))
				(_port (_int T -4 0 5130(_ent (_in))))
				(_port (_int PAD -4 0 5130(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5127(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 5133(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5135(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5139
		(_object
			(_prcs
				(line__5141(_arch 0 0 5141(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 5123(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5125(_arch(_uni))))
		(_var (_int busyS_zd -4 0 5145(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 5146(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5144(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463738859091 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 5192))
	(_version vc6)
	(_time 1463738859092 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e010d0958590e1b5c0f1d555b080f090a080b0b58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5203(_ent (_in))))
				(_port (_int T -4 0 5203(_ent (_in))))
				(_port (_int PAD -4 0 5203(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5200(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 5206(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5212
		(_object
			(_prcs
				(line__5214(_arch 0 0 5214(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 5196(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5198(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 5218(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 5219(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5217(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463738859140 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 5255))
	(_version vc6)
	(_time 1463738859141 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3d323f396a6b6b2e393879673a3b393b383b3a3a3e)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5258(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5260(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5256(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463738859169 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 5286))
	(_version vc6)
	(_time 1463738859170 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5c535e5e0c0a0a49095e4506585b5f5b585a5e5a5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5292(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5295(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5299
		(_object
			(_prcs
				(line__5301(_arch 0 0 5301(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5289(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5304(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 23970         1463738859247 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 5336))
	(_version vc6)
	(_time 1463738859248 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aaa5fcfdf8fdfabffcacafadbff0aeacaeacafada8acf9)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D0 -1 0 5378(_ent (_in))))
				(_port (_int C0 -1 0 5378(_ent (_in))))
				(_port (_int B0 -1 0 5378(_ent (_in))))
				(_port (_int DI0 -1 0 5379(_ent (_in))))
				(_port (_int CLK -1 0 5379(_ent (_in))))
				(_port (_int F0 -1 0 5379(_ent (_out))))
				(_port (_int Q0 -1 0 5380(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 5383(_ent (_in))))
				(_port (_int B0 -1 0 5383(_ent (_in))))
				(_port (_int A0 -1 0 5383(_ent (_in))))
				(_port (_int DI0 -1 0 5384(_ent (_in))))
				(_port (_int CLK -1 0 5384(_ent (_in))))
				(_port (_int F0 -1 0 5384(_ent (_out))))
				(_port (_int Q0 -1 0 5385(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 5388(_ent (_in))))
				(_port (_int LSR -1 0 5388(_ent (_in))))
				(_port (_int CLK -1 0 5388(_ent (_in))))
				(_port (_int F0 -1 0 5389(_ent (_out))))
				(_port (_int Q0 -1 0 5389(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D0 -1 0 5392(_ent (_in))))
				(_port (_int C0 -1 0 5392(_ent (_in))))
				(_port (_int B0 -1 0 5392(_ent (_in))))
				(_port (_int A0 -1 0 5393(_ent (_in))))
				(_port (_int DI0 -1 0 5393(_ent (_in))))
				(_port (_int LSR -1 0 5393(_ent (_in))))
				(_port (_int CLK -1 0 5394(_ent (_in))))
				(_port (_int F0 -1 0 5394(_ent (_out))))
				(_port (_int Q0 -1 0 5394(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int DI0 -1 0 5397(_ent (_in))))
				(_port (_int LSR -1 0 5397(_ent (_in))))
				(_port (_int CLK -1 0 5397(_ent (_in))))
				(_port (_int F0 -1 0 5398(_ent (_out))))
				(_port (_int Q0 -1 0 5398(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D0 -1 0 5401(_ent (_in))))
				(_port (_int C0 -1 0 5401(_ent (_in))))
				(_port (_int B0 -1 0 5401(_ent (_in))))
				(_port (_int A0 -1 0 5402(_ent (_in))))
				(_port (_int DI0 -1 0 5402(_ent (_in))))
				(_port (_int LSR -1 0 5402(_ent (_in))))
				(_port (_int CLK -1 0 5403(_ent (_in))))
				(_port (_int F0 -1 0 5403(_ent (_out))))
				(_port (_int Q0 -1 0 5403(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 5406(_ent (_in))))
				(_port (_int C1 -1 0 5406(_ent (_in))))
				(_port (_int B1 -1 0 5406(_ent (_in))))
				(_port (_int A1 -1 0 5407(_ent (_in))))
				(_port (_int D0 -1 0 5407(_ent (_in))))
				(_port (_int C0 -1 0 5407(_ent (_in))))
				(_port (_int B0 -1 0 5408(_ent (_in))))
				(_port (_int A0 -1 0 5408(_ent (_in))))
				(_port (_int F0 -1 0 5408(_ent (_out))))
				(_port (_int F1 -1 0 5409(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 5412(_ent (_in))))
				(_port (_int C1 -1 0 5412(_ent (_in))))
				(_port (_int B1 -1 0 5412(_ent (_in))))
				(_port (_int A1 -1 0 5413(_ent (_in))))
				(_port (_int D0 -1 0 5413(_ent (_in))))
				(_port (_int C0 -1 0 5413(_ent (_in))))
				(_port (_int B0 -1 0 5414(_ent (_in))))
				(_port (_int A0 -1 0 5414(_ent (_in))))
				(_port (_int F0 -1 0 5414(_ent (_out))))
				(_port (_int F1 -1 0 5415(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 5418(_ent (_in))))
				(_port (_int C1 -1 0 5418(_ent (_in))))
				(_port (_int B1 -1 0 5418(_ent (_in))))
				(_port (_int A1 -1 0 5419(_ent (_in))))
				(_port (_int D0 -1 0 5419(_ent (_in))))
				(_port (_int C0 -1 0 5419(_ent (_in))))
				(_port (_int B0 -1 0 5420(_ent (_in))))
				(_port (_int A0 -1 0 5420(_ent (_in))))
				(_port (_int F0 -1 0 5420(_ent (_out))))
				(_port (_int F1 -1 0 5421(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 5424(_ent (_in))))
				(_port (_int C1 -1 0 5424(_ent (_in))))
				(_port (_int B1 -1 0 5424(_ent (_in))))
				(_port (_int A1 -1 0 5425(_ent (_in))))
				(_port (_int D0 -1 0 5425(_ent (_in))))
				(_port (_int C0 -1 0 5425(_ent (_in))))
				(_port (_int B0 -1 0 5426(_ent (_in))))
				(_port (_int A0 -1 0 5426(_ent (_in))))
				(_port (_int F0 -1 0 5426(_ent (_out))))
				(_port (_int F1 -1 0 5427(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 5430(_ent (_in))))
				(_port (_int C1 -1 0 5430(_ent (_in))))
				(_port (_int B1 -1 0 5430(_ent (_in))))
				(_port (_int A1 -1 0 5431(_ent (_in))))
				(_port (_int D0 -1 0 5431(_ent (_in))))
				(_port (_int C0 -1 0 5431(_ent (_in))))
				(_port (_int B0 -1 0 5432(_ent (_in))))
				(_port (_int A0 -1 0 5432(_ent (_in))))
				(_port (_int F0 -1 0 5432(_ent (_out))))
				(_port (_int F1 -1 0 5433(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 5436(_ent (_in))))
				(_port (_int C1 -1 0 5436(_ent (_in))))
				(_port (_int B1 -1 0 5436(_ent (_in))))
				(_port (_int A1 -1 0 5437(_ent (_in))))
				(_port (_int D0 -1 0 5437(_ent (_in))))
				(_port (_int C0 -1 0 5437(_ent (_in))))
				(_port (_int B0 -1 0 5438(_ent (_in))))
				(_port (_int A0 -1 0 5438(_ent (_in))))
				(_port (_int F0 -1 0 5438(_ent (_out))))
				(_port (_int F1 -1 0 5439(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 5442(_ent (_in))))
				(_port (_int C1 -1 0 5442(_ent (_in))))
				(_port (_int B1 -1 0 5442(_ent (_in))))
				(_port (_int A1 -1 0 5443(_ent (_in))))
				(_port (_int D0 -1 0 5443(_ent (_in))))
				(_port (_int C0 -1 0 5443(_ent (_in))))
				(_port (_int B0 -1 0 5444(_ent (_in))))
				(_port (_int A0 -1 0 5444(_ent (_in))))
				(_port (_int F0 -1 0 5444(_ent (_out))))
				(_port (_int F1 -1 0 5445(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 5448(_ent (_in))))
				(_port (_int C1 -1 0 5448(_ent (_in))))
				(_port (_int B1 -1 0 5448(_ent (_in))))
				(_port (_int A1 -1 0 5449(_ent (_in))))
				(_port (_int D0 -1 0 5449(_ent (_in))))
				(_port (_int C0 -1 0 5449(_ent (_in))))
				(_port (_int B0 -1 0 5450(_ent (_in))))
				(_port (_int A0 -1 0 5450(_ent (_in))))
				(_port (_int F0 -1 0 5450(_ent (_out))))
				(_port (_int F1 -1 0 5451(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int D1 -1 0 5454(_ent (_in))))
				(_port (_int C1 -1 0 5454(_ent (_in))))
				(_port (_int B1 -1 0 5454(_ent (_in))))
				(_port (_int A1 -1 0 5455(_ent (_in))))
				(_port (_int D0 -1 0 5455(_ent (_in))))
				(_port (_int C0 -1 0 5455(_ent (_in))))
				(_port (_int B0 -1 0 5456(_ent (_in))))
				(_port (_int A0 -1 0 5456(_ent (_in))))
				(_port (_int M0 -1 0 5456(_ent (_in))))
				(_port (_int LSR -1 0 5457(_ent (_in))))
				(_port (_int CLK -1 0 5457(_ent (_in))))
				(_port (_int F0 -1 0 5457(_ent (_out))))
				(_port (_int Q0 -1 0 5458(_ent (_out))))
				(_port (_int F1 -1 0 5458(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int D1 -1 0 5461(_ent (_in))))
				(_port (_int C1 -1 0 5461(_ent (_in))))
				(_port (_int D0 -1 0 5461(_ent (_in))))
				(_port (_int C0 -1 0 5462(_ent (_in))))
				(_port (_int B0 -1 0 5462(_ent (_in))))
				(_port (_int A0 -1 0 5462(_ent (_in))))
				(_port (_int F0 -1 0 5463(_ent (_out))))
				(_port (_int F1 -1 0 5463(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int C1 -1 0 5466(_ent (_in))))
				(_port (_int B1 -1 0 5466(_ent (_in))))
				(_port (_int C0 -1 0 5466(_ent (_in))))
				(_port (_int B0 -1 0 5467(_ent (_in))))
				(_port (_int M0 -1 0 5467(_ent (_in))))
				(_port (_int LSR -1 0 5467(_ent (_in))))
				(_port (_int CLK -1 0 5468(_ent (_in))))
				(_port (_int F0 -1 0 5468(_ent (_out))))
				(_port (_int Q0 -1 0 5468(_ent (_out))))
				(_port (_int F1 -1 0 5469(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 5472(_ent (_in))))
				(_port (_int fsmstate1 -1 0 5472(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 5475(_ent (_out))))
				(_port (_int goS -1 0 5475(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5478(_ent (_out))))
				(_port (_int rstS -1 0 5478(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5481(_ent (_out))))
				(_port (_int clkS -1 0 5481(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 5484(_ent (_in))))
				(_port (_int dataout0 -1 0 5484(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 5487(_ent (_in))))
				(_port (_int dataout1 -1 0 5487(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 5490(_ent (_in))))
				(_port (_int dataout2 -1 0 5490(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 5493(_ent (_in))))
				(_port (_int dataout3 -1 0 5493(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 5496(_ent (_in))))
				(_port (_int dataout4 -1 0 5496(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 5499(_ent (_in))))
				(_port (_int dataout5 -1 0 5499(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 5502(_ent (_in))))
				(_port (_int dataout6 -1 0 5502(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 5505(_ent (_in))))
				(_port (_int dataout7 -1 0 5505(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 5508(_ent (_in))))
				(_port (_int dataout8 -1 0 5508(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 5511(_ent (_in))))
				(_port (_int dataout9 -1 0 5511(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 5514(_ent (_in))))
				(_port (_int dataout10 -1 0 5514(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 5517(_ent (_in))))
				(_port (_int dataout11 -1 0 5517(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 5520(_ent (_in))))
				(_port (_int dataout12 -1 0 5520(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 5523(_ent (_in))))
				(_port (_int dataout13 -1 0 5523(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 5526(_ent (_in))))
				(_port (_int dataout14 -1 0 5526(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 5529(_ent (_in))))
				(_port (_int dataout15 -1 0 5529(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5532(_ent (_in))))
				(_port (_int lcdrs -1 0 5532(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 5535(_ent (_in))))
				(_port (_int lcdwr -1 0 5535(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5538(_ent (_in))))
				(_port (_int busyS -1 0 5538(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 5541(_ent (_in))))
				(_port (_int fsmstate0 -1 0 5541(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5544(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 5547(_comp SLICE_0)
		(_port
			((D0)(n1251))
			((C0)(n1252))
			((B0)(n1250))
			((DI0)(n2122))
			((CLK)(clk_c))
			((F0)(n2122))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 5550(_comp SLICE_1)
		(_port
			((D0)(n1248))
			((B0)(n1247))
			((A0)(n1246))
			((DI0)(n2121))
			((CLK)(clk_c))
			((F0)(n2121))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 5553(_comp SLICE_2)
		(_port
			((DI0)(n2124_000_BUF1))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(fsm_state_ns_i_1_N_25))
			((F0)(n2124_000_BUF1))
			((Q0)(n1246))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 5556(_comp SLICE_3)
		(_port
			((D0)(n1248))
			((C0)(n1246))
			((B0)(rst_c))
			((A0)(n1247))
			((DI0)(n4))
			((LSR)(fsm_state_ns_i_1_N_25))
			((CLK)(go_c))
			((F0)(n4))
			((Q0)(n1247))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_5I 0 5559(_comp SLICE_5)
		(_port
			((DI0)(n2124))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(fsm_state_ns_i_1_N_19))
			((F0)(n2124))
			((Q0)(n1250))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 5562(_comp SLICE_6)
		(_port
			((D0)(n1252))
			((C0)(rst_c))
			((B0)(n1250))
			((A0)(n1251))
			((DI0)(n3))
			((LSR)(fsm_state_ns_i_1_N_19))
			((CLK)(go_c))
			((F0)(n3))
			((Q0)(n1251))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_8I 0 5565(_comp SLICE_8)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_5))
			((B1)(rst_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(rst_c))
			((A0)(data_out_c_6))
			((F0)(data_out_c_6))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 5570(_comp SLICE_9)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_12))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_7))
			((F0)(data_out_c_7))
			((F1)(data_out_c_12))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 5575(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(rst_c))
			((B1)(fsm_state_c_1))
			((A1)(data_out_c_4))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_8))
			((B0)(fsm_state_c_1))
			((A0)(rst_c))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 5580(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_9))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 5585(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_2))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_10))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_10))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 5590(_comp SLICE_13)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_1))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_13))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_13))
			((F1)(data_out_c_1))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 5595(_comp SLICE_14)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_0))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_14))
			((F0)(data_out_c_14))
			((F1)(data_out_c_0))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 5600(_comp SLICE_15)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_11))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_15))
			((F0)(data_out_c_15))
			((F1)(data_out_c_11))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 5605(_comp SLICE_16)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(busy_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(lcd_rs_c))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M0)(n3))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(go_c))
			((F0)(lcd_rs_c))
			((Q0)(n1252))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_17I 0 5610(_comp SLICE_17)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(fsm_state_ps_i_0))
			((A0)(lcd_wr_c))
			((F0)(lcd_wr_c))
			((F1)(fsm_state_ns_i_1_N_25))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 5614(_comp SLICE_18)
		(_port
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(fsm_state_c_1))
			((M0)(n4))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(go_c))
			((F0)(fsm_state_ns_i_1_N_19))
			((Q0)(n1248))
			((F1)(fsm_state_ns_i_1_N_30))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst fsm_state_1_I 0 5619(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst goI 0 5621(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 5623(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 5625(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 5627(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 5629(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 5631(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 5633(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 5635(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 5637(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 5639(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 5641(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 5643(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 5645(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 5647(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 5649(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 5651(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 5653(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 5655(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 5657(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 5659(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 5661(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 5663(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 5665(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst GSR_INST 0 5667(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 5669(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 5671(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n1251 -1 0 5337(_arch(_uni))))
		(_sig (_int n1252 -1 0 5338(_arch(_uni))))
		(_sig (_int n1250 -1 0 5339(_arch(_uni))))
		(_sig (_int n2122 -1 0 5340(_arch(_uni))))
		(_sig (_int clk_c -1 0 5341(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 5342(_arch(_uni))))
		(_sig (_int n1248 -1 0 5343(_arch(_uni))))
		(_sig (_int n1247 -1 0 5344(_arch(_uni))))
		(_sig (_int n1246 -1 0 5345(_arch(_uni))))
		(_sig (_int n2121 -1 0 5346(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 5347(_arch(_uni))))
		(_sig (_int n2124_000_BUF1 -1 0 5348(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_30 -1 0 5349(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_25 -1 0 5350(_arch(_uni))))
		(_sig (_int rst_c -1 0 5351(_arch(_uni))))
		(_sig (_int n4 -1 0 5352(_arch(_uni))))
		(_sig (_int go_c -1 0 5353(_arch(_uni))))
		(_sig (_int n2124 -1 0 5354(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_19 -1 0 5355(_arch(_uni))))
		(_sig (_int n3 -1 0 5356(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 5357(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 5358(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 5359(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 5360(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 5361(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 5362(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 5363(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 5364(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 5365(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 5366(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 5367(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 5368(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 5369(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 5370(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 5371(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 5372(_arch(_uni))))
		(_sig (_int busy_c -1 0 5373(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 5374(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 5375(_arch(_uni))))
		(_sig (_int VCCI -1 0 5376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 5678 (lcd_sender))
	(_version vc6)
	(_time 1463738859278 2016.05.20 12:07:39)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cac4cc9e9f9c9cddcfc9d9919fcdcfcdc8cccfcf9c)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2586          1463738859590 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463738859591 2016.05.20 12:07:39)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 020c010405545515025110585604570401040a0506)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(line__76(_arch 2 0 76(_assignment (_trgt(3)))))
			(line__78(_arch 3 0 78(_assignment (_trgt(3)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3)))))
			(line__82(_arch 5 0 82(_assignment (_trgt(3)))))
			(tb(_arch 6 0 85(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 2374          1463738942103 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463738942104 2016.05.20 12:09:02)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 4f1c424d1c1918584f4f5d151b491a494c4947484b)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2381          1463738984037 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463738984038 2016.05.20 12:09:44)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 1c1c4c1b4a4a4b0b1c1c0e46481a491a1f1a141b18)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2381          1463739058171 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739058185 2016.05.20 12:10:58)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code bfb1eeebece9e8a8bfbfade5ebb9eab9bcb9b7b8bb)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2381          1463739091384 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739091385 2016.05.20 12:11:31)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 6c69686c3a3a3b7b6c6c7e36386a396a6f6a646b68)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2381          1463739175970 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739175971 2016.05.20 12:12:55)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code d4d58186d58283c3d4d4c68e80d281d2d7d2dcd3d0)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1692          1463739241851 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739241852 2016.05.20 12:14:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2b2b2b2e7c7d7b382e2f68707f2c2f282f2d782c2e)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739241884 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739241885 2016.05.20 12:14:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a4a1e484e1d1a5c4c4c0f101f4c4d4c1f4c4e4c4d)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463739241915 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463739241916 2016.05.20 12:14:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 69683c69343f387e606d7b333d6f6e6e6a6e6b6f6c)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463739241960 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463739241961 2016.05.20 12:14:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9899cd9793cfcf8f9f9e8bc2ca9f9e9e9b9e9b9f9e)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6853          1463739242007 Structure
(_unit VHDL (slice_0 0 98(structure 0 131))
	(_version vc6)
	(_time 1463739242008 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c7c6979293909ad19590d29ec0c4c7c0c4c194c1ce)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467593)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 147(_ent (_in))))
				(_port (_int B -5 0 147(_ent (_in))))
				(_port (_int C -5 0 147(_ent (_in))))
				(_port (_int D -5 0 147(_ent (_in))))
				(_port (_int Z -5 0 148(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 151(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 154(_ent (_in))))
				(_port (_int D1 -5 0 154(_ent (_in))))
				(_port (_int SD -5 0 154(_ent (_in))))
				(_port (_int SP -5 0 155(_ent (_in))))
				(_port (_int CK -5 0 155(_ent (_in))))
				(_port (_int LSR -5 0 155(_ent (_in))))
				(_port (_int Q -5 0 156(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 159(_ent (_out))))
			)
		)
	)
	(_inst i830_3_lut_rep_4 0 162(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 164(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 166(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 169(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 173
		(_object
			(_prcs
				(line__175(_arch 0 0 175(_procedure_call (_trgt(7))(_sens(0)))))
				(line__176(_arch 1 0 176(_procedure_call (_trgt(8))(_sens(1)))))
				(line__177(_arch 2 0 177(_procedure_call (_trgt(9))(_sens(2)))))
				(line__178(_arch 3 0 178(_procedure_call (_trgt(10))(_sens(3)))))
				(line__179(_arch 4 0 179(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 183
		(_object
			(_prcs
				(line__185(_arch 5 0 185(_procedure_call (_trgt(11))(_sens(10)))))
				(line__186(_arch 6 0 186(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 123(_ent(_in))))
		(_port (_int C0 -5 0 123(_ent(_in))))
		(_port (_int B0 -5 0 123(_ent(_in))))
		(_port (_int DI0 -5 0 124(_ent(_in))))
		(_port (_int CLK -5 0 124(_ent(_in))))
		(_port (_int F0 -5 0 124(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 125(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 134(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 135(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 137(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 139(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 141(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 142(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 144(_arch(_uni))))
		(_sig (_int VCCI -5 0 145(_arch(_uni))))
		(_var (_int F0_zd -5 0 191(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 192(_prcs 0)))
		(_var (_int Q0_zd -5 0 193(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 194(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 196(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 189(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463739242040 Structure
(_unit VHDL (lut40001 0 271(structure 0 279))
	(_version vc6)
	(_time 1463739242041 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e6e6e6b4e5b0b6f5e3e7f6b9b7e5e6e5e7e0b5e1e3)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 281(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110110001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110110001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6866          1463739242056 Structure
(_unit VHDL (slice_1 0 292(structure 0 325))
	(_version vc6)
	(_time 1463739242057 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f6f7a6a6a3a1abe0a4a1e3aff1f5f7f1f5f0a5f0ff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467780)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 352(_ent (_in))))
				(_port (_int B -5 0 352(_ent (_in))))
				(_port (_int C -5 0 352(_ent (_in))))
				(_port (_int D -5 0 352(_ent (_in))))
				(_port (_int Z -5 0 353(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 341(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 344(_ent (_in))))
				(_port (_int D1 -5 0 344(_ent (_in))))
				(_port (_int SD -5 0 344(_ent (_in))))
				(_port (_int SP -5 0 345(_ent (_in))))
				(_port (_int CK -5 0 345(_ent (_in))))
				(_port (_int LSR -5 0 345(_ent (_in))))
				(_port (_int Q -5 0 346(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 349(_ent (_out))))
			)
		)
	)
	(_inst i826_3_lut_rep_3 0 356(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 358(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 360(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 363(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 367
		(_object
			(_prcs
				(line__369(_arch 0 0 369(_procedure_call (_trgt(7))(_sens(0)))))
				(line__370(_arch 1 0 370(_procedure_call (_trgt(8))(_sens(1)))))
				(line__371(_arch 2 0 371(_procedure_call (_trgt(9))(_sens(2)))))
				(line__372(_arch 3 0 372(_procedure_call (_trgt(10))(_sens(3)))))
				(line__373(_arch 4 0 373(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 377
		(_object
			(_prcs
				(line__379(_arch 5 0 379(_procedure_call (_trgt(11))(_sens(10)))))
				(line__380(_arch 6 0 380(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 295 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 296 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 297 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 298(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 298(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 308(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 311 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 312 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 313 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 314 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 315 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 317(_ent(_in))))
		(_port (_int B0 -5 0 317(_ent(_in))))
		(_port (_int A0 -5 0 317(_ent(_in))))
		(_port (_int DI0 -5 0 318(_ent(_in))))
		(_port (_int CLK -5 0 318(_ent(_in))))
		(_port (_int F0 -5 0 318(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 319(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 328(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 331(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 332(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 333(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 334(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 335(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 336(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 338(_arch(_uni))))
		(_sig (_int VCCI -5 0 339(_arch(_uni))))
		(_var (_int F0_zd -5 0 385(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 386(_prcs 0)))
		(_var (_int Q0_zd -5 0 387(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 388(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 390(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 391(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 392(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 393(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 383(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463739242071 Structure
(_unit VHDL (lut40002 0 465(structure 0 473))
	(_version vc6)
	(_time 1463739242072 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 05050202055355160004155a540605060703560200)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 475(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2288          1463739242087 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 495))
	(_version vc6)
	(_time 1463739242088 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 15144712444344021c14074f411312121612171310)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 498(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 500(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 496(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6903          1463739242118 Structure
(_unit VHDL (slice_2 0 511(structure 0 545))
	(_version vc6)
	(_time 1463739242119 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 34356331636369226567216d33373633373267323d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467889)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 566(_ent (_in))))
				(_port (_int B -5 0 566(_ent (_in))))
				(_port (_int C -5 0 566(_ent (_in))))
				(_port (_int D -5 0 566(_ent (_in))))
				(_port (_int Z -5 0 567(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 560(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 570(_ent (_in))))
				(_port (_int D1 -5 0 570(_ent (_in))))
				(_port (_int SD -5 0 570(_ent (_in))))
				(_port (_int SP -5 0 571(_ent (_in))))
				(_port (_int CK -5 0 571(_ent (_in))))
				(_port (_int LSR -5 0 571(_ent (_in))))
				(_port (_int Q -5 0 572(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 563(_ent (_out))))
			)
		)
	)
	(_inst n2124_000_BUF1_BUF1 0 575(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 577(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i823 0 579(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 582(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 586
		(_object
			(_prcs
				(line__588(_arch 0 0 588(_procedure_call (_trgt(5))(_sens(0)))))
				(line__589(_arch 1 0 589(_procedure_call (_trgt(7))(_sens(1)))))
				(line__590(_arch 2 0 590(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 594
		(_object
			(_prcs
				(line__596(_arch 3 0 596(_procedure_call (_trgt(6))(_sens(5)))))
				(line__597(_arch 4 0 597(_procedure_call (_trgt(8))(_sens(7)))))
				(line__598(_arch 5 0 598(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 514 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 515 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 516 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 517(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 517(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 536 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 538(_ent(_in))))
		(_port (_int LSR -5 0 538(_ent(_in))))
		(_port (_int CLK -5 0 538(_ent(_in))))
		(_port (_int F0 -5 0 539(_ent(_out))))
		(_port (_int Q0 -5 0 539(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 552(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 554(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 555(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 557(_arch(_uni))))
		(_sig (_int VCCI -5 0 558(_arch(_uni))))
		(_var (_int Q0_zd -5 0 602(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 603(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 605(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 606(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 607(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 608(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 610(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 611(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 612(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 601(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463739242134 Structure
(_unit VHDL (lut40004 0 704(structure 0 712))
	(_version vc6)
	(_time 1463739242135 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 44444347451214574145541b154744474042174341)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 714(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011111110110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011111110110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1913          1463739242165 Structure
(_unit VHDL (vmuxregsre0005 0 725(structure 0 734))
	(_version vc6)
	(_time 1463739242166 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 63623163343532746a677139376564646064616566)
	(_ent
		(_time 1463737467951)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 736(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 726(_ent(_in))))
		(_port (_int D1 -1 0 726(_ent(_in))))
		(_port (_int SD -1 0 726(_ent(_in))))
		(_port (_int SP -1 0 727(_ent(_in))))
		(_port (_int CK -1 0 727(_ent(_in))))
		(_port (_int LSR -1 0 727(_ent(_in))))
		(_port (_int Q -1 0 728(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8091          1463739242180 Structure
(_unit VHDL (slice_3 0 747(structure 0 790))
	(_version vc6)
	(_time 1463739242181 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7372247223242e652426662a74707074707520757a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467967)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 811(_ent (_in))))
				(_port (_int B -5 0 811(_ent (_in))))
				(_port (_int C -5 0 811(_ent (_in))))
				(_port (_int D -5 0 811(_ent (_in))))
				(_port (_int Z -5 0 812(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 815(_ent (_in))))
				(_port (_int D1 -5 0 815(_ent (_in))))
				(_port (_int SD -5 0 815(_ent (_in))))
				(_port (_int SP -5 0 816(_ent (_in))))
				(_port (_int CK -5 0 816(_ent (_in))))
				(_port (_int LSR -5 0 816(_ent (_in))))
				(_port (_int Q -5 0 817(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 808(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_2_lut_4_lut 0 820(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_set 0 822(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 825(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 829
		(_object
			(_prcs
				(line__831(_arch 0 0 831(_procedure_call (_trgt(9))(_sens(0)))))
				(line__832(_arch 1 0 832(_procedure_call (_trgt(10))(_sens(1)))))
				(line__833(_arch 2 0 833(_procedure_call (_trgt(11))(_sens(2)))))
				(line__834(_arch 3 0 834(_procedure_call (_trgt(12))(_sens(3)))))
				(line__835(_arch 4 0 835(_procedure_call (_trgt(13))(_sens(4)))))
				(line__836(_arch 5 0 836(_procedure_call (_trgt(15))(_sens(5)))))
				(line__837(_arch 6 0 837(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 841
		(_object
			(_prcs
				(line__843(_arch 7 0 843(_procedure_call (_trgt(14))(_sens(13)))))
				(line__844(_arch 8 0 844(_procedure_call (_trgt(16))(_sens(15)))))
				(line__845(_arch 9 0 845(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 750 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 751 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 752 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 753(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 753(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_D0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 767(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 780 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 782(_ent(_in))))
		(_port (_int C0 -5 0 782(_ent(_in))))
		(_port (_int B0 -5 0 782(_ent(_in))))
		(_port (_int A0 -5 0 783(_ent(_in))))
		(_port (_int DI0 -5 0 783(_ent(_in))))
		(_port (_int LSR -5 0 783(_ent(_in))))
		(_port (_int CLK -5 0 784(_ent(_in))))
		(_port (_int F0 -5 0 784(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 784(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 793(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 797(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 798(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 799(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 802(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 803(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 804(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 806(_arch(_uni))))
		(_var (_int F0_zd -5 0 850(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 851(_prcs 0)))
		(_var (_int Q0_zd -5 0 852(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 853(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 855(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 856(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 857(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 858(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 859(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 860(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 861(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 848(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 6944          1463739242196 Structure
(_unit VHDL (slice_5 0 970(structure 0 1004))
	(_version vc6)
	(_time 1463739242197 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8283d58cd3d5df94d3d197db858187858184d1848b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468045)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 1025(_ent (_in))))
				(_port (_int B -5 0 1025(_ent (_in))))
				(_port (_int C -5 0 1025(_ent (_in))))
				(_port (_int D -5 0 1025(_ent (_in))))
				(_port (_int Z -5 0 1026(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1019(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 1029(_ent (_in))))
				(_port (_int D1 -5 0 1029(_ent (_in))))
				(_port (_int SD -5 0 1029(_ent (_in))))
				(_port (_int SP -5 0 1030(_ent (_in))))
				(_port (_int CK -5 0 1030(_ent (_in))))
				(_port (_int LSR -5 0 1030(_ent (_in))))
				(_port (_int Q -5 0 1031(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1022(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 1034(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 1036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i827 0 1038(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 1041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1045
		(_object
			(_prcs
				(line__1047(_arch 0 0 1047(_procedure_call (_trgt(5))(_sens(0)))))
				(line__1048(_arch 1 0 1048(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1049(_arch 2 0 1049(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1053
		(_object
			(_prcs
				(line__1055(_arch 3 0 1055(_procedure_call (_trgt(6))(_sens(5)))))
				(line__1056(_arch 4 0 1056(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1057(_arch 5 0 1057(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 974 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 975 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 976(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_DI0 -3 0 978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 982(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 995 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 997(_ent(_in))))
		(_port (_int LSR -5 0 997(_ent(_in))))
		(_port (_int CLK -5 0 997(_ent(_in))))
		(_port (_int F0 -5 0 998(_ent(_out))))
		(_port (_int Q0 -5 0 998(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1016(_arch(_uni))))
		(_sig (_int VCCI -5 0 1017(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1061(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1062(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1064(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1065(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1066(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1067(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1069(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1071(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1060(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463739242225 Structure
(_unit VHDL (lut40006 0 1163(structure 0 1171))
	(_version vc6)
	(_time 1463739242226 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1a1a6f7a5f7f1b2a4a0b1fef0a2a1a2a7a7f2a6a4)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1173(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8197          1463739242241 Structure
(_unit VHDL (slice_6 0 1184(structure 0 1227))
	(_version vc6)
	(_time 1463739242242 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b1b0e6e5e3e6eca7e6e4a4e8b6b2b7b6b2b7e2b7b8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468123)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1253(_ent (_in))))
				(_port (_int B -5 0 1253(_ent (_in))))
				(_port (_int C -5 0 1253(_ent (_in))))
				(_port (_int D -5 0 1253(_ent (_in))))
				(_port (_int Z -5 0 1254(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1248(_ent (_in))))
				(_port (_int D1 -5 0 1248(_ent (_in))))
				(_port (_int SD -5 0 1248(_ent (_in))))
				(_port (_int SP -5 0 1249(_ent (_in))))
				(_port (_int CK -5 0 1249(_ent (_in))))
				(_port (_int LSR -5 0 1249(_ent (_in))))
				(_port (_int Q -5 0 1250(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1245(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_4 0 1257(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_set 0 1259(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1262(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1266
		(_object
			(_prcs
				(line__1268(_arch 0 0 1268(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1269(_arch 1 0 1269(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1270(_arch 2 0 1270(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1271(_arch 3 0 1271(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1272(_arch 4 0 1272(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1273(_arch 5 0 1273(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1274(_arch 6 0 1274(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1278
		(_object
			(_prcs
				(line__1280(_arch 7 0 1280(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1281(_arch 8 0 1281(_procedure_call (_trgt(16))(_sens(15)))))
				(line__1282(_arch 9 0 1282(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1188 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1189 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1190(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D0 -3 0 1192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1216 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1217 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1219(_ent(_in))))
		(_port (_int C0 -5 0 1219(_ent(_in))))
		(_port (_int B0 -5 0 1219(_ent(_in))))
		(_port (_int A0 -5 0 1220(_ent(_in))))
		(_port (_int DI0 -5 0 1220(_ent(_in))))
		(_port (_int LSR -5 0 1220(_ent(_in))))
		(_port (_int CLK -5 0 1221(_ent(_in))))
		(_port (_int F0 -5 0 1221(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1241(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1243(_arch(_uni))))
		(_var (_int F0_zd -5 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1288(_prcs 0)))
		(_var (_int Q0_zd -5 0 1289(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1290(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1292(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1293(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1294(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1295(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1296(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1297(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1298(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1299(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1285(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1712          1463739242258 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1415))
	(_version vc6)
	(_time 1463739242259 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c1c1c695c59791d2c4c0d19e90c2c1c2c6c792c6c4)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1417(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242274 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1436))
	(_version vc6)
	(_time 1463739242275 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d0d0d783d58680c3d5d1c08f81d3d0d3d8d683d7d5)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1438(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463739242290 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1483))
	(_version vc6)
	(_time 1463739242291 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e0e1b7b3b3b7bdf6ebe2f5b9e7e3e8e7e3e6b3e6e9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1498(_ent (_in))))
				(_port (_int B -4 0 1498(_ent (_in))))
				(_port (_int C -4 0 1498(_ent (_in))))
				(_port (_int D -4 0 1498(_ent (_in))))
				(_port (_int Z -4 0 1499(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1502(_ent (_in))))
				(_port (_int B -4 0 1502(_ent (_in))))
				(_port (_int C -4 0 1502(_ent (_in))))
				(_port (_int D -4 0 1502(_ent (_in))))
				(_port (_int Z -4 0 1503(_ent (_out))))
			)
		)
	)
	(_inst i956_2_lut_4_lut 0 1506(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i955_2_lut_4_lut 0 1508(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1512
		(_object
			(_prcs
				(line__1514(_arch 0 0 1514(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1515(_arch 1 0 1515(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1516(_arch 2 0 1516(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1517(_arch 3 0 1517(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1518(_arch 4 0 1518(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1519(_arch 5 0 1519(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1520(_arch 6 0 1520(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1521(_arch 7 0 1521(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1486(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1487(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1488(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1489(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1491(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1493(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1494(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1495(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1526(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1527(_prcs 0)))
		(_var (_int F1_zd -4 0 1528(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1529(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1524(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739242303 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1592))
	(_version vc6)
	(_time 1463739242304 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code efefe8bdbcb9bffceaeeffb0beecefece6e9bce8ea)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1594(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242321 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1613))
	(_version vc6)
	(_time 1463739242322 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fffff8aeaca9afecfafeefa0aefcfefcfff9acf8fa)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1615(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463739242366 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1660))
	(_version vc6)
	(_time 1463739242367 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e2f782a28797338252c3b77292d27292d287d2827)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1675(_ent (_in))))
				(_port (_int B -4 0 1675(_ent (_in))))
				(_port (_int C -4 0 1675(_ent (_in))))
				(_port (_int D -4 0 1675(_ent (_in))))
				(_port (_int Z -4 0 1676(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1679(_ent (_in))))
				(_port (_int B -4 0 1679(_ent (_in))))
				(_port (_int C -4 0 1679(_ent (_in))))
				(_port (_int D -4 0 1679(_ent (_in))))
				(_port (_int Z -4 0 1680(_ent (_out))))
			)
		)
	)
	(_inst i964_2_lut_4_lut 0 1683(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i954_2_lut_4_lut 0 1685(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1689
		(_object
			(_prcs
				(line__1691(_arch 0 0 1691(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1692(_arch 1 0 1692(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1693(_arch 2 0 1693(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1694(_arch 3 0 1694(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1695(_arch 4 0 1695(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1696(_arch 5 0 1696(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1697(_arch 6 0 1697(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1698(_arch 7 0 1698(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1663(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1664(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1665(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1666(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1669(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1671(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1672(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1703(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1704(_prcs 0)))
		(_var (_int F1_zd -4 0 1705(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1706(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1701(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739242397 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1769))
	(_version vc6)
	(_time 1463739242398 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4d4d4b4e1c1b1d5e484c5d121c4e4c4e4c4b1e4a48)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1771(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242430 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1790))
	(_version vc6)
	(_time 1463739242431 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6c6c6a6d3a3a3c7f696d7c333d6f6d6f6e6a3f6b69)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1792(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463739242459 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1837))
	(_version vc6)
	(_time 1463739242460 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8b8add858adcd69d80899ed28c888a888b8c888dd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468279)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1852(_ent (_in))))
				(_port (_int B -4 0 1852(_ent (_in))))
				(_port (_int C -4 0 1852(_ent (_in))))
				(_port (_int D -4 0 1852(_ent (_in))))
				(_port (_int Z -4 0 1853(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1856(_ent (_in))))
				(_port (_int B -4 0 1856(_ent (_in))))
				(_port (_int C -4 0 1856(_ent (_in))))
				(_port (_int D -4 0 1856(_ent (_in))))
				(_port (_int Z -4 0 1857(_ent (_out))))
			)
		)
	)
	(_inst i957_2_lut_4_lut 0 1860(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i953_2_lut_4_lut 0 1862(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1866
		(_object
			(_prcs
				(line__1868(_arch 0 0 1868(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1869(_arch 1 0 1869(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1870(_arch 2 0 1870(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1871(_arch 3 0 1871(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1872(_arch 4 0 1872(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1873(_arch 5 0 1873(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1874(_arch 6 0 1874(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1875(_arch 7 0 1875(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1848(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1849(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1880(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1881(_prcs 0)))
		(_var (_int F1_zd -4 0 1882(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1883(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1878(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739242492 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1946))
	(_version vc6)
	(_time 1463739242493 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ababadfdfcfdfbb8aeaabbf4faa8aaa8a8adf8acae)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1948(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242537 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1967))
	(_version vc6)
	(_time 1463739242552 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e9e9efbbe5bfb9faece8f9b6b8eae8eaedefbaeeec)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1969(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463739242584 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2014))
	(_version vc6)
	(_time 1463739242585 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 08095d0e535f551e030a1d510f0b090b090f0b0e5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2029(_ent (_in))))
				(_port (_int B -4 0 2029(_ent (_in))))
				(_port (_int C -4 0 2029(_ent (_in))))
				(_port (_int D -4 0 2029(_ent (_in))))
				(_port (_int Z -4 0 2030(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2033(_ent (_in))))
				(_port (_int B -4 0 2033(_ent (_in))))
				(_port (_int C -4 0 2033(_ent (_in))))
				(_port (_int D -4 0 2033(_ent (_in))))
				(_port (_int Z -4 0 2034(_ent (_out))))
			)
		)
	)
	(_inst i958_2_lut_4_lut 0 2037(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i952_2_lut_4_lut 0 2039(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2043
		(_object
			(_prcs
				(line__2045(_arch 0 0 2045(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2046(_arch 1 0 2046(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2047(_arch 2 0 2047(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2048(_arch 3 0 2048(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2049(_arch 4 0 2049(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2050(_arch 5 0 2050(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2051(_arch 6 0 2051(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2052(_arch 7 0 2052(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2022(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2025(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2026(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2057(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2058(_prcs 0)))
		(_var (_int F1_zd -4 0 2059(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2060(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2055(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739242602 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2149))
	(_version vc6)
	(_time 1463739242603 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 18194d1f434f450e131a0d411f1b191b1a1f1b1e4b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2164(_ent (_in))))
				(_port (_int B -4 0 2164(_ent (_in))))
				(_port (_int C -4 0 2164(_ent (_in))))
				(_port (_int D -4 0 2164(_ent (_in))))
				(_port (_int Z -4 0 2165(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2168(_ent (_in))))
				(_port (_int B -4 0 2168(_ent (_in))))
				(_port (_int C -4 0 2168(_ent (_in))))
				(_port (_int D -4 0 2168(_ent (_in))))
				(_port (_int Z -4 0 2169(_ent (_out))))
			)
		)
	)
	(_inst i959_2_lut_4_lut 0 2172(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i951_2_lut_4_lut 0 2174(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2178
		(_object
			(_prcs
				(line__2180(_arch 0 0 2180(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2181(_arch 1 0 2181(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2182(_arch 2 0 2182(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2183(_arch 3 0 2183(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2184(_arch 4 0 2184(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2185(_arch 5 0 2185(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2186(_arch 6 0 2186(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2187(_arch 7 0 2187(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2154(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2155(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2156(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2158(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2159(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2160(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2161(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2192(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2193(_prcs 0)))
		(_var (_int F1_zd -4 0 2194(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2190(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739242631 Structure
(_unit VHDL (slice_13 0 2250(structure 0 2284))
	(_version vc6)
	(_time 1463739242632 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3736623263606a213c35226e303436343430343164)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468451)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 2303(_ent (_in))))
				(_port (_int B -4 0 2303(_ent (_in))))
				(_port (_int C -4 0 2303(_ent (_in))))
				(_port (_int D -4 0 2303(_ent (_in))))
				(_port (_int Z -4 0 2304(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 2299(_ent (_in))))
				(_port (_int B -4 0 2299(_ent (_in))))
				(_port (_int C -4 0 2299(_ent (_in))))
				(_port (_int D -4 0 2299(_ent (_in))))
				(_port (_int Z -4 0 2300(_ent (_out))))
			)
		)
	)
	(_inst i960_2_lut_4_lut 0 2307(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i963_2_lut_4_lut 0 2309(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 2313
		(_object
			(_prcs
				(line__2315(_arch 0 0 2315(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2316(_arch 1 0 2316(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2317(_arch 2 0 2317(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2318(_arch 3 0 2318(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2319(_arch 4 0 2319(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2320(_arch 5 0 2320(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2321(_arch 6 0 2321(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2322(_arch 7 0 2322(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2253 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2254 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2255 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2256(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2256(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2258(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2259(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2260(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2261(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2262(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2263(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2264(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2266(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2267(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2268(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2269(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2273(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2275(_ent(_in))))
		(_port (_int C1 -4 0 2275(_ent(_in))))
		(_port (_int B1 -4 0 2275(_ent(_in))))
		(_port (_int A1 -4 0 2276(_ent(_in))))
		(_port (_int D0 -4 0 2276(_ent(_in))))
		(_port (_int C0 -4 0 2276(_ent(_in))))
		(_port (_int B0 -4 0 2277(_ent(_in))))
		(_port (_int A0 -4 0 2277(_ent(_in))))
		(_port (_int F0 -4 0 2277(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2278(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2287(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2288(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2289(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2291(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2292(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2293(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2294(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2295(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2296(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2327(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2328(_prcs 0)))
		(_var (_int F1_zd -4 0 2329(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2330(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2325(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739242664 Structure
(_unit VHDL (slice_14 0 2385(structure 0 2419))
	(_version vc6)
	(_time 1463739242665 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5657035503010b405d54430f515557555251555005)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468466)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2434(_ent (_in))))
				(_port (_int B -4 0 2434(_ent (_in))))
				(_port (_int C -4 0 2434(_ent (_in))))
				(_port (_int D -4 0 2434(_ent (_in))))
				(_port (_int Z -4 0 2435(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2438(_ent (_in))))
				(_port (_int B -4 0 2438(_ent (_in))))
				(_port (_int C -4 0 2438(_ent (_in))))
				(_port (_int D -4 0 2438(_ent (_in))))
				(_port (_int Z -4 0 2439(_ent (_out))))
			)
		)
	)
	(_inst i949_2_lut_4_lut 0 2442(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i962_2_lut_4_lut 0 2444(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2448
		(_object
			(_prcs
				(line__2450(_arch 0 0 2450(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2451(_arch 1 0 2451(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2452(_arch 2 0 2452(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2453(_arch 3 0 2453(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2454(_arch 4 0 2454(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2455(_arch 5 0 2455(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2456(_arch 6 0 2456(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2457(_arch 7 0 2457(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2391(_ent(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2408(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2410(_ent(_in))))
		(_port (_int C1 -4 0 2410(_ent(_in))))
		(_port (_int B1 -4 0 2410(_ent(_in))))
		(_port (_int A1 -4 0 2411(_ent(_in))))
		(_port (_int D0 -4 0 2411(_ent(_in))))
		(_port (_int C0 -4 0 2411(_ent(_in))))
		(_port (_int B0 -4 0 2412(_ent(_in))))
		(_port (_int A0 -4 0 2412(_ent(_in))))
		(_port (_int F0 -4 0 2412(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2413(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2422(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2430(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2431(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2462(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2463(_prcs 0)))
		(_var (_int F1_zd -4 0 2464(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2460(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739242709 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2554))
	(_version vc6)
	(_time 1463739242710 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8584d08bd3d2d8938e8790dc8286848680828683d6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468497)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2569(_ent (_in))))
				(_port (_int B -4 0 2569(_ent (_in))))
				(_port (_int C -4 0 2569(_ent (_in))))
				(_port (_int D -4 0 2569(_ent (_in))))
				(_port (_int Z -4 0 2570(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2573(_ent (_in))))
				(_port (_int B -4 0 2573(_ent (_in))))
				(_port (_int C -4 0 2573(_ent (_in))))
				(_port (_int D -4 0 2573(_ent (_in))))
				(_port (_int Z -4 0 2574(_ent (_out))))
			)
		)
	)
	(_inst i950_2_lut_4_lut 0 2577(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i961_2_lut_4_lut 0 2579(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2583
		(_object
			(_prcs
				(line__2585(_arch 0 0 2585(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2586(_arch 1 0 2586(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2587(_arch 2 0 2587(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2588(_arch 3 0 2588(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2589(_arch 4 0 2589(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2590(_arch 5 0 2590(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2591(_arch 6 0 2591(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2592(_arch 7 0 2592(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2565(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2566(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2597(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2598(_prcs 0)))
		(_var (_int F1_zd -4 0 2599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2600(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2595(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739242726 Structure
(_unit VHDL (lut40015 0 2655(structure 0 2663))
	(_version vc6)
	(_time 1463739242727 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9595909b95c3c586909485cac49694969093c69290)
	(_ent
		(_time 1463737468529)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2665(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2656(_ent(_in))))
		(_port (_int B -1 0 2656(_ent(_in))))
		(_port (_int C -1 0 2656(_ent(_in))))
		(_port (_int D -1 0 2656(_ent(_in))))
		(_port (_int Z -1 0 2657(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463739242742 Structure
(_unit VHDL (vmuxregsre0016 0 2676(structure 0 2685))
	(_version vc6)
	(_time 1463739242743 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a4a5f4f3f4f2f5b3ada0b6fef0a2a3a3a7a3a6a2a1)
	(_ent
		(_time 1463737468560)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2687(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2677(_ent(_in))))
		(_port (_int D1 -1 0 2677(_ent(_in))))
		(_port (_int SD -1 0 2677(_ent(_in))))
		(_port (_int SP -1 0 2678(_ent(_in))))
		(_port (_int CK -1 0 2678(_ent(_in))))
		(_port (_int LSR -1 0 2678(_ent(_in))))
		(_port (_int Q -1 0 2679(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10369         1463739242756 Structure
(_unit VHDL (slice_16 0 2698(structure 0 2751))
	(_version vc6)
	(_time 1463739242757 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b4b5e1e0e3e3e9a2b7b3b1e4f2ebe4b7b2b3b7b2e7b2bd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468607)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2781(_ent (_in))))
				(_port (_int B -5 0 2781(_ent (_in))))
				(_port (_int C -5 0 2781(_ent (_in))))
				(_port (_int D -5 0 2781(_ent (_in))))
				(_port (_int Z -5 0 2782(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -5 0 2785(_ent (_in))))
				(_port (_int B -5 0 2785(_ent (_in))))
				(_port (_int C -5 0 2785(_ent (_in))))
				(_port (_int D -5 0 2785(_ent (_in))))
				(_port (_int Z -5 0 2786(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 2789(_ent (_in))))
				(_port (_int D1 -5 0 2789(_ent (_in))))
				(_port (_int SD -5 0 2789(_ent (_in))))
				(_port (_int SP -5 0 2790(_ent (_in))))
				(_port (_int CK -5 0 2790(_ent (_in))))
				(_port (_int LSR -5 0 2790(_ent (_in))))
				(_port (_int Q -5 0 2791(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2778(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2775(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_2 0 2794(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1_2_lut_4_lut 0 2796(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_reset 0 2798(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 2801(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2803(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2807
		(_object
			(_prcs
				(line__2809(_arch 0 0 2809(_procedure_call (_trgt(14))(_sens(0)))))
				(line__2810(_arch 1 0 2810(_procedure_call (_trgt(15))(_sens(1)))))
				(line__2811(_arch 2 0 2811(_procedure_call (_trgt(16))(_sens(2)))))
				(line__2812(_arch 3 0 2812(_procedure_call (_trgt(17))(_sens(3)))))
				(line__2813(_arch 4 0 2813(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2814(_arch 5 0 2814(_procedure_call (_trgt(19))(_sens(5)))))
				(line__2815(_arch 6 0 2815(_procedure_call (_trgt(20))(_sens(6)))))
				(line__2816(_arch 7 0 2816(_procedure_call (_trgt(21))(_sens(7)))))
				(line__2817(_arch 8 0 2817(_procedure_call (_trgt(22))(_sens(8)))))
				(line__2818(_arch 9 0 2818(_procedure_call (_trgt(24))(_sens(9)))))
				(line__2819(_arch 10 0 2819(_procedure_call (_trgt(26))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2823
		(_object
			(_prcs
				(line__2825(_arch 11 0 2825(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2826(_arch 12 0 2826(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2827(_arch 13 0 2827(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2701 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2702 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2703 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2704(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2704(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_D1 -3 0 2706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2710(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2711(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2724(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2725(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2726(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2739 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2741(_ent(_in))))
		(_port (_int C1 -5 0 2741(_ent(_in))))
		(_port (_int B1 -5 0 2741(_ent(_in))))
		(_port (_int A1 -5 0 2742(_ent(_in))))
		(_port (_int D0 -5 0 2742(_ent(_in))))
		(_port (_int C0 -5 0 2742(_ent(_in))))
		(_port (_int B0 -5 0 2743(_ent(_in))))
		(_port (_int A0 -5 0 2743(_ent(_in))))
		(_port (_int M0 -5 0 2743(_ent(_in))))
		(_port (_int LSR -5 0 2744(_ent(_in))))
		(_port (_int CLK -5 0 2744(_ent(_in))))
		(_port (_int F0 -5 0 2744(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2745(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2745(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2755(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2756(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2758(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2759(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2761(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 2762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2763(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2764(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2766(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2767(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2768(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2769(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2770(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2772(_arch(_uni))))
		(_sig (_int GNDI -5 0 2773(_arch(_uni))))
		(_var (_int F0_zd -5 0 2832(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2833(_prcs 0)))
		(_var (_int Q0_zd -5 0 2834(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2835(_prcs 0)))
		(_var (_int F1_zd -5 0 2836(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2837(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2839(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2840(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2841(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2842(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2843(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2844(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2845(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2846(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 2830(_prcs (_simple)(_trgt(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1712          1463739242789 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2979))
	(_version vc6)
	(_time 1463739242790 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d3d3d680d58583c0d6d2c38c82d0d2d0d4d580d4d6)
	(_ent
		(_time 1463737468653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2981(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242818 Structure
(_unit VHDL (lut40018 0 2992(structure 0 3000))
	(_version vc6)
	(_time 1463739242819 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f2f2f7a3f5a4a2e1f7f3e2ada3f1f3f1faf4a1f5f7)
	(_ent
		(_time 1463737468685)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3002(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5329          1463739242865 Structure
(_unit VHDL (slice_17 0 3013(structure 0 3042))
	(_version vc6)
	(_time 1463739242866 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2121222573767c3725753478262220222626222772)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468716)
	)
	(_vital vital_level0)
	(_comp
		(lut40017
			(_object
				(_port (_int A -4 0 3059(_ent (_in))))
				(_port (_int B -4 0 3059(_ent (_in))))
				(_port (_int C -4 0 3059(_ent (_in))))
				(_port (_int D -4 0 3059(_ent (_in))))
				(_port (_int Z -4 0 3060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3056(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 3063(_ent (_in))))
				(_port (_int B -4 0 3063(_ent (_in))))
				(_port (_int C -4 0 3063(_ent (_in))))
				(_port (_int D -4 0 3063(_ent (_in))))
				(_port (_int Z -4 0 3064(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 3067(_comp lut40017)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst DRIVEGND 0 3069(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_4_lut_adj_1 0 3071(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 3075
		(_object
			(_prcs
				(line__3077(_arch 0 0 3077(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3078(_arch 1 0 3078(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3079(_arch 2 0 3079(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3080(_arch 3 0 3080(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3081(_arch 4 0 3081(_procedure_call (_trgt(12))(_sens(4)))))
				(line__3082(_arch 5 0 3082(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3016 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3017 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3018 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3019(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3019(_ent(_string \"SLICE_17"\))))
		(_gen (_int tipd_D1 -3 0 3021(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3022(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3023(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3024(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3032(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 3034(_ent(_in))))
		(_port (_int C1 -4 0 3034(_ent(_in))))
		(_port (_int D0 -4 0 3034(_ent(_in))))
		(_port (_int C0 -4 0 3035(_ent(_in))))
		(_port (_int B0 -4 0 3035(_ent(_in))))
		(_port (_int A0 -4 0 3035(_ent(_in))))
		(_port (_int F0 -4 0 3036(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 3036(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 3045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 3046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 3047(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 3048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3050(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 3051(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 3052(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3054(_arch(_uni))))
		(_var (_int F0_zd -4 0 3087(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 3088(_prcs 0)))
		(_var (_int F1_zd -4 0 3089(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 3090(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3085(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463739242898 Structure
(_unit VHDL (lut40019 0 3139(structure 0 3147))
	(_version vc6)
	(_time 1463739242899 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 40411343451610534541501f114341434946134745)
	(_ent
		(_time 1463737468748)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3149(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739242929 Structure
(_unit VHDL (lut40020 0 3160(structure 0 3168))
	(_version vc6)
	(_time 1463739242930 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5f5e0c5d0c090f4c5a5e4f000e5c5d5c5f590c585a)
	(_ent
		(_time 1463737468764)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3170(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000110000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000110000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3161(_ent(_in))))
		(_port (_int B -1 0 3161(_ent(_in))))
		(_port (_int C -1 0 3161(_ent(_in))))
		(_port (_int D -1 0 3161(_ent(_in))))
		(_port (_int Z -1 0 3162(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9069          1463739242958 Structure
(_unit VHDL (slice_18 0 3181(structure 0 3225))
	(_version vc6)
	(_time 1463739242973 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8e8e8d8088d9d398db899bd7898d8f8d86898d88dd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468809)
	)
	(_vital vital_level0)
	(_comp
		(lut40019
			(_object
				(_port (_int A -5 0 3256(_ent (_in))))
				(_port (_int B -5 0 3256(_ent (_in))))
				(_port (_int C -5 0 3256(_ent (_in))))
				(_port (_int D -5 0 3256(_ent (_in))))
				(_port (_int Z -5 0 3257(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3245(_ent (_out))))
			)
		)
		(lut40020
			(_object
				(_port (_int A -5 0 3260(_ent (_in))))
				(_port (_int B -5 0 3260(_ent (_in))))
				(_port (_int C -5 0 3260(_ent (_in))))
				(_port (_int D -5 0 3260(_ent (_in))))
				(_port (_int Z -5 0 3261(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 3251(_ent (_in))))
				(_port (_int D1 -5 0 3251(_ent (_in))))
				(_port (_int SD -5 0 3251(_ent (_in))))
				(_port (_int SP -5 0 3252(_ent (_in))))
				(_port (_int CK -5 0 3252(_ent (_in))))
				(_port (_int LSR -5 0 3252(_ent (_in))))
				(_port (_int Q -5 0 3253(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3248(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_adj_3 0 3264(_comp lut40019)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst DRIVEGND 0 3266(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 3268(_comp lut40020)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_reset 0 3270(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 3273(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3277
		(_object
			(_prcs
				(line__3279(_arch 0 0 3279(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3280(_arch 1 0 3280(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3281(_arch 2 0 3281(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3282(_arch 3 0 3282(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3283(_arch 4 0 3283(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3284(_arch 5 0 3284(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3285(_arch 6 0 3285(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3289
		(_object
			(_prcs
				(line__3291(_arch 7 0 3291(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3292(_arch 8 0 3292(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3293(_arch 9 0 3293(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3184 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3185 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3186 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3187(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3187(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_C1 -3 0 3189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 3190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 3193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 3216(_ent(_in))))
		(_port (_int B1 -5 0 3216(_ent(_in))))
		(_port (_int C0 -5 0 3216(_ent(_in))))
		(_port (_int B0 -5 0 3217(_ent(_in))))
		(_port (_int M0 -5 0 3217(_ent(_in))))
		(_port (_int LSR -5 0 3217(_ent(_in))))
		(_port (_int CLK -5 0 3218(_ent(_in))))
		(_port (_int F0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3219(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 3228(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 3232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3233(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3238(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3242(_arch(_uni))))
		(_sig (_int VCCI -5 0 3243(_arch(_uni))))
		(_var (_int F0_zd -5 0 3298(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3299(_prcs 0)))
		(_var (_int Q0_zd -5 0 3300(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3301(_prcs 0)))
		(_var (_int F1_zd -5 0 3302(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3303(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3305(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3306(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3307(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3308(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3309(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3310(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3311(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3312(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3296(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1108          1463739242992 Structure
(_unit VHDL (xo2iobuf 0 3425(structure 0 3432))
	(_version vc6)
	(_time 1463739242993 2016.05.20 12:14:02)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9e9e96919dccc8889698d8c4cd999b9898999698c8)
	(_ent
		(_time 1463737468856)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3434(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3426(_ent(_in))))
		(_port (_int T -1 0 3426(_ent(_in))))
		(_port (_int PAD -1 0 3426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3033          1463739243005 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3461))
	(_version vc6)
	(_time 1463739243006 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code adacabfbfafaadb8ffacbef6f8abacaaa9aba8a8fb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3472(_ent (_in))))
				(_port (_int T -4 0 3472(_ent (_in))))
				(_port (_int PAD -4 0 3472(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3469(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3475(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3477(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3481
		(_object
			(_prcs
				(line__3483(_arch 0 0 3483(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3464(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3465(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3467(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3487(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3486(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 990           1463739243011 Structure
(_unit VHDL (xo2iobuf0021 0 3517(structure 0 3524))
	(_version vc6)
	(_time 1463739243012 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code adada5faaffffbbba5abebf7feaaa8ababaeadaead)
	(_ent
		(_time 1463737468919)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3526(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3518(_ent(_out))))
		(_port (_int PAD -1 0 3518(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3321          1463739243036 Structure
(_unit VHDL (gob 0 3536(structure 0 3556))
	(_version vc6)
	(_time 1463739243037 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cdccca98cf9a9bdbcfca8b979ecbcacb9bcbcfcbca)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3563(_ent (_out))))
				(_port (_int PAD -5 0 3563(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3566(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3570
		(_object
			(_prcs
				(line__3572(_arch 0 0 3572(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3559(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3576(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3577(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3579(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3580(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3575(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463739243070 Structure
(_unit VHDL (rstb 0 3620(structure 0 3640))
	(_version vc6)
	(_time 1463739243071 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ececeebebcbabcfaebeafeb7beebe8eaeeebeeebef)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3647(_ent (_out))))
				(_port (_int PAD -5 0 3647(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3650(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3654
		(_object
			(_prcs
				(line__3656(_arch 0 0 3656(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3643(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3660(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3661(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3663(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3664(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3659(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463739243114 Structure
(_unit VHDL (clkb 0 3704(structure 0 3724))
	(_version vc6)
	(_time 1463739243115 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b1a191c1a4c1d0d1c1c0841191d491d191d181d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3731(_ent (_out))))
				(_port (_int PAD -5 0 3731(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3734(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3738
		(_object
			(_prcs
				(line__3740(_arch 0 0 3740(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3727(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3744(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3745(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3747(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3748(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3743(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243132 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3805))
	(_version vc6)
	(_time 1463739243133 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a2b2f2e7a7c7a3c2f296c702d2d2f2d2e2f7c292a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3816(_ent (_in))))
				(_port (_int T -4 0 3816(_ent (_in))))
				(_port (_int PAD -4 0 3816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3819(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3825
		(_object
			(_prcs
				(line__3827(_arch 0 0 3827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3811(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3831(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243148 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3878))
	(_version vc6)
	(_time 1463739243149 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a3b3f3f6a6c6a2c3f397c603d3d3f3d3e3f6c393b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3889(_ent (_in))))
				(_port (_int T -4 0 3889(_ent (_in))))
				(_port (_int PAD -4 0 3889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3892(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3898
		(_object
			(_prcs
				(line__3900(_arch 0 0 3900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3884(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3904(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243179 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3951))
	(_version vc6)
	(_time 1463739243180 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 59585c5a510f094f5c5a1f035e5e5c5e5d5c0f5a5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3962(_ent (_in))))
				(_port (_int T -4 0 3962(_ent (_in))))
				(_port (_int PAD -4 0 3962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3965(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3971
		(_object
			(_prcs
				(line__3973(_arch 0 0 3973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3957(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3977(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243194 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 4024))
	(_version vc6)
	(_time 1463739243195 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 69686c69613f397f6c6a2f336e6e6c6e6d6c3f6a6a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4035(_ent (_in))))
				(_port (_int T -4 0 4035(_ent (_in))))
				(_port (_int PAD -4 0 4035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 4038(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4044
		(_object
			(_prcs
				(line__4046(_arch 0 0 4046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 4028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4030(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 4050(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 4051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243226 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 4097))
	(_version vc6)
	(_time 1463739243238 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9796929891c1c7819294d1cd909092909392c19493)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4108(_ent (_in))))
				(_port (_int T -4 0 4108(_ent (_in))))
				(_port (_int PAD -4 0 4108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 4111(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4117
		(_object
			(_prcs
				(line__4119(_arch 0 0 4119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 4101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4103(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 4123(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 4124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243270 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 4170))
	(_version vc6)
	(_time 1463739243271 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b6b2e3b1e1e7a1b2b4f1edb0b0b2b0b3b2e1b4b2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4181(_ent (_in))))
				(_port (_int T -4 0 4181(_ent (_in))))
				(_port (_int PAD -4 0 4181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 4184(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4190
		(_object
			(_prcs
				(line__4192(_arch 0 0 4192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 4174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4176(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 4196(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 4197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243288 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 4243))
	(_version vc6)
	(_time 1463739243289 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c6c7c393c19096d0c3c5809cc1c1c3c1c2c390c5c0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4254(_ent (_in))))
				(_port (_int T -4 0 4254(_ent (_in))))
				(_port (_int PAD -4 0 4254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 4257(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4263
		(_object
			(_prcs
				(line__4265(_arch 0 0 4265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 4247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4249(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 4269(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 4270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243304 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 4316))
	(_version vc6)
	(_time 1463739243305 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d6d7d384d18086c0d3d5908cd1d1d3d1d2d380d5d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4327(_ent (_in))))
				(_port (_int T -4 0 4327(_ent (_in))))
				(_port (_int PAD -4 0 4327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 4330(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4336
		(_object
			(_prcs
				(line__4338(_arch 0 0 4338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 4320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4322(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 4342(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 4343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243317 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 4389))
	(_version vc6)
	(_time 1463739243318 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e5e4e0b6e1b3b5f3e0e6a3bfe2e2e0e2e1e0b3e6ed)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4400(_ent (_in))))
				(_port (_int T -4 0 4400(_ent (_in))))
				(_port (_int PAD -4 0 4400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 4403(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4409
		(_object
			(_prcs
				(line__4411(_arch 0 0 4411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 4393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4395(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 4415(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 4416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739243335 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 4462))
	(_version vc6)
	(_time 1463739243336 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f5f4f0a5f1a3a5e3f0f6b3aff2f2f0f2f1f0a3f6fc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4473(_ent (_in))))
				(_port (_int T -4 0 4473(_ent (_in))))
				(_port (_int PAD -4 0 4473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 4476(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4482
		(_object
			(_prcs
				(line__4484(_arch 0 0 4484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 4466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4468(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 4488(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 4489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243350 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 4535))
	(_version vc6)
	(_time 1463739243351 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 05040303015355130006435f020200020100530604)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4546(_ent (_in))))
				(_port (_int T -4 0 4546(_ent (_in))))
				(_port (_int PAD -4 0 4546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4543(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 4549(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4555
		(_object
			(_prcs
				(line__4557(_arch 0 0 4557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 4539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4541(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 4561(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 4562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243363 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 4608))
	(_version vc6)
	(_time 1463739243364 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 14151213114244021117524e131311131011421715)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4619(_ent (_in))))
				(_port (_int T -4 0 4619(_ent (_in))))
				(_port (_int PAD -4 0 4619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4616(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 4622(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4628
		(_object
			(_prcs
				(line__4630(_arch 0 0 4630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 4612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4614(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 4634(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 4635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243382 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 4681))
	(_version vc6)
	(_time 1463739243383 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 24252220217274322127627e232321232021722725)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4692(_ent (_in))))
				(_port (_int T -4 0 4692(_ent (_in))))
				(_port (_int PAD -4 0 4692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4689(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 4695(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4701
		(_object
			(_prcs
				(line__4703(_arch 0 0 4703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 4685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4687(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 4707(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 4708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243397 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 4754))
	(_version vc6)
	(_time 1463739243398 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 333235363165632536307569343436343736653032)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4765(_ent (_in))))
				(_port (_int T -4 0 4765(_ent (_in))))
				(_port (_int PAD -4 0 4765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4762(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 4768(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4774
		(_object
			(_prcs
				(line__4776(_arch 0 0 4776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 4758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4760(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4780(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243411 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4827))
	(_version vc6)
	(_time 1463739243412 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 434245414115135546400519444446444746154042)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4838(_ent (_in))))
				(_port (_int T -4 0 4838(_ent (_in))))
				(_port (_int PAD -4 0 4838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4835(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4841(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4847
		(_object
			(_prcs
				(line__4849(_arch 0 0 4849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4833(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4853(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739243428 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4900))
	(_version vc6)
	(_time 1463739243429 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 535255505105034556501509545456545756055052)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4911(_ent (_in))))
				(_port (_int T -4 0 4911(_ent (_in))))
				(_port (_int PAD -4 0 4911(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4908(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4914(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4916(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4920
		(_object
			(_prcs
				(line__4922(_arch 0 0 4922(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4903(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4904(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4906(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4926(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4927(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4925(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463739243442 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4973))
	(_version vc6)
	(_time 1463739243443 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 626333626335327730637039306460643164616466)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4984(_ent (_in))))
				(_port (_int T -4 0 4984(_ent (_in))))
				(_port (_int PAD -4 0 4984(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4981(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4987(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4989(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4993
		(_object
			(_prcs
				(line__4995(_arch 0 0 4995(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4976(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4977(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4979(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4999(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 5000(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4998(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463739243448 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 5046))
	(_version vc6)
	(_time 1463739243449 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 626333626335327730637539316460643164616466)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5057(_ent (_in))))
				(_port (_int T -4 0 5057(_ent (_in))))
				(_port (_int PAD -4 0 5057(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5054(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 5060(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5062(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5066
		(_object
			(_prcs
				(line__5068(_arch 0 0 5068(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 5050(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5052(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 5072(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 5073(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5071(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463739243475 Structure
(_unit VHDL (busyb 0 5102(structure 0 5119))
	(_version vc6)
	(_time 1463739243476 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8180818e85d7d6968c8193dbd28684868286888783)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5130(_ent (_in))))
				(_port (_int T -4 0 5130(_ent (_in))))
				(_port (_int PAD -4 0 5130(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5127(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 5133(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5135(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5139
		(_object
			(_prcs
				(line__5141(_arch 0 0 5141(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 5123(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5125(_arch(_uni))))
		(_var (_int busyS_zd -4 0 5145(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 5146(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5144(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463739243491 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 5192))
	(_version vc6)
	(_time 1463739243492 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9190959f93c69184c39082cac497909695979494c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5203(_ent (_in))))
				(_port (_int T -4 0 5203(_ent (_in))))
				(_port (_int PAD -4 0 5203(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5200(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 5206(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5212
		(_object
			(_prcs
				(line__5214(_arch 0 0 5214(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 5196(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5198(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 5218(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 5219(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5217(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739243520 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 5255))
	(_version vc6)
	(_time 1463739243521 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b0b1b5e5b3e6e6a3b4b5f4eab7b6b4b6b5b6b7b7b3)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5258(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5260(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5256(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739243551 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 5286))
	(_version vc6)
	(_time 1463739243552 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cfceca9b9a9999da9acdd695cbc8ccc8cbc9cdc9c8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5292(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5295(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5299
		(_object
			(_prcs
				(line__5301(_arch 0 0 5301(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5289(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5304(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 23970         1463739243645 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 5336))
	(_version vc6)
	(_time 1463739243646 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2d2c7d297a7a7d387b2b282a3877292b292b282a2f2b7e)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D0 -1 0 5378(_ent (_in))))
				(_port (_int C0 -1 0 5378(_ent (_in))))
				(_port (_int B0 -1 0 5378(_ent (_in))))
				(_port (_int DI0 -1 0 5379(_ent (_in))))
				(_port (_int CLK -1 0 5379(_ent (_in))))
				(_port (_int F0 -1 0 5379(_ent (_out))))
				(_port (_int Q0 -1 0 5380(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 5383(_ent (_in))))
				(_port (_int B0 -1 0 5383(_ent (_in))))
				(_port (_int A0 -1 0 5383(_ent (_in))))
				(_port (_int DI0 -1 0 5384(_ent (_in))))
				(_port (_int CLK -1 0 5384(_ent (_in))))
				(_port (_int F0 -1 0 5384(_ent (_out))))
				(_port (_int Q0 -1 0 5385(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 5388(_ent (_in))))
				(_port (_int LSR -1 0 5388(_ent (_in))))
				(_port (_int CLK -1 0 5388(_ent (_in))))
				(_port (_int F0 -1 0 5389(_ent (_out))))
				(_port (_int Q0 -1 0 5389(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D0 -1 0 5392(_ent (_in))))
				(_port (_int C0 -1 0 5392(_ent (_in))))
				(_port (_int B0 -1 0 5392(_ent (_in))))
				(_port (_int A0 -1 0 5393(_ent (_in))))
				(_port (_int DI0 -1 0 5393(_ent (_in))))
				(_port (_int LSR -1 0 5393(_ent (_in))))
				(_port (_int CLK -1 0 5394(_ent (_in))))
				(_port (_int F0 -1 0 5394(_ent (_out))))
				(_port (_int Q0 -1 0 5394(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int DI0 -1 0 5397(_ent (_in))))
				(_port (_int LSR -1 0 5397(_ent (_in))))
				(_port (_int CLK -1 0 5397(_ent (_in))))
				(_port (_int F0 -1 0 5398(_ent (_out))))
				(_port (_int Q0 -1 0 5398(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D0 -1 0 5401(_ent (_in))))
				(_port (_int C0 -1 0 5401(_ent (_in))))
				(_port (_int B0 -1 0 5401(_ent (_in))))
				(_port (_int A0 -1 0 5402(_ent (_in))))
				(_port (_int DI0 -1 0 5402(_ent (_in))))
				(_port (_int LSR -1 0 5402(_ent (_in))))
				(_port (_int CLK -1 0 5403(_ent (_in))))
				(_port (_int F0 -1 0 5403(_ent (_out))))
				(_port (_int Q0 -1 0 5403(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 5406(_ent (_in))))
				(_port (_int C1 -1 0 5406(_ent (_in))))
				(_port (_int B1 -1 0 5406(_ent (_in))))
				(_port (_int A1 -1 0 5407(_ent (_in))))
				(_port (_int D0 -1 0 5407(_ent (_in))))
				(_port (_int C0 -1 0 5407(_ent (_in))))
				(_port (_int B0 -1 0 5408(_ent (_in))))
				(_port (_int A0 -1 0 5408(_ent (_in))))
				(_port (_int F0 -1 0 5408(_ent (_out))))
				(_port (_int F1 -1 0 5409(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 5412(_ent (_in))))
				(_port (_int C1 -1 0 5412(_ent (_in))))
				(_port (_int B1 -1 0 5412(_ent (_in))))
				(_port (_int A1 -1 0 5413(_ent (_in))))
				(_port (_int D0 -1 0 5413(_ent (_in))))
				(_port (_int C0 -1 0 5413(_ent (_in))))
				(_port (_int B0 -1 0 5414(_ent (_in))))
				(_port (_int A0 -1 0 5414(_ent (_in))))
				(_port (_int F0 -1 0 5414(_ent (_out))))
				(_port (_int F1 -1 0 5415(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 5418(_ent (_in))))
				(_port (_int C1 -1 0 5418(_ent (_in))))
				(_port (_int B1 -1 0 5418(_ent (_in))))
				(_port (_int A1 -1 0 5419(_ent (_in))))
				(_port (_int D0 -1 0 5419(_ent (_in))))
				(_port (_int C0 -1 0 5419(_ent (_in))))
				(_port (_int B0 -1 0 5420(_ent (_in))))
				(_port (_int A0 -1 0 5420(_ent (_in))))
				(_port (_int F0 -1 0 5420(_ent (_out))))
				(_port (_int F1 -1 0 5421(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 5424(_ent (_in))))
				(_port (_int C1 -1 0 5424(_ent (_in))))
				(_port (_int B1 -1 0 5424(_ent (_in))))
				(_port (_int A1 -1 0 5425(_ent (_in))))
				(_port (_int D0 -1 0 5425(_ent (_in))))
				(_port (_int C0 -1 0 5425(_ent (_in))))
				(_port (_int B0 -1 0 5426(_ent (_in))))
				(_port (_int A0 -1 0 5426(_ent (_in))))
				(_port (_int F0 -1 0 5426(_ent (_out))))
				(_port (_int F1 -1 0 5427(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 5430(_ent (_in))))
				(_port (_int C1 -1 0 5430(_ent (_in))))
				(_port (_int B1 -1 0 5430(_ent (_in))))
				(_port (_int A1 -1 0 5431(_ent (_in))))
				(_port (_int D0 -1 0 5431(_ent (_in))))
				(_port (_int C0 -1 0 5431(_ent (_in))))
				(_port (_int B0 -1 0 5432(_ent (_in))))
				(_port (_int A0 -1 0 5432(_ent (_in))))
				(_port (_int F0 -1 0 5432(_ent (_out))))
				(_port (_int F1 -1 0 5433(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 5436(_ent (_in))))
				(_port (_int C1 -1 0 5436(_ent (_in))))
				(_port (_int B1 -1 0 5436(_ent (_in))))
				(_port (_int A1 -1 0 5437(_ent (_in))))
				(_port (_int D0 -1 0 5437(_ent (_in))))
				(_port (_int C0 -1 0 5437(_ent (_in))))
				(_port (_int B0 -1 0 5438(_ent (_in))))
				(_port (_int A0 -1 0 5438(_ent (_in))))
				(_port (_int F0 -1 0 5438(_ent (_out))))
				(_port (_int F1 -1 0 5439(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 5442(_ent (_in))))
				(_port (_int C1 -1 0 5442(_ent (_in))))
				(_port (_int B1 -1 0 5442(_ent (_in))))
				(_port (_int A1 -1 0 5443(_ent (_in))))
				(_port (_int D0 -1 0 5443(_ent (_in))))
				(_port (_int C0 -1 0 5443(_ent (_in))))
				(_port (_int B0 -1 0 5444(_ent (_in))))
				(_port (_int A0 -1 0 5444(_ent (_in))))
				(_port (_int F0 -1 0 5444(_ent (_out))))
				(_port (_int F1 -1 0 5445(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 5448(_ent (_in))))
				(_port (_int C1 -1 0 5448(_ent (_in))))
				(_port (_int B1 -1 0 5448(_ent (_in))))
				(_port (_int A1 -1 0 5449(_ent (_in))))
				(_port (_int D0 -1 0 5449(_ent (_in))))
				(_port (_int C0 -1 0 5449(_ent (_in))))
				(_port (_int B0 -1 0 5450(_ent (_in))))
				(_port (_int A0 -1 0 5450(_ent (_in))))
				(_port (_int F0 -1 0 5450(_ent (_out))))
				(_port (_int F1 -1 0 5451(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int D1 -1 0 5454(_ent (_in))))
				(_port (_int C1 -1 0 5454(_ent (_in))))
				(_port (_int B1 -1 0 5454(_ent (_in))))
				(_port (_int A1 -1 0 5455(_ent (_in))))
				(_port (_int D0 -1 0 5455(_ent (_in))))
				(_port (_int C0 -1 0 5455(_ent (_in))))
				(_port (_int B0 -1 0 5456(_ent (_in))))
				(_port (_int A0 -1 0 5456(_ent (_in))))
				(_port (_int M0 -1 0 5456(_ent (_in))))
				(_port (_int LSR -1 0 5457(_ent (_in))))
				(_port (_int CLK -1 0 5457(_ent (_in))))
				(_port (_int F0 -1 0 5457(_ent (_out))))
				(_port (_int Q0 -1 0 5458(_ent (_out))))
				(_port (_int F1 -1 0 5458(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int D1 -1 0 5461(_ent (_in))))
				(_port (_int C1 -1 0 5461(_ent (_in))))
				(_port (_int D0 -1 0 5461(_ent (_in))))
				(_port (_int C0 -1 0 5462(_ent (_in))))
				(_port (_int B0 -1 0 5462(_ent (_in))))
				(_port (_int A0 -1 0 5462(_ent (_in))))
				(_port (_int F0 -1 0 5463(_ent (_out))))
				(_port (_int F1 -1 0 5463(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int C1 -1 0 5466(_ent (_in))))
				(_port (_int B1 -1 0 5466(_ent (_in))))
				(_port (_int C0 -1 0 5466(_ent (_in))))
				(_port (_int B0 -1 0 5467(_ent (_in))))
				(_port (_int M0 -1 0 5467(_ent (_in))))
				(_port (_int LSR -1 0 5467(_ent (_in))))
				(_port (_int CLK -1 0 5468(_ent (_in))))
				(_port (_int F0 -1 0 5468(_ent (_out))))
				(_port (_int Q0 -1 0 5468(_ent (_out))))
				(_port (_int F1 -1 0 5469(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 5472(_ent (_in))))
				(_port (_int fsmstate1 -1 0 5472(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 5475(_ent (_out))))
				(_port (_int goS -1 0 5475(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5478(_ent (_out))))
				(_port (_int rstS -1 0 5478(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5481(_ent (_out))))
				(_port (_int clkS -1 0 5481(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 5484(_ent (_in))))
				(_port (_int dataout0 -1 0 5484(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 5487(_ent (_in))))
				(_port (_int dataout1 -1 0 5487(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 5490(_ent (_in))))
				(_port (_int dataout2 -1 0 5490(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 5493(_ent (_in))))
				(_port (_int dataout3 -1 0 5493(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 5496(_ent (_in))))
				(_port (_int dataout4 -1 0 5496(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 5499(_ent (_in))))
				(_port (_int dataout5 -1 0 5499(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 5502(_ent (_in))))
				(_port (_int dataout6 -1 0 5502(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 5505(_ent (_in))))
				(_port (_int dataout7 -1 0 5505(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 5508(_ent (_in))))
				(_port (_int dataout8 -1 0 5508(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 5511(_ent (_in))))
				(_port (_int dataout9 -1 0 5511(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 5514(_ent (_in))))
				(_port (_int dataout10 -1 0 5514(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 5517(_ent (_in))))
				(_port (_int dataout11 -1 0 5517(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 5520(_ent (_in))))
				(_port (_int dataout12 -1 0 5520(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 5523(_ent (_in))))
				(_port (_int dataout13 -1 0 5523(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 5526(_ent (_in))))
				(_port (_int dataout14 -1 0 5526(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 5529(_ent (_in))))
				(_port (_int dataout15 -1 0 5529(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5532(_ent (_in))))
				(_port (_int lcdrs -1 0 5532(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 5535(_ent (_in))))
				(_port (_int lcdwr -1 0 5535(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5538(_ent (_in))))
				(_port (_int busyS -1 0 5538(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 5541(_ent (_in))))
				(_port (_int fsmstate0 -1 0 5541(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5544(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 5547(_comp SLICE_0)
		(_port
			((D0)(n1251))
			((C0)(n1252))
			((B0)(n1250))
			((DI0)(n2122))
			((CLK)(clk_c))
			((F0)(n2122))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 5550(_comp SLICE_1)
		(_port
			((D0)(n1248))
			((B0)(n1247))
			((A0)(n1246))
			((DI0)(n2121))
			((CLK)(clk_c))
			((F0)(n2121))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 5553(_comp SLICE_2)
		(_port
			((DI0)(n2124_000_BUF1))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(fsm_state_ns_i_1_N_25))
			((F0)(n2124_000_BUF1))
			((Q0)(n1246))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 5556(_comp SLICE_3)
		(_port
			((D0)(n1248))
			((C0)(n1246))
			((B0)(rst_c))
			((A0)(n1247))
			((DI0)(n4))
			((LSR)(fsm_state_ns_i_1_N_25))
			((CLK)(go_c))
			((F0)(n4))
			((Q0)(n1247))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_5I 0 5559(_comp SLICE_5)
		(_port
			((DI0)(n2124))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(fsm_state_ns_i_1_N_19))
			((F0)(n2124))
			((Q0)(n1250))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 5562(_comp SLICE_6)
		(_port
			((D0)(n1252))
			((C0)(rst_c))
			((B0)(n1250))
			((A0)(n1251))
			((DI0)(n3))
			((LSR)(fsm_state_ns_i_1_N_19))
			((CLK)(go_c))
			((F0)(n3))
			((Q0)(n1251))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_8I 0 5565(_comp SLICE_8)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_5))
			((B1)(rst_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(rst_c))
			((A0)(data_out_c_6))
			((F0)(data_out_c_6))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 5570(_comp SLICE_9)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_12))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_7))
			((F0)(data_out_c_7))
			((F1)(data_out_c_12))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 5575(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(rst_c))
			((B1)(fsm_state_c_1))
			((A1)(data_out_c_4))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_8))
			((B0)(fsm_state_c_1))
			((A0)(rst_c))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 5580(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_9))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 5585(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_2))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_10))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_10))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 5590(_comp SLICE_13)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_1))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_13))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_13))
			((F1)(data_out_c_1))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 5595(_comp SLICE_14)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_0))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_14))
			((F0)(data_out_c_14))
			((F1)(data_out_c_0))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 5600(_comp SLICE_15)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_11))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_15))
			((F0)(data_out_c_15))
			((F1)(data_out_c_11))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 5605(_comp SLICE_16)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(busy_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(lcd_rs_c))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M0)(n3))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(go_c))
			((F0)(lcd_rs_c))
			((Q0)(n1252))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_17I 0 5610(_comp SLICE_17)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(fsm_state_ps_i_0))
			((A0)(lcd_wr_c))
			((F0)(lcd_wr_c))
			((F1)(fsm_state_ns_i_1_N_25))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 5614(_comp SLICE_18)
		(_port
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(fsm_state_c_1))
			((M0)(n4))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(go_c))
			((F0)(fsm_state_ns_i_1_N_19))
			((Q0)(n1248))
			((F1)(fsm_state_ns_i_1_N_30))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst fsm_state_1_I 0 5619(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst goI 0 5621(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 5623(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 5625(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 5627(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 5629(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 5631(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 5633(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 5635(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 5637(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 5639(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 5641(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 5643(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 5645(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 5647(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 5649(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 5651(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 5653(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 5655(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 5657(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 5659(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 5661(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 5663(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 5665(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst GSR_INST 0 5667(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 5669(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 5671(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n1251 -1 0 5337(_arch(_uni))))
		(_sig (_int n1252 -1 0 5338(_arch(_uni))))
		(_sig (_int n1250 -1 0 5339(_arch(_uni))))
		(_sig (_int n2122 -1 0 5340(_arch(_uni))))
		(_sig (_int clk_c -1 0 5341(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 5342(_arch(_uni))))
		(_sig (_int n1248 -1 0 5343(_arch(_uni))))
		(_sig (_int n1247 -1 0 5344(_arch(_uni))))
		(_sig (_int n1246 -1 0 5345(_arch(_uni))))
		(_sig (_int n2121 -1 0 5346(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 5347(_arch(_uni))))
		(_sig (_int n2124_000_BUF1 -1 0 5348(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_30 -1 0 5349(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_25 -1 0 5350(_arch(_uni))))
		(_sig (_int rst_c -1 0 5351(_arch(_uni))))
		(_sig (_int n4 -1 0 5352(_arch(_uni))))
		(_sig (_int go_c -1 0 5353(_arch(_uni))))
		(_sig (_int n2124 -1 0 5354(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_19 -1 0 5355(_arch(_uni))))
		(_sig (_int n3 -1 0 5356(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 5357(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 5358(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 5359(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 5360(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 5361(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 5362(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 5363(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 5364(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 5365(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 5366(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 5367(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 5368(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 5369(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 5370(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 5371(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 5372(_arch(_uni))))
		(_sig (_int busy_c -1 0 5373(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 5374(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 5375(_arch(_uni))))
		(_sig (_int VCCI -1 0 5376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 5678 (lcd_sender))
	(_version vc6)
	(_time 1463739243676 2016.05.20 12:14:03)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4c4c4c4f1b1a1a5b494f5f17194b494b4e4a49491a)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463739260868 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739260869 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 732726737525236076773028277477707775207476)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739260901 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739260902 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 93c7929cc5c4c3859595d6c9c6959495c695979594)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463739260916 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463739260917 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a2f7a2f5f4f4f3b5aba6b0f8f6a4a5a5a1a5a0a4a7)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463739260932 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463739260933 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b2e7b2e6b3e5e5a5b5b4a1e8e0b5b4b4b1b4b1b5b4)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6853          1463739260946 Structure
(_unit VHDL (slice_0 0 98(structure 0 131))
	(_version vc6)
	(_time 1463739260947 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c194c49493969cd79396d498c6c2c1c6c2c792c7c8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467593)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 147(_ent (_in))))
				(_port (_int B -5 0 147(_ent (_in))))
				(_port (_int C -5 0 147(_ent (_in))))
				(_port (_int D -5 0 147(_ent (_in))))
				(_port (_int Z -5 0 148(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 151(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 154(_ent (_in))))
				(_port (_int D1 -5 0 154(_ent (_in))))
				(_port (_int SD -5 0 154(_ent (_in))))
				(_port (_int SP -5 0 155(_ent (_in))))
				(_port (_int CK -5 0 155(_ent (_in))))
				(_port (_int LSR -5 0 155(_ent (_in))))
				(_port (_int Q -5 0 156(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 159(_ent (_out))))
			)
		)
	)
	(_inst i830_3_lut_rep_4 0 162(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 164(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 166(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 169(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 173
		(_object
			(_prcs
				(line__175(_arch 0 0 175(_procedure_call (_trgt(7))(_sens(0)))))
				(line__176(_arch 1 0 176(_procedure_call (_trgt(8))(_sens(1)))))
				(line__177(_arch 2 0 177(_procedure_call (_trgt(9))(_sens(2)))))
				(line__178(_arch 3 0 178(_procedure_call (_trgt(10))(_sens(3)))))
				(line__179(_arch 4 0 179(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 183
		(_object
			(_prcs
				(line__185(_arch 5 0 185(_procedure_call (_trgt(11))(_sens(10)))))
				(line__186(_arch 6 0 186(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 123(_ent(_in))))
		(_port (_int C0 -5 0 123(_ent(_in))))
		(_port (_int B0 -5 0 123(_ent(_in))))
		(_port (_int DI0 -5 0 124(_ent(_in))))
		(_port (_int CLK -5 0 124(_ent(_in))))
		(_port (_int F0 -5 0 124(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 125(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 134(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 135(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 137(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 139(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 141(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 142(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 144(_arch(_uni))))
		(_sig (_int VCCI -5 0 145(_arch(_uni))))
		(_var (_int F0_zd -5 0 191(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 192(_prcs 0)))
		(_var (_int Q0_zd -5 0 193(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 194(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 196(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 197(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 198(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 199(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 189(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463739260952 Structure
(_unit VHDL (lut40001 0 271(structure 0 279))
	(_version vc6)
	(_time 1463739260953 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c1959495c59791d2c4c0d19e90c2c1c2c0c792c6c4)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 281(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110110001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110110001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6866          1463739260963 Structure
(_unit VHDL (slice_1 0 292(structure 0 325))
	(_version vc6)
	(_time 1463739260964 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d184d48383868cc78386c488d6d2d0d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467780)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 352(_ent (_in))))
				(_port (_int B -5 0 352(_ent (_in))))
				(_port (_int C -5 0 352(_ent (_in))))
				(_port (_int D -5 0 352(_ent (_in))))
				(_port (_int Z -5 0 353(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 341(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 344(_ent (_in))))
				(_port (_int D1 -5 0 344(_ent (_in))))
				(_port (_int SD -5 0 344(_ent (_in))))
				(_port (_int SP -5 0 345(_ent (_in))))
				(_port (_int CK -5 0 345(_ent (_in))))
				(_port (_int LSR -5 0 345(_ent (_in))))
				(_port (_int Q -5 0 346(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 349(_ent (_out))))
			)
		)
	)
	(_inst i826_3_lut_rep_3 0 356(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 358(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 360(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 363(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 367
		(_object
			(_prcs
				(line__369(_arch 0 0 369(_procedure_call (_trgt(7))(_sens(0)))))
				(line__370(_arch 1 0 370(_procedure_call (_trgt(8))(_sens(1)))))
				(line__371(_arch 2 0 371(_procedure_call (_trgt(9))(_sens(2)))))
				(line__372(_arch 3 0 372(_procedure_call (_trgt(10))(_sens(3)))))
				(line__373(_arch 4 0 373(_procedure_call (_trgt(12))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 377
		(_object
			(_prcs
				(line__379(_arch 5 0 379(_procedure_call (_trgt(11))(_sens(10)))))
				(line__380(_arch 6 0 380(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 295 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 296 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 297 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 298(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 298(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 308(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 311 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 312 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 313 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 314 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 315 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 317(_ent(_in))))
		(_port (_int B0 -5 0 317(_ent(_in))))
		(_port (_int A0 -5 0 317(_ent(_in))))
		(_port (_int DI0 -5 0 318(_ent(_in))))
		(_port (_int CLK -5 0 318(_ent(_in))))
		(_port (_int F0 -5 0 318(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 319(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 328(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 331(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 332(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 333(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 334(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 335(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 336(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 338(_arch(_uni))))
		(_sig (_int VCCI -5 0 339(_arch(_uni))))
		(_var (_int F0_zd -5 0 385(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 386(_prcs 0)))
		(_var (_int Q0_zd -5 0 387(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 388(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 390(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 391(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 392(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 393(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 383(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1704          1463739260979 Structure
(_unit VHDL (lut40002 0 465(structure 0 473))
	(_version vc6)
	(_time 1463739260980 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e1b5b4b3e5b7b1f2e4e0f1beb0e2e1e2e3e7b2e6e4)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 475(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2288          1463739260985 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 495))
	(_version vc6)
	(_time 1463739260986 2016.05.20 12:14:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e1b4e1b2b4b7b0f6e8e0f3bbb5e7e6e6e2e6e3e7e4)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 498(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 500(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 496(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6903          1463739261024 Structure
(_unit VHDL (slice_2 0 511(structure 0 545))
	(_version vc6)
	(_time 1463739261025 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f5a0b090a5852195e5c1a56080c0d080c095c0906)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467889)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 566(_ent (_in))))
				(_port (_int B -5 0 566(_ent (_in))))
				(_port (_int C -5 0 566(_ent (_in))))
				(_port (_int D -5 0 566(_ent (_in))))
				(_port (_int Z -5 0 567(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 560(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 570(_ent (_in))))
				(_port (_int D1 -5 0 570(_ent (_in))))
				(_port (_int SD -5 0 570(_ent (_in))))
				(_port (_int SP -5 0 571(_ent (_in))))
				(_port (_int CK -5 0 571(_ent (_in))))
				(_port (_int LSR -5 0 571(_ent (_in))))
				(_port (_int Q -5 0 572(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 563(_ent (_out))))
			)
		)
	)
	(_inst n2124_000_BUF1_BUF1 0 575(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 577(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i823 0 579(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 582(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 586
		(_object
			(_prcs
				(line__588(_arch 0 0 588(_procedure_call (_trgt(5))(_sens(0)))))
				(line__589(_arch 1 0 589(_procedure_call (_trgt(7))(_sens(1)))))
				(line__590(_arch 2 0 590(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 594
		(_object
			(_prcs
				(line__596(_arch 3 0 596(_procedure_call (_trgt(6))(_sens(5)))))
				(line__597(_arch 4 0 597(_procedure_call (_trgt(8))(_sens(7)))))
				(line__598(_arch 5 0 598(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 514 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 515 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 516 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 517(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 517(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 536 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 538(_ent(_in))))
		(_port (_int LSR -5 0 538(_ent(_in))))
		(_port (_int CLK -5 0 538(_ent(_in))))
		(_port (_int F0 -5 0 539(_ent(_out))))
		(_port (_int Q0 -5 0 539(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 552(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 554(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 555(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 557(_arch(_uni))))
		(_sig (_int VCCI -5 0 558(_arch(_uni))))
		(_var (_int Q0_zd -5 0 602(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 603(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 605(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 606(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 607(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 608(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 609(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 610(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 611(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 612(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 601(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463739261055 Structure
(_unit VHDL (lut40004 0 704(structure 0 712))
	(_version vc6)
	(_time 1463739261056 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2f7b7b2a7c797f3c2a2e3f707e2c2f2c2b297c282a)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 714(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011111110110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011111110110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1913          1463739261072 Structure
(_unit VHDL (vmuxregsre0005 0 725(structure 0 734))
	(_version vc6)
	(_time 1463739261073 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3e6b3f3b3f686f29373a2c646a3839393d393c383b)
	(_ent
		(_time 1463737467951)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 736(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 726(_ent(_in))))
		(_port (_int D1 -1 0 726(_ent(_in))))
		(_port (_int SD -1 0 726(_ent(_in))))
		(_port (_int SP -1 0 727(_ent(_in))))
		(_port (_int CK -1 0 727(_ent(_in))))
		(_port (_int LSR -1 0 727(_ent(_in))))
		(_port (_int Q -1 0 728(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8091          1463739261132 Structure
(_unit VHDL (slice_3 0 747(structure 0 790))
	(_version vc6)
	(_time 1463739261133 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7d28797c7a2a206b2a2868247a7e7e7a7e7b2e7b74)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467967)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 811(_ent (_in))))
				(_port (_int B -5 0 811(_ent (_in))))
				(_port (_int C -5 0 811(_ent (_in))))
				(_port (_int D -5 0 811(_ent (_in))))
				(_port (_int Z -5 0 812(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 815(_ent (_in))))
				(_port (_int D1 -5 0 815(_ent (_in))))
				(_port (_int SD -5 0 815(_ent (_in))))
				(_port (_int SP -5 0 816(_ent (_in))))
				(_port (_int CK -5 0 816(_ent (_in))))
				(_port (_int LSR -5 0 816(_ent (_in))))
				(_port (_int Q -5 0 817(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 808(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_2_lut_4_lut 0 820(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_set 0 822(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 825(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 829
		(_object
			(_prcs
				(line__831(_arch 0 0 831(_procedure_call (_trgt(9))(_sens(0)))))
				(line__832(_arch 1 0 832(_procedure_call (_trgt(10))(_sens(1)))))
				(line__833(_arch 2 0 833(_procedure_call (_trgt(11))(_sens(2)))))
				(line__834(_arch 3 0 834(_procedure_call (_trgt(12))(_sens(3)))))
				(line__835(_arch 4 0 835(_procedure_call (_trgt(13))(_sens(4)))))
				(line__836(_arch 5 0 836(_procedure_call (_trgt(15))(_sens(5)))))
				(line__837(_arch 6 0 837(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 841
		(_object
			(_prcs
				(line__843(_arch 7 0 843(_procedure_call (_trgt(14))(_sens(13)))))
				(line__844(_arch 8 0 844(_procedure_call (_trgt(16))(_sens(15)))))
				(line__845(_arch 9 0 845(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 750 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 751 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 752 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 753(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 753(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_D0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 767(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 780 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 782(_ent(_in))))
		(_port (_int C0 -5 0 782(_ent(_in))))
		(_port (_int B0 -5 0 782(_ent(_in))))
		(_port (_int A0 -5 0 783(_ent(_in))))
		(_port (_int DI0 -5 0 783(_ent(_in))))
		(_port (_int LSR -5 0 783(_ent(_in))))
		(_port (_int CLK -5 0 784(_ent(_in))))
		(_port (_int F0 -5 0 784(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 784(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 793(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 797(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 798(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 799(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 802(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 803(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 804(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 806(_arch(_uni))))
		(_var (_int F0_zd -5 0 850(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 851(_prcs 0)))
		(_var (_int Q0_zd -5 0 852(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 853(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 855(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 856(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 857(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 858(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 859(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 860(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 861(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 848(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 6944          1463739261164 Structure
(_unit VHDL (slice_5 0 970(structure 0 1004))
	(_version vc6)
	(_time 1463739261165 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9cc998939ccbc18acdcf89c59b9f999b9f9acf9a95)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468045)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 1025(_ent (_in))))
				(_port (_int B -5 0 1025(_ent (_in))))
				(_port (_int C -5 0 1025(_ent (_in))))
				(_port (_int D -5 0 1025(_ent (_in))))
				(_port (_int Z -5 0 1026(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1019(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 1029(_ent (_in))))
				(_port (_int D1 -5 0 1029(_ent (_in))))
				(_port (_int SD -5 0 1029(_ent (_in))))
				(_port (_int SP -5 0 1030(_ent (_in))))
				(_port (_int CK -5 0 1030(_ent (_in))))
				(_port (_int LSR -5 0 1030(_ent (_in))))
				(_port (_int Q -5 0 1031(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1022(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 1034(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 1036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i827 0 1038(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 1041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1045
		(_object
			(_prcs
				(line__1047(_arch 0 0 1047(_procedure_call (_trgt(5))(_sens(0)))))
				(line__1048(_arch 1 0 1048(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1049(_arch 2 0 1049(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1053
		(_object
			(_prcs
				(line__1055(_arch 3 0 1055(_procedure_call (_trgt(6))(_sens(5)))))
				(line__1056(_arch 4 0 1056(_procedure_call (_trgt(8))(_sens(7)))))
				(line__1057(_arch 5 0 1057(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 974 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 975 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 976(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_DI0 -3 0 978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 982(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 995 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 997(_ent(_in))))
		(_port (_int LSR -5 0 997(_ent(_in))))
		(_port (_int CLK -5 0 997(_ent(_in))))
		(_port (_int F0 -5 0 998(_ent(_out))))
		(_port (_int Q0 -5 0 998(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1016(_arch(_uni))))
		(_sig (_int VCCI -5 0 1017(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1061(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1062(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1064(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1065(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1066(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1067(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1069(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1071(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1060(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463739261228 Structure
(_unit VHDL (lut40006 0 1163(structure 0 1171))
	(_version vc6)
	(_time 1463739261229 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code da8e8e898e8c8ac9dfdbca858bd9dad9dcdc89dddf)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1173(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8197          1463739261273 Structure
(_unit VHDL (slice_6 0 1184(structure 0 1227))
	(_version vc6)
	(_time 1463739261274 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 095c020f535e541f5e5c1c500e0a0f0e0a0f5a0f00)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468123)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1253(_ent (_in))))
				(_port (_int B -5 0 1253(_ent (_in))))
				(_port (_int C -5 0 1253(_ent (_in))))
				(_port (_int D -5 0 1253(_ent (_in))))
				(_port (_int Z -5 0 1254(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1248(_ent (_in))))
				(_port (_int D1 -5 0 1248(_ent (_in))))
				(_port (_int SD -5 0 1248(_ent (_in))))
				(_port (_int SP -5 0 1249(_ent (_in))))
				(_port (_int CK -5 0 1249(_ent (_in))))
				(_port (_int LSR -5 0 1249(_ent (_in))))
				(_port (_int Q -5 0 1250(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1245(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_4 0 1257(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_set 0 1259(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1262(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1266
		(_object
			(_prcs
				(line__1268(_arch 0 0 1268(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1269(_arch 1 0 1269(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1270(_arch 2 0 1270(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1271(_arch 3 0 1271(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1272(_arch 4 0 1272(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1273(_arch 5 0 1273(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1274(_arch 6 0 1274(_procedure_call (_trgt(17))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1278
		(_object
			(_prcs
				(line__1280(_arch 7 0 1280(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1281(_arch 8 0 1281(_procedure_call (_trgt(16))(_sens(15)))))
				(line__1282(_arch 9 0 1282(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1188 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1189 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1190(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D0 -3 0 1192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1216 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1217 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1219(_ent(_in))))
		(_port (_int C0 -5 0 1219(_ent(_in))))
		(_port (_int B0 -5 0 1219(_ent(_in))))
		(_port (_int A0 -5 0 1220(_ent(_in))))
		(_port (_int DI0 -5 0 1220(_ent(_in))))
		(_port (_int LSR -5 0 1220(_ent(_in))))
		(_port (_int CLK -5 0 1221(_ent(_in))))
		(_port (_int F0 -5 0 1221(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1241(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1243(_arch(_uni))))
		(_var (_int F0_zd -5 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1288(_prcs 0)))
		(_var (_int Q0_zd -5 0 1289(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1290(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1292(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1293(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1294(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1295(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1296(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1297(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1298(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1299(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1285(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(14)(16)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1712          1463739261291 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1415))
	(_version vc6)
	(_time 1463739261292 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 194d421f154f490a1c180946481a191a1e1f4a1e1c)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1417(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261297 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1436))
	(_version vc6)
	(_time 1463739261298 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 194d421f154f490a1c180946481a191a111f4a1e1c)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1438(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463739261322 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1483))
	(_version vc6)
	(_time 1463739261323 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 386d333d636f652e333a2d613f3b303f3b3e6b3e31)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1498(_ent (_in))))
				(_port (_int B -4 0 1498(_ent (_in))))
				(_port (_int C -4 0 1498(_ent (_in))))
				(_port (_int D -4 0 1498(_ent (_in))))
				(_port (_int Z -4 0 1499(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1502(_ent (_in))))
				(_port (_int B -4 0 1502(_ent (_in))))
				(_port (_int C -4 0 1502(_ent (_in))))
				(_port (_int D -4 0 1502(_ent (_in))))
				(_port (_int Z -4 0 1503(_ent (_out))))
			)
		)
	)
	(_inst i956_2_lut_4_lut 0 1506(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i955_2_lut_4_lut 0 1508(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1512
		(_object
			(_prcs
				(line__1514(_arch 0 0 1514(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1515(_arch 1 0 1515(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1516(_arch 2 0 1516(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1517(_arch 3 0 1517(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1518(_arch 4 0 1518(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1519(_arch 5 0 1519(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1520(_arch 6 0 1520(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1521(_arch 7 0 1521(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1486(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1487(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1488(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1489(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1491(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1493(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1494(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1495(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1526(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1527(_prcs 0)))
		(_var (_int F1_zd -4 0 1528(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1529(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1524(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739261328 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1592))
	(_version vc6)
	(_time 1463739261335 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 47131c444511175442465718164447444e41144042)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1594(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261340 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1613))
	(_version vc6)
	(_time 1463739261341 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 47131c444511175442465718164446444741144042)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1615(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5746          1463739261367 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1660))
	(_version vc6)
	(_time 1463739261368 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 67326c6733303a716c65723e60646e60646134616e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1675(_ent (_in))))
				(_port (_int B -4 0 1675(_ent (_in))))
				(_port (_int C -4 0 1675(_ent (_in))))
				(_port (_int D -4 0 1675(_ent (_in))))
				(_port (_int Z -4 0 1676(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1679(_ent (_in))))
				(_port (_int B -4 0 1679(_ent (_in))))
				(_port (_int C -4 0 1679(_ent (_in))))
				(_port (_int D -4 0 1679(_ent (_in))))
				(_port (_int Z -4 0 1680(_ent (_out))))
			)
		)
	)
	(_inst i964_2_lut_4_lut 0 1683(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i954_2_lut_4_lut 0 1685(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1689
		(_object
			(_prcs
				(line__1691(_arch 0 0 1691(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1692(_arch 1 0 1692(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1693(_arch 2 0 1693(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1694(_arch 3 0 1694(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1695(_arch 4 0 1695(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1696(_arch 5 0 1696(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1697(_arch 6 0 1697(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1698(_arch 7 0 1698(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1663(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1664(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1665(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1666(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1669(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1671(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1672(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1703(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1704(_prcs 0)))
		(_var (_int F1_zd -4 0 1705(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1706(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1701(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739261398 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1769))
	(_version vc6)
	(_time 1463739261399 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 86d2dd8985d0d695838796d9d78587858780d58183)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1771(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261429 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1790))
	(_version vc6)
	(_time 1463739261430 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a5f1fef3a5f3f5b6a0a4b5faf4a6a4a6a7a3f6a2a0)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1792(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463739261447 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1837))
	(_version vc6)
	(_time 1463739261448 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b5e0bee1e3e2e8a3beb7a0ecb2b6b4b6b5b2b6b3e6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468279)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1852(_ent (_in))))
				(_port (_int B -4 0 1852(_ent (_in))))
				(_port (_int C -4 0 1852(_ent (_in))))
				(_port (_int D -4 0 1852(_ent (_in))))
				(_port (_int Z -4 0 1853(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1856(_ent (_in))))
				(_port (_int B -4 0 1856(_ent (_in))))
				(_port (_int C -4 0 1856(_ent (_in))))
				(_port (_int D -4 0 1856(_ent (_in))))
				(_port (_int Z -4 0 1857(_ent (_out))))
			)
		)
	)
	(_inst i957_2_lut_4_lut 0 1860(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i953_2_lut_4_lut 0 1862(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1866
		(_object
			(_prcs
				(line__1868(_arch 0 0 1868(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1869(_arch 1 0 1869(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1870(_arch 2 0 1870(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1871(_arch 3 0 1871(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1872(_arch 4 0 1872(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1873(_arch 5 0 1873(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1874(_arch 6 0 1874(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1875(_arch 7 0 1875(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1848(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1849(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1880(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1881(_prcs 0)))
		(_var (_int F1_zd -4 0 1882(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1883(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1878(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739261476 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1946))
	(_version vc6)
	(_time 1463739261477 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d4808f87d58284c7d1d5c48b85d7d5d7d7d287d3d1)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1948(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261482 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1967))
	(_version vc6)
	(_time 1463739261483 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d4808f87d58284c7d1d5c48b85d7d5d7d0d287d3d1)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1969(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463739261494 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2014))
	(_version vc6)
	(_time 1463739261495 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e3b6e8b0b3b4bef5e8e1f6bae4e0e2e0e2e4e0e5b0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2029(_ent (_in))))
				(_port (_int B -4 0 2029(_ent (_in))))
				(_port (_int C -4 0 2029(_ent (_in))))
				(_port (_int D -4 0 2029(_ent (_in))))
				(_port (_int Z -4 0 2030(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2033(_ent (_in))))
				(_port (_int B -4 0 2033(_ent (_in))))
				(_port (_int C -4 0 2033(_ent (_in))))
				(_port (_int D -4 0 2033(_ent (_in))))
				(_port (_int Z -4 0 2034(_ent (_out))))
			)
		)
	)
	(_inst i958_2_lut_4_lut 0 2037(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i952_2_lut_4_lut 0 2039(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2043
		(_object
			(_prcs
				(line__2045(_arch 0 0 2045(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2046(_arch 1 0 2046(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2047(_arch 2 0 2047(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2048(_arch 3 0 2048(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2049(_arch 4 0 2049(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2050(_arch 5 0 2050(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2051(_arch 6 0 2051(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2052(_arch 7 0 2052(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2020(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2022(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2025(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2026(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2057(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2058(_prcs 0)))
		(_var (_int F1_zd -4 0 2059(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2060(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2055(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739261507 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2149))
	(_version vc6)
	(_time 1463739261508 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f3a6f8a3a3a4aee5f8f1e6aaf4f0f2f0f1f4f0f5a0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 2164(_ent (_in))))
				(_port (_int B -4 0 2164(_ent (_in))))
				(_port (_int C -4 0 2164(_ent (_in))))
				(_port (_int D -4 0 2164(_ent (_in))))
				(_port (_int Z -4 0 2165(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2168(_ent (_in))))
				(_port (_int B -4 0 2168(_ent (_in))))
				(_port (_int C -4 0 2168(_ent (_in))))
				(_port (_int D -4 0 2168(_ent (_in))))
				(_port (_int Z -4 0 2169(_ent (_out))))
			)
		)
	)
	(_inst i959_2_lut_4_lut 0 2172(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i951_2_lut_4_lut 0 2174(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2178
		(_object
			(_prcs
				(line__2180(_arch 0 0 2180(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2181(_arch 1 0 2181(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2182(_arch 2 0 2182(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2183(_arch 3 0 2183(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2184(_arch 4 0 2184(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2185(_arch 5 0 2185(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2186(_arch 6 0 2186(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2187(_arch 7 0 2187(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2154(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2155(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2156(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2158(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2159(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2160(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2161(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2192(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2193(_prcs 0)))
		(_var (_int F1_zd -4 0 2194(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2190(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739261570 Structure
(_unit VHDL (slice_13 0 2250(structure 0 2284))
	(_version vc6)
	(_time 1463739261571 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 31643b3463666c273a332468363230323236323762)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468451)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 2303(_ent (_in))))
				(_port (_int B -4 0 2303(_ent (_in))))
				(_port (_int C -4 0 2303(_ent (_in))))
				(_port (_int D -4 0 2303(_ent (_in))))
				(_port (_int Z -4 0 2304(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 2299(_ent (_in))))
				(_port (_int B -4 0 2299(_ent (_in))))
				(_port (_int C -4 0 2299(_ent (_in))))
				(_port (_int D -4 0 2299(_ent (_in))))
				(_port (_int Z -4 0 2300(_ent (_out))))
			)
		)
	)
	(_inst i960_2_lut_4_lut 0 2307(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i963_2_lut_4_lut 0 2309(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 2313
		(_object
			(_prcs
				(line__2315(_arch 0 0 2315(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2316(_arch 1 0 2316(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2317(_arch 2 0 2317(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2318(_arch 3 0 2318(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2319(_arch 4 0 2319(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2320(_arch 5 0 2320(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2321(_arch 6 0 2321(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2322(_arch 7 0 2322(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2253 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2254 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2255 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2256(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2256(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2258(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2259(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2260(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2261(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2262(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2263(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2264(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2266(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2267(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2268(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2269(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2273(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2275(_ent(_in))))
		(_port (_int C1 -4 0 2275(_ent(_in))))
		(_port (_int B1 -4 0 2275(_ent(_in))))
		(_port (_int A1 -4 0 2276(_ent(_in))))
		(_port (_int D0 -4 0 2276(_ent(_in))))
		(_port (_int C0 -4 0 2276(_ent(_in))))
		(_port (_int B0 -4 0 2277(_ent(_in))))
		(_port (_int A0 -4 0 2277(_ent(_in))))
		(_port (_int F0 -4 0 2277(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2278(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2287(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2288(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2289(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2290(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2291(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2292(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2293(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2294(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2295(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2296(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2327(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2328(_prcs 0)))
		(_var (_int F1_zd -4 0 2329(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2330(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2325(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739261587 Structure
(_unit VHDL (slice_14 0 2385(structure 0 2419))
	(_version vc6)
	(_time 1463739261588 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 41144b4313161c574a435418464240424546424712)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468466)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2434(_ent (_in))))
				(_port (_int B -4 0 2434(_ent (_in))))
				(_port (_int C -4 0 2434(_ent (_in))))
				(_port (_int D -4 0 2434(_ent (_in))))
				(_port (_int Z -4 0 2435(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2438(_ent (_in))))
				(_port (_int B -4 0 2438(_ent (_in))))
				(_port (_int C -4 0 2438(_ent (_in))))
				(_port (_int D -4 0 2438(_ent (_in))))
				(_port (_int Z -4 0 2439(_ent (_out))))
			)
		)
	)
	(_inst i949_2_lut_4_lut 0 2442(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i962_2_lut_4_lut 0 2444(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2448
		(_object
			(_prcs
				(line__2450(_arch 0 0 2450(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2451(_arch 1 0 2451(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2452(_arch 2 0 2452(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2453(_arch 3 0 2453(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2454(_arch 4 0 2454(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2455(_arch 5 0 2455(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2456(_arch 6 0 2456(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2457(_arch 7 0 2457(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2391(_ent(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2408(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2410(_ent(_in))))
		(_port (_int C1 -4 0 2410(_ent(_in))))
		(_port (_int B1 -4 0 2410(_ent(_in))))
		(_port (_int A1 -4 0 2411(_ent(_in))))
		(_port (_int D0 -4 0 2411(_ent(_in))))
		(_port (_int C0 -4 0 2411(_ent(_in))))
		(_port (_int B0 -4 0 2412(_ent(_in))))
		(_port (_int A0 -4 0 2412(_ent(_in))))
		(_port (_int F0 -4 0 2412(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2413(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2422(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2430(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2431(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2462(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2463(_prcs 0)))
		(_var (_int F1_zd -4 0 2464(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2460(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5748          1463739261616 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2554))
	(_version vc6)
	(_time 1463739261617 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 60356a6033373d766b627539676361636567636633)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468497)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 2569(_ent (_in))))
				(_port (_int B -4 0 2569(_ent (_in))))
				(_port (_int C -4 0 2569(_ent (_in))))
				(_port (_int D -4 0 2569(_ent (_in))))
				(_port (_int Z -4 0 2570(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 2573(_ent (_in))))
				(_port (_int B -4 0 2573(_ent (_in))))
				(_port (_int C -4 0 2573(_ent (_in))))
				(_port (_int D -4 0 2573(_ent (_in))))
				(_port (_int Z -4 0 2574(_ent (_out))))
			)
		)
	)
	(_inst i950_2_lut_4_lut 0 2577(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i961_2_lut_4_lut 0 2579(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 2583
		(_object
			(_prcs
				(line__2585(_arch 0 0 2585(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2586(_arch 1 0 2586(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2587(_arch 2 0 2587(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2588(_arch 3 0 2588(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2589(_arch 4 0 2589(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2590(_arch 5 0 2590(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2591(_arch 6 0 2591(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2592(_arch 7 0 2592(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2565(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2566(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2597(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2598(_prcs 0)))
		(_var (_int F1_zd -4 0 2599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2600(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2595(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739261648 Structure
(_unit VHDL (lut40015 0 2655(structure 0 2663))
	(_version vc6)
	(_time 1463739261649 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7f2b257f2c292f6c7a7e6f202e7c7e7c7a792c787a)
	(_ent
		(_time 1463737468529)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2665(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2656(_ent(_in))))
		(_port (_int B -1 0 2656(_ent(_in))))
		(_port (_int C -1 0 2656(_ent(_in))))
		(_port (_int D -1 0 2656(_ent(_in))))
		(_port (_int Z -1 0 2657(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463739261665 Structure
(_unit VHDL (vmuxregsre0016 0 2676(structure 0 2685))
	(_version vc6)
	(_time 1463739261666 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8fda80818dd9de98868b9dd5db8988888c888d898a)
	(_ent
		(_time 1463737468560)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2687(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2677(_ent(_in))))
		(_port (_int D1 -1 0 2677(_ent(_in))))
		(_port (_int SD -1 0 2677(_ent(_in))))
		(_port (_int SP -1 0 2678(_ent(_in))))
		(_port (_int CK -1 0 2678(_ent(_in))))
		(_port (_int LSR -1 0 2678(_ent(_in))))
		(_port (_int Q -1 0 2679(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10369         1463739261710 Structure
(_unit VHDL (slice_16 0 2698(structure 0 2751))
	(_version vc6)
	(_time 1463739261711 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code beebb4eab8e9e3a8bdb9bbeef8e1eebdb8b9bdb8edb8b7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468607)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2781(_ent (_in))))
				(_port (_int B -5 0 2781(_ent (_in))))
				(_port (_int C -5 0 2781(_ent (_in))))
				(_port (_int D -5 0 2781(_ent (_in))))
				(_port (_int Z -5 0 2782(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -5 0 2785(_ent (_in))))
				(_port (_int B -5 0 2785(_ent (_in))))
				(_port (_int C -5 0 2785(_ent (_in))))
				(_port (_int D -5 0 2785(_ent (_in))))
				(_port (_int Z -5 0 2786(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 2789(_ent (_in))))
				(_port (_int D1 -5 0 2789(_ent (_in))))
				(_port (_int SD -5 0 2789(_ent (_in))))
				(_port (_int SP -5 0 2790(_ent (_in))))
				(_port (_int CK -5 0 2790(_ent (_in))))
				(_port (_int LSR -5 0 2790(_ent (_in))))
				(_port (_int Q -5 0 2791(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2778(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2775(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut_adj_2 0 2794(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1_2_lut_4_lut 0 2796(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst fsm_state_ns_i_i0_i1_828_829_reset 0 2798(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 2801(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2803(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2807
		(_object
			(_prcs
				(line__2809(_arch 0 0 2809(_procedure_call (_trgt(14))(_sens(0)))))
				(line__2810(_arch 1 0 2810(_procedure_call (_trgt(15))(_sens(1)))))
				(line__2811(_arch 2 0 2811(_procedure_call (_trgt(16))(_sens(2)))))
				(line__2812(_arch 3 0 2812(_procedure_call (_trgt(17))(_sens(3)))))
				(line__2813(_arch 4 0 2813(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2814(_arch 5 0 2814(_procedure_call (_trgt(19))(_sens(5)))))
				(line__2815(_arch 6 0 2815(_procedure_call (_trgt(20))(_sens(6)))))
				(line__2816(_arch 7 0 2816(_procedure_call (_trgt(21))(_sens(7)))))
				(line__2817(_arch 8 0 2817(_procedure_call (_trgt(22))(_sens(8)))))
				(line__2818(_arch 9 0 2818(_procedure_call (_trgt(24))(_sens(9)))))
				(line__2819(_arch 10 0 2819(_procedure_call (_trgt(26))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2823
		(_object
			(_prcs
				(line__2825(_arch 11 0 2825(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2826(_arch 12 0 2826(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2827(_arch 13 0 2827(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2701 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2702 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2703 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2704(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2704(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_D1 -3 0 2706(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2710(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2711(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2724(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2725(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2726(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2739 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2741(_ent(_in))))
		(_port (_int C1 -5 0 2741(_ent(_in))))
		(_port (_int B1 -5 0 2741(_ent(_in))))
		(_port (_int A1 -5 0 2742(_ent(_in))))
		(_port (_int D0 -5 0 2742(_ent(_in))))
		(_port (_int C0 -5 0 2742(_ent(_in))))
		(_port (_int B0 -5 0 2743(_ent(_in))))
		(_port (_int A0 -5 0 2743(_ent(_in))))
		(_port (_int M0 -5 0 2743(_ent(_in))))
		(_port (_int LSR -5 0 2744(_ent(_in))))
		(_port (_int CLK -5 0 2744(_ent(_in))))
		(_port (_int F0 -5 0 2744(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2745(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2745(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2755(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2756(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2758(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2759(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2761(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 2762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2763(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2764(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2766(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2767(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2768(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2769(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2770(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2772(_arch(_uni))))
		(_sig (_int GNDI -5 0 2773(_arch(_uni))))
		(_var (_int F0_zd -5 0 2832(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2833(_prcs 0)))
		(_var (_int Q0_zd -5 0 2834(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2835(_prcs 0)))
		(_var (_int F1_zd -5 0 2836(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2837(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2839(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2840(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2841(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2842(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2843(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2844(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2845(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2846(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 2830(_prcs (_simple)(_trgt(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1712          1463739261716 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2979))
	(_version vc6)
	(_time 1463739261717 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beeae4ebeee8eeadbbbfaee1efbdbfbdb9b8edb9bb)
	(_ent
		(_time 1463737468653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2981(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261728 Structure
(_unit VHDL (lut40018 0 2992(structure 0 3000))
	(_version vc6)
	(_time 1463739261729 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cd9997999c9b9ddec8ccdd929ccecccec5cb9ecac8)
	(_ent
		(_time 1463737468685)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3002(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5329          1463739261741 Structure
(_unit VHDL (slice_17 0 3013(structure 0 3042))
	(_version vc6)
	(_time 1463739261742 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dd88d78fda8a80cbd989c884dadedcdedadadedb8e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468716)
	)
	(_vital vital_level0)
	(_comp
		(lut40017
			(_object
				(_port (_int A -4 0 3059(_ent (_in))))
				(_port (_int B -4 0 3059(_ent (_in))))
				(_port (_int C -4 0 3059(_ent (_in))))
				(_port (_int D -4 0 3059(_ent (_in))))
				(_port (_int Z -4 0 3060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3056(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 3063(_ent (_in))))
				(_port (_int B -4 0 3063(_ent (_in))))
				(_port (_int C -4 0 3063(_ent (_in))))
				(_port (_int D -4 0 3063(_ent (_in))))
				(_port (_int Z -4 0 3064(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 3067(_comp lut40017)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst DRIVEGND 0 3069(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_4_lut_adj_1 0 3071(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 3075
		(_object
			(_prcs
				(line__3077(_arch 0 0 3077(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3078(_arch 1 0 3078(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3079(_arch 2 0 3079(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3080(_arch 3 0 3080(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3081(_arch 4 0 3081(_procedure_call (_trgt(12))(_sens(4)))))
				(line__3082(_arch 5 0 3082(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3016 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3017 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3018 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3019(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3019(_ent(_string \"SLICE_17"\))))
		(_gen (_int tipd_D1 -3 0 3021(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3022(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3023(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3024(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3032(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 3034(_ent(_in))))
		(_port (_int C1 -4 0 3034(_ent(_in))))
		(_port (_int D0 -4 0 3034(_ent(_in))))
		(_port (_int C0 -4 0 3035(_ent(_in))))
		(_port (_int B0 -4 0 3035(_ent(_in))))
		(_port (_int A0 -4 0 3035(_ent(_in))))
		(_port (_int F0 -4 0 3036(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 3036(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 3045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 3046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 3047(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 3048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3050(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 3051(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 3052(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3054(_arch(_uni))))
		(_var (_int F0_zd -4 0 3087(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 3088(_prcs 0)))
		(_var (_int F1_zd -4 0 3089(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 3090(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3085(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463739261788 Structure
(_unit VHDL (lut40019 0 3139(structure 0 3147))
	(_version vc6)
	(_time 1463739261789 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c580e0b5a5a5c1f090d1c535d0f0d0f050a5f0b09)
	(_ent
		(_time 1463737468748)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3149(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739261794 Structure
(_unit VHDL (lut40020 0 3160(structure 0 3168))
	(_version vc6)
	(_time 1463739261795 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c580e0b5a5a5c1f090d1c535d0f0e0f0c0a5f0b09)
	(_ent
		(_time 1463737468764)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3170(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000110000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000110000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3161(_ent(_in))))
		(_port (_int B -1 0 3161(_ent(_in))))
		(_port (_int C -1 0 3161(_ent(_in))))
		(_port (_int D -1 0 3161(_ent(_in))))
		(_port (_int Z -1 0 3162(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9069          1463739261806 Structure
(_unit VHDL (slice_18 0 3181(structure 0 3225))
	(_version vc6)
	(_time 1463739261807 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b4e491c1a4c460d4e1c0e421c181a18131c181d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468809)
	)
	(_vital vital_level0)
	(_comp
		(lut40019
			(_object
				(_port (_int A -5 0 3256(_ent (_in))))
				(_port (_int B -5 0 3256(_ent (_in))))
				(_port (_int C -5 0 3256(_ent (_in))))
				(_port (_int D -5 0 3256(_ent (_in))))
				(_port (_int Z -5 0 3257(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3245(_ent (_out))))
			)
		)
		(lut40020
			(_object
				(_port (_int A -5 0 3260(_ent (_in))))
				(_port (_int B -5 0 3260(_ent (_in))))
				(_port (_int C -5 0 3260(_ent (_in))))
				(_port (_int D -5 0 3260(_ent (_in))))
				(_port (_int Z -5 0 3261(_ent (_out))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_int D0 -5 0 3251(_ent (_in))))
				(_port (_int D1 -5 0 3251(_ent (_in))))
				(_port (_int SD -5 0 3251(_ent (_in))))
				(_port (_int SP -5 0 3252(_ent (_in))))
				(_port (_int CK -5 0 3252(_ent (_in))))
				(_port (_int LSR -5 0 3252(_ent (_in))))
				(_port (_int Q -5 0 3253(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3248(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_adj_3 0 3264(_comp lut40019)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst DRIVEGND 0 3266(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 3268(_comp lut40020)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst fsm_state_ns_i_i0_i0_824_825_reset 0 3270(_comp vmuxregsre0016)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0016)
		)
	)
	(_inst DRIVEVCC 0 3273(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3277
		(_object
			(_prcs
				(line__3279(_arch 0 0 3279(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3280(_arch 1 0 3280(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3281(_arch 2 0 3281(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3282(_arch 3 0 3282(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3283(_arch 4 0 3283(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3284(_arch 5 0 3284(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3285(_arch 6 0 3285(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3289
		(_object
			(_prcs
				(line__3291(_arch 7 0 3291(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3292(_arch 8 0 3292(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3293(_arch 9 0 3293(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3184 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3185 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3186 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3187(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3187(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_C1 -3 0 3189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 3190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 3193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 3216(_ent(_in))))
		(_port (_int B1 -5 0 3216(_ent(_in))))
		(_port (_int C0 -5 0 3216(_ent(_in))))
		(_port (_int B0 -5 0 3217(_ent(_in))))
		(_port (_int M0 -5 0 3217(_ent(_in))))
		(_port (_int LSR -5 0 3217(_ent(_in))))
		(_port (_int CLK -5 0 3218(_ent(_in))))
		(_port (_int F0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3218(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3219(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 3228(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 3232(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3233(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3238(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3242(_arch(_uni))))
		(_sig (_int VCCI -5 0 3243(_arch(_uni))))
		(_var (_int F0_zd -5 0 3298(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3299(_prcs 0)))
		(_var (_int Q0_zd -5 0 3300(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3301(_prcs 0)))
		(_var (_int F1_zd -5 0 3302(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3303(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3305(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3306(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3307(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3308(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3309(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3310(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3311(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3312(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3296(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1108          1463739261837 Structure
(_unit VHDL (xo2iobuf 0 3425(structure 0 3432))
	(_version vc6)
	(_time 1463739261838 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3b6e623e3f696d2d333d7d61683c3e3d3d3c333d6d)
	(_ent
		(_time 1463737468856)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3434(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3426(_ent(_in))))
		(_port (_int T -1 0 3426(_ent(_in))))
		(_port (_int PAD -1 0 3426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3033          1463739261850 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3461))
	(_version vc6)
	(_time 1463739261851 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4a1e1d49181d4a5f184b59111f4c4b4d4e4c4f4f1c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3472(_ent (_in))))
				(_port (_int T -4 0 3472(_ent (_in))))
				(_port (_int PAD -4 0 3472(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3469(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3475(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3477(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3481
		(_object
			(_prcs
				(line__3483(_arch 0 0 3483(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3464(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3465(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3467(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3487(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3486(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463739261856 Structure
(_unit VHDL (xo2iobuf0021 0 3517(structure 0 3524))
	(_version vc6)
	(_time 1463739261857 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a1f13484d181c5c424c0c10194d4f4c4c494a494a)
	(_ent
		(_time 1463737468919)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3526(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3518(_ent(_out))))
		(_port (_int PAD -1 0 3518(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3321          1463739261882 Structure
(_unit VHDL (gob 0 3536(structure 0 3556))
	(_version vc6)
	(_time 1463739261883 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 693d3f69363e3f7f6b6e2f333a6f6e6f3f6f6b6f6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3563(_ent (_out))))
				(_port (_int PAD -5 0 3563(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3566(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3570
		(_object
			(_prcs
				(line__3572(_arch 0 0 3572(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3559(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3576(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3577(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3579(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3580(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3575(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463739261915 Structure
(_unit VHDL (rstb 0 3620(structure 0 3640))
	(_version vc6)
	(_time 1463739261916 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 89dcda8683dfd99f8e8f9bd2db8e8d8f8b8e8b8e8a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3647(_ent (_out))))
				(_port (_int PAD -5 0 3647(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3650(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3654
		(_object
			(_prcs
				(line__3656(_arch 0 0 3656(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3643(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3660(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3661(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3663(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3664(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3659(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463739261960 Structure
(_unit VHDL (clkb 0 3704(structure 0 3724))
	(_version vc6)
	(_time 1463739261961 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7e3e5e3e3e0b1a1b0b0a4edb5b1e5b1b5b1b4b1e4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0021
			(_object
				(_port (_int Z -5 0 3731(_ent (_out))))
				(_port (_int PAD -5 0 3731(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3734(_comp xo2iobuf0021)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0021)
		)
	)
	(_block WireDelay 0 3738
		(_object
			(_prcs
				(line__3740(_arch 0 0 3740(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3727(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3744(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3745(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3747(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3748(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3743(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739261977 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3805))
	(_version vc6)
	(_time 1463739261978 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c7939292c19197d1c2c4819dc0c0c2c0c3c291c4c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3816(_ent (_in))))
				(_port (_int T -4 0 3816(_ent (_in))))
				(_port (_int PAD -4 0 3816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3819(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3825
		(_object
			(_prcs
				(line__3827(_arch 0 0 3827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3811(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3831(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739261993 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3878))
	(_version vc6)
	(_time 1463739261994 2016.05.20 12:14:21)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d7838285d18187c1d2d4918dd0d0d2d0d3d281d4d6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3889(_ent (_in))))
				(_port (_int T -4 0 3889(_ent (_in))))
				(_port (_int PAD -4 0 3889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3892(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3898
		(_object
			(_prcs
				(line__3900(_arch 0 0 3900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3884(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3904(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262006 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3951))
	(_version vc6)
	(_time 1463739262007 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e6b2b3b5e1b0b6f0e3e5a0bce1e1e3e1e2e3b0e5e4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3962(_ent (_in))))
				(_port (_int T -4 0 3962(_ent (_in))))
				(_port (_int PAD -4 0 3962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3965(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3971
		(_object
			(_prcs
				(line__3973(_arch 0 0 3973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3957(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3977(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262024 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 4024))
	(_version vc6)
	(_time 1463739262025 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f6a2a3a6f1a0a6e0f3f5b0acf1f1f3f1f2f3a0f5f5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4035(_ent (_in))))
				(_port (_int T -4 0 4035(_ent (_in))))
				(_port (_int PAD -4 0 4035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 4038(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4044
		(_object
			(_prcs
				(line__4046(_arch 0 0 4046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 4028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4030(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 4050(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 4051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262038 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 4097))
	(_version vc6)
	(_time 1463739262039 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 05515303015355130006435f020200020100530601)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4108(_ent (_in))))
				(_port (_int T -4 0 4108(_ent (_in))))
				(_port (_int PAD -4 0 4108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 4111(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4117
		(_object
			(_prcs
				(line__4119(_arch 0 0 4119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 4101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4103(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 4123(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 4124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262044 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 4170))
	(_version vc6)
	(_time 1463739262045 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 05515303015355130006435f020200020100530600)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4181(_ent (_in))))
				(_port (_int T -4 0 4181(_ent (_in))))
				(_port (_int PAD -4 0 4181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 4184(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4190
		(_object
			(_prcs
				(line__4192(_arch 0 0 4192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 4174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4176(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 4196(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 4197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262071 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 4243))
	(_version vc6)
	(_time 1463739262072 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 25717321217375332026637f222220222120732623)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4254(_ent (_in))))
				(_port (_int T -4 0 4254(_ent (_in))))
				(_port (_int PAD -4 0 4254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 4257(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4263
		(_object
			(_prcs
				(line__4265(_arch 0 0 4265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 4247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4249(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 4269(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 4270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262077 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 4316))
	(_version vc6)
	(_time 1463739262078 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 25717321217375332026637f222220222120732622)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4327(_ent (_in))))
				(_port (_int T -4 0 4327(_ent (_in))))
				(_port (_int PAD -4 0 4327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 4330(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4336
		(_object
			(_prcs
				(line__4338(_arch 0 0 4338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 4320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4322(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 4342(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 4343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262086 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 4389))
	(_version vc6)
	(_time 1463739262087 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 34606231316264223137726e33333133303162373c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4400(_ent (_in))))
				(_port (_int T -4 0 4400(_ent (_in))))
				(_port (_int PAD -4 0 4400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 4403(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4409
		(_object
			(_prcs
				(line__4411(_arch 0 0 4411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 4393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4395(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 4415(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 4416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463739262116 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 4462))
	(_version vc6)
	(_time 1463739262117 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 53070550510503455650150954545654575605505a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4473(_ent (_in))))
				(_port (_int T -4 0 4473(_ent (_in))))
				(_port (_int PAD -4 0 4473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 4476(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4482
		(_object
			(_prcs
				(line__4484(_arch 0 0 4484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 4466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4468(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 4488(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 4489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262178 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 4535))
	(_version vc6)
	(_time 1463739262179 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 92c6c49d91c4c2849791d4c8959597959697c49193)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4546(_ent (_in))))
				(_port (_int T -4 0 4546(_ent (_in))))
				(_port (_int PAD -4 0 4546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4543(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 4549(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4555
		(_object
			(_prcs
				(line__4557(_arch 0 0 4557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 4539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4541(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 4561(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 4562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262211 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 4608))
	(_version vc6)
	(_time 1463739262212 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b1e5e7e5b1e7e1a7b4b2f7ebb6b6b4b6b5b4e7b2b0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4619(_ent (_in))))
				(_port (_int T -4 0 4619(_ent (_in))))
				(_port (_int PAD -4 0 4619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4616(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 4622(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4628
		(_object
			(_prcs
				(line__4630(_arch 0 0 4630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 4612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4614(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 4634(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 4635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262256 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 4681))
	(_version vc6)
	(_time 1463739262257 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e0b4b6b3e1b6b0f6e5e3a6bae7e7e5e7e4e5b6e3e1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4692(_ent (_in))))
				(_port (_int T -4 0 4692(_ent (_in))))
				(_port (_int PAD -4 0 4692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4689(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 4695(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4701
		(_object
			(_prcs
				(line__4703(_arch 0 0 4703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 4685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4687(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 4707(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 4708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262287 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 4754))
	(_version vc6)
	(_time 1463739262288 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ffaba9afa8a9afe9fafcb9a5f8f8faf8fbfaa9fcfe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4765(_ent (_in))))
				(_port (_int T -4 0 4765(_ent (_in))))
				(_port (_int PAD -4 0 4765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4762(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 4768(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4774
		(_object
			(_prcs
				(line__4776(_arch 0 0 4776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 4758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4760(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4780(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262318 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4827))
	(_version vc6)
	(_time 1463739262319 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e4a49194a484e081b1d584419191b191a1b481d1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4838(_ent (_in))))
				(_port (_int T -4 0 4838(_ent (_in))))
				(_port (_int PAD -4 0 4838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4835(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4841(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4847
		(_object
			(_prcs
				(line__4849(_arch 0 0 4849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4833(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4853(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739262350 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4900))
	(_version vc6)
	(_time 1463739262351 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d696a38686b6d2b383e7b673a3a383a39386b3e3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4911(_ent (_in))))
				(_port (_int T -4 0 4911(_ent (_in))))
				(_port (_int PAD -4 0 4911(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4908(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4914(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4916(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4920
		(_object
			(_prcs
				(line__4922(_arch 0 0 4922(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4903(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4904(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4906(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4926(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4927(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4925(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463739262383 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4973))
	(_version vc6)
	(_time 1463739262384 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d095d5e0a0a0d480f5c4f060f5b5f5b0e5b5e5b59)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4984(_ent (_in))))
				(_port (_int T -4 0 4984(_ent (_in))))
				(_port (_int PAD -4 0 4984(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4981(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4987(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4989(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4993
		(_object
			(_prcs
				(line__4995(_arch 0 0 4995(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4976(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4977(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4979(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4999(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 5000(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4998(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463739262414 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 5046))
	(_version vc6)
	(_time 1463739262415 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7c287c7d2c2b2c692e7d6b272f7a7e7a2f7a7f7a78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5057(_ent (_in))))
				(_port (_int T -4 0 5057(_ent (_in))))
				(_port (_int PAD -4 0 5057(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5054(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 5060(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5062(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5066
		(_object
			(_prcs
				(line__5068(_arch 0 0 5068(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 5050(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5052(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 5072(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 5073(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5071(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463739262461 Structure
(_unit VHDL (busyb 0 5102(structure 0 5119))
	(_version vc6)
	(_time 1463739262462 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code abfffafdfcfdfcbca6abb9f1f8acaeaca8aca2ada9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5130(_ent (_in))))
				(_port (_int T -4 0 5130(_ent (_in))))
				(_port (_int PAD -4 0 5130(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5127(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 5133(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5135(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5139
		(_object
			(_prcs
				(line__5141(_arch 0 0 5141(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 5123(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5125(_arch(_uni))))
		(_var (_int busyS_zd -4 0 5145(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 5146(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5144(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463739262505 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 5192))
	(_version vc6)
	(_time 1463739262506 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d98d8c8ad38ed9cc8bd8ca828cdfd8dedddfdcdc8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5203(_ent (_in))))
				(_port (_int T -4 0 5203(_ent (_in))))
				(_port (_int PAD -4 0 5203(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5200(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 5206(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5212
		(_object
			(_prcs
				(line__5214(_arch 0 0 5214(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 5196(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5198(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 5218(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 5219(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5217(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739262537 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 5255))
	(_version vc6)
	(_time 1463739262538 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f9adada8f3afafeafdfcbda3fefffdfffcfffefefa)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 5258(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 5260(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 5256(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739262568 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 5286))
	(_version vc6)
	(_time 1463739262569 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 184c4b1e134e4e0d4d1a01421c1f1b1f1c1e1a1e1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 5292(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 5295(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 5299
		(_object
			(_prcs
				(line__5301(_arch 0 0 5301(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 5289(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 5304(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 23970         1463739262662 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 5336))
	(_version vc6)
	(_time 1463739262663 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 752172747322256023737072602f717371737072777326)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D0 -1 0 5378(_ent (_in))))
				(_port (_int C0 -1 0 5378(_ent (_in))))
				(_port (_int B0 -1 0 5378(_ent (_in))))
				(_port (_int DI0 -1 0 5379(_ent (_in))))
				(_port (_int CLK -1 0 5379(_ent (_in))))
				(_port (_int F0 -1 0 5379(_ent (_out))))
				(_port (_int Q0 -1 0 5380(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 5383(_ent (_in))))
				(_port (_int B0 -1 0 5383(_ent (_in))))
				(_port (_int A0 -1 0 5383(_ent (_in))))
				(_port (_int DI0 -1 0 5384(_ent (_in))))
				(_port (_int CLK -1 0 5384(_ent (_in))))
				(_port (_int F0 -1 0 5384(_ent (_out))))
				(_port (_int Q0 -1 0 5385(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 5388(_ent (_in))))
				(_port (_int LSR -1 0 5388(_ent (_in))))
				(_port (_int CLK -1 0 5388(_ent (_in))))
				(_port (_int F0 -1 0 5389(_ent (_out))))
				(_port (_int Q0 -1 0 5389(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D0 -1 0 5392(_ent (_in))))
				(_port (_int C0 -1 0 5392(_ent (_in))))
				(_port (_int B0 -1 0 5392(_ent (_in))))
				(_port (_int A0 -1 0 5393(_ent (_in))))
				(_port (_int DI0 -1 0 5393(_ent (_in))))
				(_port (_int LSR -1 0 5393(_ent (_in))))
				(_port (_int CLK -1 0 5394(_ent (_in))))
				(_port (_int F0 -1 0 5394(_ent (_out))))
				(_port (_int Q0 -1 0 5394(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int DI0 -1 0 5397(_ent (_in))))
				(_port (_int LSR -1 0 5397(_ent (_in))))
				(_port (_int CLK -1 0 5397(_ent (_in))))
				(_port (_int F0 -1 0 5398(_ent (_out))))
				(_port (_int Q0 -1 0 5398(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D0 -1 0 5401(_ent (_in))))
				(_port (_int C0 -1 0 5401(_ent (_in))))
				(_port (_int B0 -1 0 5401(_ent (_in))))
				(_port (_int A0 -1 0 5402(_ent (_in))))
				(_port (_int DI0 -1 0 5402(_ent (_in))))
				(_port (_int LSR -1 0 5402(_ent (_in))))
				(_port (_int CLK -1 0 5403(_ent (_in))))
				(_port (_int F0 -1 0 5403(_ent (_out))))
				(_port (_int Q0 -1 0 5403(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 5406(_ent (_in))))
				(_port (_int C1 -1 0 5406(_ent (_in))))
				(_port (_int B1 -1 0 5406(_ent (_in))))
				(_port (_int A1 -1 0 5407(_ent (_in))))
				(_port (_int D0 -1 0 5407(_ent (_in))))
				(_port (_int C0 -1 0 5407(_ent (_in))))
				(_port (_int B0 -1 0 5408(_ent (_in))))
				(_port (_int A0 -1 0 5408(_ent (_in))))
				(_port (_int F0 -1 0 5408(_ent (_out))))
				(_port (_int F1 -1 0 5409(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 5412(_ent (_in))))
				(_port (_int C1 -1 0 5412(_ent (_in))))
				(_port (_int B1 -1 0 5412(_ent (_in))))
				(_port (_int A1 -1 0 5413(_ent (_in))))
				(_port (_int D0 -1 0 5413(_ent (_in))))
				(_port (_int C0 -1 0 5413(_ent (_in))))
				(_port (_int B0 -1 0 5414(_ent (_in))))
				(_port (_int A0 -1 0 5414(_ent (_in))))
				(_port (_int F0 -1 0 5414(_ent (_out))))
				(_port (_int F1 -1 0 5415(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 5418(_ent (_in))))
				(_port (_int C1 -1 0 5418(_ent (_in))))
				(_port (_int B1 -1 0 5418(_ent (_in))))
				(_port (_int A1 -1 0 5419(_ent (_in))))
				(_port (_int D0 -1 0 5419(_ent (_in))))
				(_port (_int C0 -1 0 5419(_ent (_in))))
				(_port (_int B0 -1 0 5420(_ent (_in))))
				(_port (_int A0 -1 0 5420(_ent (_in))))
				(_port (_int F0 -1 0 5420(_ent (_out))))
				(_port (_int F1 -1 0 5421(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 5424(_ent (_in))))
				(_port (_int C1 -1 0 5424(_ent (_in))))
				(_port (_int B1 -1 0 5424(_ent (_in))))
				(_port (_int A1 -1 0 5425(_ent (_in))))
				(_port (_int D0 -1 0 5425(_ent (_in))))
				(_port (_int C0 -1 0 5425(_ent (_in))))
				(_port (_int B0 -1 0 5426(_ent (_in))))
				(_port (_int A0 -1 0 5426(_ent (_in))))
				(_port (_int F0 -1 0 5426(_ent (_out))))
				(_port (_int F1 -1 0 5427(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 5430(_ent (_in))))
				(_port (_int C1 -1 0 5430(_ent (_in))))
				(_port (_int B1 -1 0 5430(_ent (_in))))
				(_port (_int A1 -1 0 5431(_ent (_in))))
				(_port (_int D0 -1 0 5431(_ent (_in))))
				(_port (_int C0 -1 0 5431(_ent (_in))))
				(_port (_int B0 -1 0 5432(_ent (_in))))
				(_port (_int A0 -1 0 5432(_ent (_in))))
				(_port (_int F0 -1 0 5432(_ent (_out))))
				(_port (_int F1 -1 0 5433(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 5436(_ent (_in))))
				(_port (_int C1 -1 0 5436(_ent (_in))))
				(_port (_int B1 -1 0 5436(_ent (_in))))
				(_port (_int A1 -1 0 5437(_ent (_in))))
				(_port (_int D0 -1 0 5437(_ent (_in))))
				(_port (_int C0 -1 0 5437(_ent (_in))))
				(_port (_int B0 -1 0 5438(_ent (_in))))
				(_port (_int A0 -1 0 5438(_ent (_in))))
				(_port (_int F0 -1 0 5438(_ent (_out))))
				(_port (_int F1 -1 0 5439(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 5442(_ent (_in))))
				(_port (_int C1 -1 0 5442(_ent (_in))))
				(_port (_int B1 -1 0 5442(_ent (_in))))
				(_port (_int A1 -1 0 5443(_ent (_in))))
				(_port (_int D0 -1 0 5443(_ent (_in))))
				(_port (_int C0 -1 0 5443(_ent (_in))))
				(_port (_int B0 -1 0 5444(_ent (_in))))
				(_port (_int A0 -1 0 5444(_ent (_in))))
				(_port (_int F0 -1 0 5444(_ent (_out))))
				(_port (_int F1 -1 0 5445(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 5448(_ent (_in))))
				(_port (_int C1 -1 0 5448(_ent (_in))))
				(_port (_int B1 -1 0 5448(_ent (_in))))
				(_port (_int A1 -1 0 5449(_ent (_in))))
				(_port (_int D0 -1 0 5449(_ent (_in))))
				(_port (_int C0 -1 0 5449(_ent (_in))))
				(_port (_int B0 -1 0 5450(_ent (_in))))
				(_port (_int A0 -1 0 5450(_ent (_in))))
				(_port (_int F0 -1 0 5450(_ent (_out))))
				(_port (_int F1 -1 0 5451(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int D1 -1 0 5454(_ent (_in))))
				(_port (_int C1 -1 0 5454(_ent (_in))))
				(_port (_int B1 -1 0 5454(_ent (_in))))
				(_port (_int A1 -1 0 5455(_ent (_in))))
				(_port (_int D0 -1 0 5455(_ent (_in))))
				(_port (_int C0 -1 0 5455(_ent (_in))))
				(_port (_int B0 -1 0 5456(_ent (_in))))
				(_port (_int A0 -1 0 5456(_ent (_in))))
				(_port (_int M0 -1 0 5456(_ent (_in))))
				(_port (_int LSR -1 0 5457(_ent (_in))))
				(_port (_int CLK -1 0 5457(_ent (_in))))
				(_port (_int F0 -1 0 5457(_ent (_out))))
				(_port (_int Q0 -1 0 5458(_ent (_out))))
				(_port (_int F1 -1 0 5458(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int D1 -1 0 5461(_ent (_in))))
				(_port (_int C1 -1 0 5461(_ent (_in))))
				(_port (_int D0 -1 0 5461(_ent (_in))))
				(_port (_int C0 -1 0 5462(_ent (_in))))
				(_port (_int B0 -1 0 5462(_ent (_in))))
				(_port (_int A0 -1 0 5462(_ent (_in))))
				(_port (_int F0 -1 0 5463(_ent (_out))))
				(_port (_int F1 -1 0 5463(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int C1 -1 0 5466(_ent (_in))))
				(_port (_int B1 -1 0 5466(_ent (_in))))
				(_port (_int C0 -1 0 5466(_ent (_in))))
				(_port (_int B0 -1 0 5467(_ent (_in))))
				(_port (_int M0 -1 0 5467(_ent (_in))))
				(_port (_int LSR -1 0 5467(_ent (_in))))
				(_port (_int CLK -1 0 5468(_ent (_in))))
				(_port (_int F0 -1 0 5468(_ent (_out))))
				(_port (_int Q0 -1 0 5468(_ent (_out))))
				(_port (_int F1 -1 0 5469(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 5472(_ent (_in))))
				(_port (_int fsmstate1 -1 0 5472(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 5475(_ent (_out))))
				(_port (_int goS -1 0 5475(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5478(_ent (_out))))
				(_port (_int rstS -1 0 5478(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5481(_ent (_out))))
				(_port (_int clkS -1 0 5481(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 5484(_ent (_in))))
				(_port (_int dataout0 -1 0 5484(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 5487(_ent (_in))))
				(_port (_int dataout1 -1 0 5487(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 5490(_ent (_in))))
				(_port (_int dataout2 -1 0 5490(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 5493(_ent (_in))))
				(_port (_int dataout3 -1 0 5493(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 5496(_ent (_in))))
				(_port (_int dataout4 -1 0 5496(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 5499(_ent (_in))))
				(_port (_int dataout5 -1 0 5499(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 5502(_ent (_in))))
				(_port (_int dataout6 -1 0 5502(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 5505(_ent (_in))))
				(_port (_int dataout7 -1 0 5505(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 5508(_ent (_in))))
				(_port (_int dataout8 -1 0 5508(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 5511(_ent (_in))))
				(_port (_int dataout9 -1 0 5511(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 5514(_ent (_in))))
				(_port (_int dataout10 -1 0 5514(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 5517(_ent (_in))))
				(_port (_int dataout11 -1 0 5517(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 5520(_ent (_in))))
				(_port (_int dataout12 -1 0 5520(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 5523(_ent (_in))))
				(_port (_int dataout13 -1 0 5523(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 5526(_ent (_in))))
				(_port (_int dataout14 -1 0 5526(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 5529(_ent (_in))))
				(_port (_int dataout15 -1 0 5529(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5532(_ent (_in))))
				(_port (_int lcdrs -1 0 5532(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 5535(_ent (_in))))
				(_port (_int lcdwr -1 0 5535(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5538(_ent (_in))))
				(_port (_int busyS -1 0 5538(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 5541(_ent (_in))))
				(_port (_int fsmstate0 -1 0 5541(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5544(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 5547(_comp SLICE_0)
		(_port
			((D0)(n1251))
			((C0)(n1252))
			((B0)(n1250))
			((DI0)(n2122))
			((CLK)(clk_c))
			((F0)(n2122))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 5550(_comp SLICE_1)
		(_port
			((D0)(n1248))
			((B0)(n1247))
			((A0)(n1246))
			((DI0)(n2121))
			((CLK)(clk_c))
			((F0)(n2121))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 5553(_comp SLICE_2)
		(_port
			((DI0)(n2124_000_BUF1))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(fsm_state_ns_i_1_N_25))
			((F0)(n2124_000_BUF1))
			((Q0)(n1246))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 5556(_comp SLICE_3)
		(_port
			((D0)(n1248))
			((C0)(n1246))
			((B0)(rst_c))
			((A0)(n1247))
			((DI0)(n4))
			((LSR)(fsm_state_ns_i_1_N_25))
			((CLK)(go_c))
			((F0)(n4))
			((Q0)(n1247))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_5I 0 5559(_comp SLICE_5)
		(_port
			((DI0)(n2124))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(fsm_state_ns_i_1_N_19))
			((F0)(n2124))
			((Q0)(n1250))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 5562(_comp SLICE_6)
		(_port
			((D0)(n1252))
			((C0)(rst_c))
			((B0)(n1250))
			((A0)(n1251))
			((DI0)(n3))
			((LSR)(fsm_state_ns_i_1_N_19))
			((CLK)(go_c))
			((F0)(n3))
			((Q0)(n1251))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_8I 0 5565(_comp SLICE_8)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_5))
			((B1)(rst_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(rst_c))
			((A0)(data_out_c_6))
			((F0)(data_out_c_6))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 5570(_comp SLICE_9)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_12))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_7))
			((F0)(data_out_c_7))
			((F1)(data_out_c_12))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 5575(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(rst_c))
			((B1)(fsm_state_c_1))
			((A1)(data_out_c_4))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_8))
			((B0)(fsm_state_c_1))
			((A0)(rst_c))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 5580(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_9))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 5585(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_2))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_10))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_10))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 5590(_comp SLICE_13)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_1))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_13))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_13))
			((F1)(data_out_c_1))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 5595(_comp SLICE_14)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_0))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_14))
			((F0)(data_out_c_14))
			((F1)(data_out_c_0))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 5600(_comp SLICE_15)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_11))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_15))
			((F0)(data_out_c_15))
			((F1)(data_out_c_11))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 5605(_comp SLICE_16)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(busy_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(lcd_rs_c))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M0)(n3))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(go_c))
			((F0)(lcd_rs_c))
			((Q0)(n1252))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_17I 0 5610(_comp SLICE_17)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(fsm_state_ps_i_0))
			((A0)(lcd_wr_c))
			((F0)(lcd_wr_c))
			((F1)(fsm_state_ns_i_1_N_25))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 5614(_comp SLICE_18)
		(_port
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(fsm_state_c_1))
			((M0)(n4))
			((LSR)(fsm_state_ns_i_1_N_30))
			((CLK)(go_c))
			((F0)(fsm_state_ns_i_1_N_19))
			((Q0)(n1248))
			((F1)(fsm_state_ns_i_1_N_30))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst fsm_state_1_I 0 5619(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst goI 0 5621(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 5623(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 5625(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 5627(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 5629(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 5631(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 5633(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 5635(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 5637(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 5639(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 5641(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 5643(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 5645(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 5647(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 5649(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 5651(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 5653(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 5655(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 5657(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 5659(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 5661(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 5663(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 5665(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst GSR_INST 0 5667(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 5669(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 5671(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n1251 -1 0 5337(_arch(_uni))))
		(_sig (_int n1252 -1 0 5338(_arch(_uni))))
		(_sig (_int n1250 -1 0 5339(_arch(_uni))))
		(_sig (_int n2122 -1 0 5340(_arch(_uni))))
		(_sig (_int clk_c -1 0 5341(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 5342(_arch(_uni))))
		(_sig (_int n1248 -1 0 5343(_arch(_uni))))
		(_sig (_int n1247 -1 0 5344(_arch(_uni))))
		(_sig (_int n1246 -1 0 5345(_arch(_uni))))
		(_sig (_int n2121 -1 0 5346(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 5347(_arch(_uni))))
		(_sig (_int n2124_000_BUF1 -1 0 5348(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_30 -1 0 5349(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_25 -1 0 5350(_arch(_uni))))
		(_sig (_int rst_c -1 0 5351(_arch(_uni))))
		(_sig (_int n4 -1 0 5352(_arch(_uni))))
		(_sig (_int go_c -1 0 5353(_arch(_uni))))
		(_sig (_int n2124 -1 0 5354(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_19 -1 0 5355(_arch(_uni))))
		(_sig (_int n3 -1 0 5356(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 5357(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 5358(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 5359(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 5360(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 5361(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 5362(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 5363(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 5364(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 5365(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 5366(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 5367(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 5368(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 5369(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 5370(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 5371(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 5372(_arch(_uni))))
		(_sig (_int busy_c -1 0 5373(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 5374(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 5375(_arch(_uni))))
		(_sig (_int VCCI -1 0 5376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 5678 (lcd_sender))
	(_version vc6)
	(_time 1463739262677 2016.05.20 12:14:22)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 85d0d28a84d3d392808696ded082808287838080d3)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2525          1463739262974 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739262975 2016.05.20 12:14:22)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code adf8fcfafcfbfabaadacbff7f9abf8abaeaba5aaa9)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2528          1463739331420 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739331421 2016.05.20 12:15:31)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 1347461415454404131c01494715461510151b1417)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1692          1463739412246 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739412247 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cbcd9d9f9c9d9bd8cecf88909fcccfc8cfcd98ccce)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110011001100110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110011001100110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739412280 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739412281 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code eaece8b9eebdbafcececafb0bfecedecbfeceeeced)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463739412296 Structure
(_unit VHDL (lut40001 0 271(structure 0 65))
	(_version vc6)
	(_time 1463739412297 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fafcacabaeacaae9fffbeaa5abf9faf9fbfca9fdff)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2272          1463739412312 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463739412313 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 090e090f545f581e00081b535d0f0e0e0a0e0b0f0c)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 90(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 92(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_sig (_int GATE -1 0 88(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463739412343 Structure
(_unit VHDL (vcc 0 79(structure 0 110))
	(_version vc6)
	(_time 1463739412344 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 282f282c237f7f3f2f2e3b727a2f2e2e2b2e2b2f2e)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 112(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8713          1463739412358 Structure
(_unit VHDL (slice_1 0 122(structure 0 161))
	(_version vc6)
	(_time 1463739412359 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 383f3d3d636f652e6e3a2d613f3b393f3b3e6b3e31)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412356)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 181(_ent (_in))))
				(_port (_int B -5 0 181(_ent (_in))))
				(_port (_int C -5 0 181(_ent (_in))))
				(_port (_int D -5 0 181(_ent (_in))))
				(_port (_int Z -5 0 182(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 185(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 188(_ent (_in))))
				(_port (_int B -5 0 188(_ent (_in))))
				(_port (_int C -5 0 188(_ent (_in))))
				(_port (_int D -5 0 188(_ent (_in))))
				(_port (_int Z -5 0 189(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 192(_ent (_in))))
				(_port (_int D1 -5 0 192(_ent (_in))))
				(_port (_int SD -5 0 192(_ent (_in))))
				(_port (_int SP -5 0 193(_ent (_in))))
				(_port (_int CK -5 0 193(_ent (_in))))
				(_port (_int LSR -5 0 193(_ent (_in))))
				(_port (_int Q -5 0 194(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 197(_ent (_out))))
			)
		)
	)
	(_inst i5_2_lut 0 200(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 202(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i860_1_lut 0 204(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst i742 0 206(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 209(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst i745 0 211(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 216
		(_object
			(_prcs
				(line__218(_arch 0 0 218(_procedure_call (_trgt(10))(_sens(0)))))
				(line__219(_arch 1 0 219(_procedure_call (_trgt(11))(_sens(1)))))
				(line__220(_arch 2 0 220(_procedure_call (_trgt(12))(_sens(2)))))
				(line__221(_arch 3 0 221(_procedure_call (_trgt(13))(_sens(3)))))
				(line__222(_arch 4 0 222(_procedure_call (_trgt(15))(_sens(4)))))
				(line__223(_arch 5 0 223(_procedure_call (_trgt(17))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 227
		(_object
			(_prcs
				(line__229(_arch 6 0 229(_procedure_call (_trgt(14))(_sens(13)))))
				(line__230(_arch 7 0 230(_procedure_call (_trgt(16))(_sens(15)))))
				(line__231(_arch 8 0 231(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 125 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 126 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 127 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 128(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 128(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_B1 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 140(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 144 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 150 \0 ns\ (_ent((ns 0)))))
		(_port (_int B1 -5 0 152(_ent(_in))))
		(_port (_int A1 -5 0 152(_ent(_in))))
		(_port (_int A0 -5 0 152(_ent(_in))))
		(_port (_int DI1 -5 0 153(_ent(_in))))
		(_port (_int DI0 -5 0 153(_ent(_in))))
		(_port (_int CLK -5 0 153(_ent(_in))))
		(_port (_int F0 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 155(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -5 0 164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 167(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 168(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 169(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 170(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 171(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 172(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 173(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 174(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 175(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 176(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 178(_arch(_uni))))
		(_sig (_int VCCI -5 0 179(_arch(_uni))))
		(_var (_int F0_zd -5 0 236(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 237(_prcs 0)))
		(_var (_int Q0_zd -5 0 238(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 239(_prcs 0)))
		(_var (_int F1_zd -5 0 240(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 241(_prcs 0)))
		(_var (_int Q1_zd -5 0 242(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 243(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 245(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 246(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 247(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 248(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 249(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 234(_prcs (_simple)(_trgt(6)(7)(8)(9))(_sens(10)(11)(12)(14)(16)(18)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1704          1463739412390 Structure
(_unit VHDL (lut40002 0 465(structure 0 361))
	(_version vc6)
	(_time 1463739412391 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 575102555501074452564708065457545551045052)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 363(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739412405 Structure
(_unit VHDL (lut40003 0 374(structure 0 382))
	(_version vc6)
	(_time 1463739412406 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 676132666531377462667738366467646461346062)
	(_ent
		(_time 1463739412403)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 384(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5681          1463739412419 Structure
(_unit VHDL (slice_3 0 395(structure 0 429))
	(_version vc6)
	(_time 1463739412420 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7671737723212b607d74632f71757571757025707f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412409)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 444(_ent (_in))))
				(_port (_int B -4 0 444(_ent (_in))))
				(_port (_int C -4 0 444(_ent (_in))))
				(_port (_int D -4 0 444(_ent (_in))))
				(_port (_int Z -4 0 445(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 448(_ent (_in))))
				(_port (_int B -4 0 448(_ent (_in))))
				(_port (_int C -4 0 448(_ent (_in))))
				(_port (_int D -4 0 448(_ent (_in))))
				(_port (_int Z -4 0 449(_ent (_out))))
			)
		)
	)
	(_inst i989_2_lut_3_lut_4_lut 0 452(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i985_2_lut_3_lut_4_lut 0 454(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 458
		(_object
			(_prcs
				(line__460(_arch 0 0 460(_procedure_call (_trgt(10))(_sens(0)))))
				(line__461(_arch 1 0 461(_procedure_call (_trgt(11))(_sens(1)))))
				(line__462(_arch 2 0 462(_procedure_call (_trgt(12))(_sens(2)))))
				(line__463(_arch 3 0 463(_procedure_call (_trgt(13))(_sens(3)))))
				(line__464(_arch 4 0 464(_procedure_call (_trgt(14))(_sens(4)))))
				(line__465(_arch 5 0 465(_procedure_call (_trgt(15))(_sens(5)))))
				(line__466(_arch 6 0 466(_procedure_call (_trgt(16))(_sens(6)))))
				(line__467(_arch 7 0 467(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 398 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 399 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 400 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 401(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 401(_ent(_string \"SLICE_3"\))))
		(_gen (_int tipd_D1 -3 0 403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 408(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 409(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 410(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 413(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 414(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 415(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 416(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 417(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 418(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 420(_ent(_in))))
		(_port (_int C1 -4 0 420(_ent(_in))))
		(_port (_int B1 -4 0 420(_ent(_in))))
		(_port (_int A1 -4 0 421(_ent(_in))))
		(_port (_int D0 -4 0 421(_ent(_in))))
		(_port (_int C0 -4 0 421(_ent(_in))))
		(_port (_int B0 -4 0 422(_ent(_in))))
		(_port (_int A0 -4 0 422(_ent(_in))))
		(_port (_int F0 -4 0 422(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 423(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 433(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 434(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 435(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 436(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 437(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 438(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 439(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 440(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 441(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 472(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 473(_prcs 0)))
		(_var (_int F1_zd -4 0 474(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 475(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 470(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5681          1463739412497 Structure
(_unit VHDL (slice_4 0 530(structure 0 564))
	(_version vc6)
	(_time 1463739412498 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c4c3c191939399d2cfc6d19dc3c7c0c3c7c297c2cd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412481)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 579(_ent (_in))))
				(_port (_int B -4 0 579(_ent (_in))))
				(_port (_int C -4 0 579(_ent (_in))))
				(_port (_int D -4 0 579(_ent (_in))))
				(_port (_int Z -4 0 580(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 583(_ent (_in))))
				(_port (_int B -4 0 583(_ent (_in))))
				(_port (_int C -4 0 583(_ent (_in))))
				(_port (_int D -4 0 583(_ent (_in))))
				(_port (_int Z -4 0 584(_ent (_out))))
			)
		)
	)
	(_inst i988_2_lut_3_lut_4_lut 0 587(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i990_2_lut_3_lut_4_lut 0 589(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 593
		(_object
			(_prcs
				(line__595(_arch 0 0 595(_procedure_call (_trgt(10))(_sens(0)))))
				(line__596(_arch 1 0 596(_procedure_call (_trgt(11))(_sens(1)))))
				(line__597(_arch 2 0 597(_procedure_call (_trgt(12))(_sens(2)))))
				(line__598(_arch 3 0 598(_procedure_call (_trgt(13))(_sens(3)))))
				(line__599(_arch 4 0 599(_procedure_call (_trgt(14))(_sens(4)))))
				(line__600(_arch 5 0 600(_procedure_call (_trgt(15))(_sens(5)))))
				(line__601(_arch 6 0 601(_procedure_call (_trgt(16))(_sens(6)))))
				(line__602(_arch 7 0 602(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 533 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 534 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 535 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 536(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 536(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_D1 -3 0 538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 551(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 552(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 553(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 555(_ent(_in))))
		(_port (_int C1 -4 0 555(_ent(_in))))
		(_port (_int B1 -4 0 555(_ent(_in))))
		(_port (_int A1 -4 0 556(_ent(_in))))
		(_port (_int D0 -4 0 556(_ent(_in))))
		(_port (_int C0 -4 0 556(_ent(_in))))
		(_port (_int B0 -4 0 557(_ent(_in))))
		(_port (_int A0 -4 0 557(_ent(_in))))
		(_port (_int F0 -4 0 557(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 558(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 567(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 568(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 570(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 571(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 572(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 573(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 574(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 575(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 576(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 607(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 608(_prcs 0)))
		(_var (_int F1_zd -4 0 609(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 610(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 605(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463739412530 Structure
(_unit VHDL (lut40004 0 704(structure 0 673))
	(_version vc6)
	(_time 1463739412531 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e4e2b1b6e5b2b4f7e1e5f4bbb5e7e4e7e0e2b7e3e1)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 675(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739412546 Structure
(_unit VHDL (lut40005 0 686(structure 0 694))
	(_version vc6)
	(_time 1463739412547 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3f5a6a2f5a5a3e0f6f2e3aca2f0f3f0f6f5a0f4f6)
	(_ent
		(_time 1463739412544)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 696(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1911          1463739412622 Structure
(_unit VHDL (vmuxregsre0006 0 707(structure 0 716))
	(_version vc6)
	(_time 1463739412623 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41464043141710564845531b154746464246434744)
	(_ent
		(_time 1463739412606)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 718(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 708(_ent(_in))))
		(_port (_int D1 -1 0 708(_ent(_in))))
		(_port (_int SD -1 0 708(_ent(_in))))
		(_port (_int SP -1 0 709(_ent(_in))))
		(_port (_int CK -1 0 709(_ent(_in))))
		(_port (_int LSR -1 0 709(_ent(_in))))
		(_port (_int Q -1 0 710(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10344         1463739412668 Structure
(_unit VHDL (slice_5 0 729(structure 0 779))
	(_version vc6)
	(_time 1463739412669 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7077747123272d667377757d362f247773762376797673)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412653)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 810(_ent (_in))))
				(_port (_int B -5 0 810(_ent (_in))))
				(_port (_int C -5 0 810(_ent (_in))))
				(_port (_int D -5 0 810(_ent (_in))))
				(_port (_int Z -5 0 811(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 814(_ent (_in))))
				(_port (_int B -5 0 814(_ent (_in))))
				(_port (_int C -5 0 814(_ent (_in))))
				(_port (_int D -5 0 814(_ent (_in))))
				(_port (_int Z -5 0 815(_ent (_out))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_int D0 -5 0 818(_ent (_in))))
				(_port (_int D1 -5 0 818(_ent (_in))))
				(_port (_int SD -5 0 818(_ent (_in))))
				(_port (_int SP -5 0 819(_ent (_in))))
				(_port (_int CK -5 0 819(_ent (_in))))
				(_port (_int LSR -5 0 819(_ent (_in))))
				(_port (_int Q -5 0 820(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 807(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 804(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_4_lut 0 823(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i977_2_lut_3_lut_4_lut 0 825(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i1 0 827(_comp vmuxregsre0006)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_inst DRIVEVCC 0 830(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 832(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 834(_comp vmuxregsre0006)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_block WireDelay 0 839
		(_object
			(_prcs
				(line__841(_arch 0 0 841(_procedure_call (_trgt(15))(_sens(0)))))
				(line__842(_arch 1 0 842(_procedure_call (_trgt(16))(_sens(1)))))
				(line__843(_arch 2 0 843(_procedure_call (_trgt(17))(_sens(2)))))
				(line__844(_arch 3 0 844(_procedure_call (_trgt(18))(_sens(3)))))
				(line__845(_arch 4 0 845(_procedure_call (_trgt(19))(_sens(4)))))
				(line__846(_arch 5 0 846(_procedure_call (_trgt(20))(_sens(5)))))
				(line__847(_arch 6 0 847(_procedure_call (_trgt(21))(_sens(6)))))
				(line__848(_arch 7 0 848(_procedure_call (_trgt(22))(_sens(7)))))
				(line__849(_arch 8 0 849(_procedure_call (_trgt(23))(_sens(8)))))
				(line__850(_arch 9 0 850(_procedure_call (_trgt(25))(_sens(9)))))
				(line__851(_arch 10 0 851(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 855
		(_object
			(_prcs
				(line__857(_arch 11 0 857(_procedure_call (_trgt(24))(_sens(23)))))
				(line__858(_arch 12 0 858(_procedure_call (_trgt(26))(_sens(25)))))
				(line__859(_arch 13 0 859(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 732 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 733 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 734 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 735(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 735(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 737(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 738(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 739(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 740(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 741(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 742(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 743(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 744(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 746(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 747(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 748(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 749(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 758 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 759 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 760 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 761 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 762 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 763 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 764 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 767 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 769(_ent(_in))))
		(_port (_int C1 -5 0 769(_ent(_in))))
		(_port (_int B1 -5 0 769(_ent(_in))))
		(_port (_int A1 -5 0 770(_ent(_in))))
		(_port (_int D0 -5 0 770(_ent(_in))))
		(_port (_int C0 -5 0 770(_ent(_in))))
		(_port (_int B0 -5 0 771(_ent(_in))))
		(_port (_int A0 -5 0 771(_ent(_in))))
		(_port (_int M1 -5 0 771(_ent(_in))))
		(_port (_int M0 -5 0 772(_ent(_in))))
		(_port (_int CLK -5 0 772(_ent(_in))))
		(_port (_int F0 -5 0 772(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 773(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 773(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 773(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 783(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 785(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 786(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 789(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 794(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 796(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 797(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 798(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 799(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 801(_arch(_uni))))
		(_sig (_int GNDI -5 0 802(_arch(_uni))))
		(_var (_int F0_zd -5 0 864(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 865(_prcs 0)))
		(_var (_int Q0_zd -5 0 866(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 867(_prcs 0)))
		(_var (_int F1_zd -5 0 868(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 869(_prcs 0)))
		(_var (_int Q1_zd -5 0 870(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 871(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 873(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 874(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 875(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 876(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 877(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 878(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 862(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1712          1463739412731 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1004))
	(_version vc6)
	(_time 1463739412732 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aea8faf8fef8febdabafbef1ffadaeada9a8fda9ab)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1006(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739412748 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1025))
	(_version vc6)
	(_time 1463739412749 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beb8eaebeee8eeadbbbfaee1efbdbebdb6b8edb9bb)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1027(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739412762 Structure
(_unit VHDL (slice_6 0 1038(structure 0 1072))
	(_version vc6)
	(_time 1463739412763 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cec9ca9bc89993d8c5ccdb97c9cdc8c9cdc89dc8c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412752)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1087(_ent (_in))))
				(_port (_int B -4 0 1087(_ent (_in))))
				(_port (_int C -4 0 1087(_ent (_in))))
				(_port (_int D -4 0 1087(_ent (_in))))
				(_port (_int Z -4 0 1088(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1091(_ent (_in))))
				(_port (_int B -4 0 1091(_ent (_in))))
				(_port (_int C -4 0 1091(_ent (_in))))
				(_port (_int D -4 0 1091(_ent (_in))))
				(_port (_int Z -4 0 1092(_ent (_out))))
			)
		)
	)
	(_inst i987_2_lut_3_lut_4_lut 0 1095(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i984_2_lut_3_lut_4_lut 0 1097(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1101
		(_object
			(_prcs
				(line__1103(_arch 0 0 1103(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1104(_arch 1 0 1104(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1105(_arch 2 0 1105(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1106(_arch 3 0 1106(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1107(_arch 4 0 1107(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1108(_arch 5 0 1108(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1109(_arch 6 0 1109(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1110(_arch 7 0 1110(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1075(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1078(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1079(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1081(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1082(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1083(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1084(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1115(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1116(_prcs 0)))
		(_var (_int F1_zd -4 0 1117(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1118(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1113(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739412793 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1181))
	(_version vc6)
	(_time 1463739412794 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code edebb9bfbcbbbdfee8ecfdb2bceeedeee4ebbeeae8)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1183(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739412799 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1228))
	(_version vc6)
	(_time 1463739412800 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code edeae9beeabab0fbe6eff8b4eaeeeaeaeeebbeebe4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412797)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1243(_ent (_in))))
				(_port (_int B -4 0 1243(_ent (_in))))
				(_port (_int C -4 0 1243(_ent (_in))))
				(_port (_int D -4 0 1243(_ent (_in))))
				(_port (_int Z -4 0 1244(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1247(_ent (_in))))
				(_port (_int B -4 0 1247(_ent (_in))))
				(_port (_int C -4 0 1247(_ent (_in))))
				(_port (_int D -4 0 1247(_ent (_in))))
				(_port (_int Z -4 0 1248(_ent (_out))))
			)
		)
	)
	(_inst i986_2_lut_3_lut_4_lut 0 1251(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i983_2_lut_3_lut_4_lut 0 1253(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1257
		(_object
			(_prcs
				(line__1259(_arch 0 0 1259(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1260(_arch 1 0 1260(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1261(_arch 2 0 1261(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1262(_arch 3 0 1262(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1263(_arch 4 0 1263(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1264(_arch 5 0 1264(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1265(_arch 6 0 1265(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1266(_arch 7 0 1266(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1234(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1236(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1238(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1240(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1271(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1272(_prcs 0)))
		(_var (_int F1_zd -4 0 1273(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1274(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1269(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739412826 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1337))
	(_version vc6)
	(_time 1463739412827 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c0a570b5a5a5c1f090d1c535d0f0d0f0c0a5f0b09)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1339(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739412832 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1358))
	(_version vc6)
	(_time 1463739412833 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c0a570b5a5a5c1f090d1c535d0f0d0f0d0a5f0b09)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1360(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5762          1463739412842 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1405))
	(_version vc6)
	(_time 1463739412843 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c1b171b1c4b410a171e09451b1f141b1f1a4f1a15)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 1420(_ent (_in))))
				(_port (_int B -4 0 1420(_ent (_in))))
				(_port (_int C -4 0 1420(_ent (_in))))
				(_port (_int D -4 0 1420(_ent (_in))))
				(_port (_int Z -4 0 1421(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -4 0 1424(_ent (_in))))
				(_port (_int B -4 0 1424(_ent (_in))))
				(_port (_int C -4 0 1424(_ent (_in))))
				(_port (_int D -4 0 1424(_ent (_in))))
				(_port (_int Z -4 0 1425(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 1428(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i982_2_lut_3_lut_4_lut 0 1430(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_block WireDelay 0 1434
		(_object
			(_prcs
				(line__1436(_arch 0 0 1436(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1437(_arch 1 0 1437(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1438(_arch 2 0 1438(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1439(_arch 3 0 1439(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1440(_arch 4 0 1440(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1441(_arch 5 0 1441(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1442(_arch 6 0 1442(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1443(_arch 7 0 1443(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1408(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1409(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1410(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1411(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1412(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1413(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1414(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1415(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1416(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1417(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1448(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1449(_prcs 0)))
		(_var (_int F1_zd -4 0 1450(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1451(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1446(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5762          1463739412871 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1540))
	(_version vc6)
	(_time 1463739412872 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3b3c303e3a6c662d30392e623c38323c383d683d32)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1559(_ent (_in))))
				(_port (_int B -4 0 1559(_ent (_in))))
				(_port (_int C -4 0 1559(_ent (_in))))
				(_port (_int D -4 0 1559(_ent (_in))))
				(_port (_int Z -4 0 1560(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 1555(_ent (_in))))
				(_port (_int B -4 0 1555(_ent (_in))))
				(_port (_int C -4 0 1555(_ent (_in))))
				(_port (_int D -4 0 1555(_ent (_in))))
				(_port (_int Z -4 0 1556(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_1 0 1563(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i981_2_lut_3_lut_4_lut 0 1565(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 1569
		(_object
			(_prcs
				(line__1571(_arch 0 0 1571(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1572(_arch 1 0 1572(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1573(_arch 2 0 1573(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1574(_arch 3 0 1574(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1575(_arch 4 0 1575(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1576(_arch 5 0 1576(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1577(_arch 6 0 1577(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1578(_arch 7 0 1578(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1545(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1546(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1548(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1549(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1550(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1551(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1552(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1583(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1584(_prcs 0)))
		(_var (_int F1_zd -4 0 1585(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1586(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1581(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5758          1463739412934 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1675))
	(_version vc6)
	(_time 1463739412935 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 797e7278232e246f727b6c207e7a787a797e7a7f2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468279)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 1690(_ent (_in))))
				(_port (_int B -4 0 1690(_ent (_in))))
				(_port (_int C -4 0 1690(_ent (_in))))
				(_port (_int D -4 0 1690(_ent (_in))))
				(_port (_int Z -4 0 1691(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 1694(_ent (_in))))
				(_port (_int B -4 0 1694(_ent (_in))))
				(_port (_int C -4 0 1694(_ent (_in))))
				(_port (_int D -4 0 1694(_ent (_in))))
				(_port (_int Z -4 0 1695(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 1698(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i980_2_lut_3_lut_4_lut 0 1700(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 1704
		(_object
			(_prcs
				(line__1706(_arch 0 0 1706(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1707(_arch 1 0 1707(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1708(_arch 2 0 1708(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1709(_arch 3 0 1709(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1710(_arch 4 0 1710(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1711(_arch 5 0 1711(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1712(_arch 6 0 1712(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1713(_arch 7 0 1713(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1678(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1679(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1680(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1681(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1682(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1683(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1685(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1686(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1687(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1718(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1719(_prcs 0)))
		(_var (_int F1_zd -4 0 1720(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1721(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1716(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5760          1463739412980 Structure
(_unit VHDL (slice_11 0 1980(structure 0 1810))
	(_version vc6)
	(_time 1463739412981 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8afa3fff3fff5bea3aabdf1afaba9aba9afabaefb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1829(_ent (_in))))
				(_port (_int B -4 0 1829(_ent (_in))))
				(_port (_int C -4 0 1829(_ent (_in))))
				(_port (_int D -4 0 1829(_ent (_in))))
				(_port (_int Z -4 0 1830(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1825(_ent (_in))))
				(_port (_int B -4 0 1825(_ent (_in))))
				(_port (_int C -4 0 1825(_ent (_in))))
				(_port (_int D -4 0 1825(_ent (_in))))
				(_port (_int Z -4 0 1826(_ent (_out))))
			)
		)
	)
	(_inst i991_2_lut_3_lut_4_lut 0 1833(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i979_2_lut_3_lut_4_lut 0 1835(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1839
		(_object
			(_prcs
				(line__1841(_arch 0 0 1841(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1842(_arch 1 0 1842(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1843(_arch 2 0 1843(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1844(_arch 3 0 1844(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1845(_arch 4 0 1845(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1846(_arch 5 0 1846(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1847(_arch 6 0 1847(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1848(_arch 7 0 1848(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1813(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1814(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1815(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1817(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1818(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1819(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1820(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1821(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1822(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1853(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1854(_prcs 0)))
		(_var (_int F1_zd -4 0 1855(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1851(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739412998 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1919))
	(_version vc6)
	(_time 1463739412999 2016.05.20 12:16:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b8bee3edb5eee8abbdb9a8e7e9bbb9bbbabeebbfbd)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1921(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739413014 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1940))
	(_version vc6)
	(_time 1463739413015 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c7c19c93c59197d4c2c6d79896c4c6c4c4c194c0c2)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1942(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110000011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110000011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739413027 Structure
(_unit VHDL (slice_12 0 2115(structure 0 1987))
	(_version vc6)
	(_time 1463739413028 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d7d0dc8583808ac1dcd5c28ed0d4d6d4d5d0d4d184)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40012
			(_object
				(_port (_int A -4 0 2002(_ent (_in))))
				(_port (_int B -4 0 2002(_ent (_in))))
				(_port (_int C -4 0 2002(_ent (_in))))
				(_port (_int D -4 0 2002(_ent (_in))))
				(_port (_int Z -4 0 2003(_ent (_out))))
			)
		)
		(lut40013
			(_object
				(_port (_int A -4 0 2006(_ent (_in))))
				(_port (_int B -4 0 2006(_ent (_in))))
				(_port (_int C -4 0 2006(_ent (_in))))
				(_port (_int D -4 0 2006(_ent (_in))))
				(_port (_int Z -4 0 2007(_ent (_out))))
			)
		)
	)
	(_inst i992_2_lut_3_lut_4_lut 0 2010(_comp lut40012)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_inst i978_2_lut_3_lut_4_lut 0 2012(_comp lut40013)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_block WireDelay 0 2016
		(_object
			(_prcs
				(line__2018(_arch 0 0 2018(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2019(_arch 1 0 2019(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2020(_arch 2 0 2020(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2021(_arch 3 0 2021(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2022(_arch 4 0 2022(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2023(_arch 5 0 2023(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2024(_arch 6 0 2024(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2025(_arch 7 0 2025(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1990(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1991(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1992(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1993(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1994(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1995(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1996(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1997(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1998(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1999(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2030(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2031(_prcs 0)))
		(_var (_int F1_zd -4 0 2032(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2033(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2028(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 986           1463739413060 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 2095))
	(_version vc6)
	(_time 1463739413061 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f6f1f6a6a6a4a0e0fef0b0aca5f1f3f0f0f1fef0a0)
	(_ent
		(_time 1463739413058)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2097(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463739413136 Structure
(_unit VHDL (gob 0 3536(structure 0 2127))
	(_version vc6)
	(_time 1463739413137 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 44424a46161312524643021e174243421242464243)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2134(_ent (_out))))
				(_port (_int PAD -5 0 2134(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2137(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2141
		(_object
			(_prcs
				(line__2143(_arch 0 0 2143(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2130(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2147(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2148(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2150(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2151(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2146(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739413154 Structure
(_unit VHDL (rstb 0 3620(structure 0 2211))
	(_version vc6)
	(_time 1463739413155 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 54535f56530204425352460f065350525653565357)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2218(_ent (_out))))
				(_port (_int PAD -5 0 2218(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2221(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2225
		(_object
			(_prcs
				(line__2227(_arch 0 0 2227(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2214(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2215(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2231(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2232(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2234(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2235(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2230(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739413170 Structure
(_unit VHDL (clkb 0 3704(structure 0 2295))
	(_version vc6)
	(_time 1463739413171 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 636569633334657564647039616531656165606530)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2302(_ent (_out))))
				(_port (_int PAD -5 0 2302(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2305(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2309
		(_object
			(_prcs
				(line__2311(_arch 0 0 2311(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2298(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2315(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2316(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2318(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2319(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2314(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1112          1463739413185 Structure
(_unit VHDL (xo2iobuf0014 0 2359(structure 0 2366))
	(_version vc6)
	(_time 1463739413186 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 73747272262125657b753529207476757570737073)
	(_ent
		(_time 1463739413183)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2368(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 2360(_ent(_in))))
		(_port (_int T -1 0 2360(_ent(_in))))
		(_port (_int PAD -1 0 2360(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463739413261 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2395))
	(_version vc6)
	(_time 1463739413262 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c1c7cc94c19791d7c4c2879bc6c6c4c6c5c497c2c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2406(_ent (_in))))
				(_port (_int T -4 0 2406(_ent (_in))))
				(_port (_int PAD -4 0 2406(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2403(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2409(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2411(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2415
		(_object
			(_prcs
				(line__2417(_arch 0 0 2417(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2398(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2399(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2401(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2421(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2422(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2420(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413294 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2468))
	(_version vc6)
	(_time 1463739413307 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f0f6fda0f1a6a0e6f5f3b6aaf7f7f5f7f4f5a6f3f1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2479(_ent (_in))))
				(_port (_int T -4 0 2479(_ent (_in))))
				(_port (_int PAD -4 0 2479(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2476(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2482(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2484(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2488
		(_object
			(_prcs
				(line__2490(_arch 0 0 2490(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2471(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2472(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2474(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2494(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2495(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2493(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413339 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2541))
	(_version vc6)
	(_time 1463739413340 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f095a0958595f190a0c495508080a080b0a590c0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2552(_ent (_in))))
				(_port (_int T -4 0 2552(_ent (_in))))
				(_port (_int PAD -4 0 2552(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2549(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2555(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2557(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2561
		(_object
			(_prcs
				(line__2563(_arch 0 0 2563(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2545(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2547(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2567(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2568(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2566(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413388 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2614))
	(_version vc6)
	(_time 1463739413389 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3e386b3b6a686e283b3d786439393b393a3b683d3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2625(_ent (_in))))
				(_port (_int T -4 0 2625(_ent (_in))))
				(_port (_int PAD -4 0 2625(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2622(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2628(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2630(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2634
		(_object
			(_prcs
				(line__2636(_arch 0 0 2636(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2617(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2618(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2620(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2640(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2641(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2639(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413433 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2687))
	(_version vc6)
	(_time 1463739413434 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c6a396c3e3a3c7a696f2a366b6b696b68693a6f68)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2698(_ent (_in))))
				(_port (_int T -4 0 2698(_ent (_in))))
				(_port (_int PAD -4 0 2698(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2695(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2701(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2703(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2707
		(_object
			(_prcs
				(line__2709(_arch 0 0 2709(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2690(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2691(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2693(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2713(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2714(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2712(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413450 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2760))
	(_version vc6)
	(_time 1463739413451 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7c7a297d2e2a2c6a797f3a267b7b797b78792a7f79)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2771(_ent (_in))))
				(_port (_int T -4 0 2771(_ent (_in))))
				(_port (_int PAD -4 0 2771(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2768(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2774(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2776(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2780
		(_object
			(_prcs
				(line__2782(_arch 0 0 2782(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2763(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2764(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2766(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2786(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2785(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413466 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2833))
	(_version vc6)
	(_time 1463739413467 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8c8ad982dedadc9a898fcad68b8b898b8889da8f8a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2844(_ent (_in))))
				(_port (_int T -4 0 2844(_ent (_in))))
				(_port (_int PAD -4 0 2844(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2841(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2847(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2849(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2853
		(_object
			(_prcs
				(line__2855(_arch 0 0 2855(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2836(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2837(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2839(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2859(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2860(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2858(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413482 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2906))
	(_version vc6)
	(_time 1463739413483 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b9dce94c8cdcb8d9e98ddc19c9c9e9c9f9ecd989c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2917(_ent (_in))))
				(_port (_int T -4 0 2917(_ent (_in))))
				(_port (_int PAD -4 0 2917(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2914(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2920(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2922(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2926
		(_object
			(_prcs
				(line__2928(_arch 0 0 2928(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2909(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2910(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2912(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2932(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2933(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2931(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413510 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 2979))
	(_version vc6)
	(_time 1463739413511 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code babcefeeeaeceaacbfb9fce0bdbdbfbdbebfecb9b2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 2990(_ent (_in))))
				(_port (_int T -4 0 2990(_ent (_in))))
				(_port (_int PAD -4 0 2990(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2987(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 2993(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 2995(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2999
		(_object
			(_prcs
				(line__3001(_arch 0 0 3001(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2982(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 2983(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2985(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 3005(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 3006(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3004(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739413528 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3052))
	(_version vc6)
	(_time 1463739413529 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cacc9f9f9a9c9adccfc98c90cdcdcfcdcecf9cc9c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3063(_ent (_in))))
				(_port (_int T -4 0 3063(_ent (_in))))
				(_port (_int PAD -4 0 3063(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3060(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3066(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3068(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3072
		(_object
			(_prcs
				(line__3074(_arch 0 0 3074(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3055(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3056(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3058(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3078(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3079(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3077(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413544 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3125))
	(_version vc6)
	(_time 1463739413545 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dadc8f888a8c8accdfd99c80dddddfdddedf8cd9db)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3136(_ent (_in))))
				(_port (_int T -4 0 3136(_ent (_in))))
				(_port (_int PAD -4 0 3136(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3133(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3139(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3141(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3145
		(_object
			(_prcs
				(line__3147(_arch 0 0 3147(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3128(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3129(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3131(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3151(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3152(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3150(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413575 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3198))
	(_version vc6)
	(_time 1463739413576 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f9ffaca9f1afa9effcfabfa3fefefcfefdfcaffaf8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3209(_ent (_in))))
				(_port (_int T -4 0 3209(_ent (_in))))
				(_port (_int PAD -4 0 3209(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3206(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3212(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3214(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3218
		(_object
			(_prcs
				(line__3220(_arch 0 0 3220(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3202(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3204(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3224(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3225(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3223(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413589 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3271))
	(_version vc6)
	(_time 1463739413590 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 080e5e0e015e581e0d0b4e520f0f0d0f0c0d5e0b09)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3282(_ent (_in))))
				(_port (_int T -4 0 3282(_ent (_in))))
				(_port (_int PAD -4 0 3282(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3279(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3285(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3287(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3291
		(_object
			(_prcs
				(line__3293(_arch 0 0 3293(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3274(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3275(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3277(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3297(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3298(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3296(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413595 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3344))
	(_version vc6)
	(_time 1463739413603 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 181e4e1f114e480e1d1b5e421f1f1d1f1c1d4e1b19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3355(_ent (_in))))
				(_port (_int T -4 0 3355(_ent (_in))))
				(_port (_int PAD -4 0 3355(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3352(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3358(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3360(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3364
		(_object
			(_prcs
				(line__3366(_arch 0 0 3366(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3347(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3348(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3350(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 3370(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 3371(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3369(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413638 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 3417))
	(_version vc6)
	(_time 1463739413639 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 37316132316167213234716d303032303332613436)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3428(_ent (_in))))
				(_port (_int T -4 0 3428(_ent (_in))))
				(_port (_int PAD -4 0 3428(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3425(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 3431(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3433(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3437
		(_object
			(_prcs
				(line__3439(_arch 0 0 3439(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3420(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 3421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3423(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 3443(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 3444(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3442(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739413669 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 3490))
	(_version vc6)
	(_time 1463739413681 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 66603066613036706365203c616163616263306567)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3501(_ent (_in))))
				(_port (_int T -4 0 3501(_ent (_in))))
				(_port (_int PAD -4 0 3501(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3498(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 3504(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3506(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3510
		(_object
			(_prcs
				(line__3512(_arch 0 0 3512(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3493(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 3494(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3496(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 3516(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 3517(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3515(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739413686 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 3563))
	(_version vc6)
	(_time 1463739413687 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 66606766633136733467743d346064603560656062)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3574(_ent (_in))))
				(_port (_int T -4 0 3574(_ent (_in))))
				(_port (_int PAD -4 0 3574(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3571(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3577(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3579(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3583
		(_object
			(_prcs
				(line__3585(_arch 0 0 3585(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3566(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3567(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3569(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3589(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3590(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3588(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739413716 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 3636))
	(_version vc6)
	(_time 1463739413717 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8583848b83d2d590d78492ded6838783d683868381)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3647(_ent (_in))))
				(_port (_int T -4 0 3647(_ent (_in))))
				(_port (_int PAD -4 0 3647(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3644(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 3650(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3652(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3656
		(_object
			(_prcs
				(line__3658(_arch 0 0 3658(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 3640(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3642(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 3662(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 3663(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3661(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463739413729 Structure
(_unit VHDL (busyb 0 5102(structure 0 3709))
	(_version vc6)
	(_time 1463739413730 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9593c59b95c3c282989587cfc692909296929c9397)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3720(_ent (_in))))
				(_port (_int T -4 0 3720(_ent (_in))))
				(_port (_int PAD -4 0 3720(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3717(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 3723(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3725(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3729
		(_object
			(_prcs
				(line__3731(_arch 0 0 3731(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3712(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 3713(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3715(_arch(_uni))))
		(_var (_int busyS_zd -4 0 3735(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 3736(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3734(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739413735 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 3782))
	(_version vc6)
	(_time 1463739413736 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9593c19b93c29580c79486cec093949291939090c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3793(_ent (_in))))
				(_port (_int T -4 0 3793(_ent (_in))))
				(_port (_int PAD -4 0 3793(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3790(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 3796(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3798(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3802
		(_object
			(_prcs
				(line__3804(_arch 0 0 3804(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3785(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 3786(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3788(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 3808(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 3809(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3807(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739413776 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3855))
	(_version vc6)
	(_time 1463739413777 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c4c29090c393c4d196c5d79f91c2c5c3c0c2c1c192)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0014
			(_object
				(_port (_int I -4 0 3866(_ent (_in))))
				(_port (_int T -4 0 3866(_ent (_in))))
				(_port (_int PAD -4 0 3866(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3863(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3869(_comp xo2iobuf0014)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0014)
		)
	)
	(_inst DRIVEGND 0 3871(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3875
		(_object
			(_prcs
				(line__3877(_arch 0 0 3877(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3859(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3861(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3881(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3882(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3880(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739413782 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3918))
	(_version vc6)
	(_time 1463739413783 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c4c29190c39292d7c0c1809ec3c2c0c2c1c2c3c3c7)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3921(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3923(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3919(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739413794 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3949))
	(_version vc6)
	(_time 1463739413795 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d3d58680d38585c686d1ca89d7d4d0d4d7d5d1d5d4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3955(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3958(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3962
		(_object
			(_prcs
				(line__3964(_arch 0 0 3964(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3952(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3967(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 20120         1463739413838 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 3999))
	(_version vc6)
	(_time 1463739413839 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 02040204035552175404030c1758060406040705000451)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_1
			(_object
				(_port (_int B1 -1 0 4031(_ent (_in))))
				(_port (_int A1 -1 0 4031(_ent (_in))))
				(_port (_int A0 -1 0 4031(_ent (_in))))
				(_port (_int DI1 -1 0 4032(_ent (_in))))
				(_port (_int DI0 -1 0 4032(_ent (_in))))
				(_port (_int CLK -1 0 4032(_ent (_in))))
				(_port (_int F0 -1 0 4033(_ent (_out))))
				(_port (_int Q0 -1 0 4033(_ent (_out))))
				(_port (_int F1 -1 0 4033(_ent (_out))))
				(_port (_int Q1 -1 0 4034(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D1 -1 0 4037(_ent (_in))))
				(_port (_int C1 -1 0 4037(_ent (_in))))
				(_port (_int B1 -1 0 4037(_ent (_in))))
				(_port (_int A1 -1 0 4038(_ent (_in))))
				(_port (_int D0 -1 0 4038(_ent (_in))))
				(_port (_int C0 -1 0 4038(_ent (_in))))
				(_port (_int B0 -1 0 4039(_ent (_in))))
				(_port (_int A0 -1 0 4039(_ent (_in))))
				(_port (_int F0 -1 0 4039(_ent (_out))))
				(_port (_int F1 -1 0 4040(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int D1 -1 0 4043(_ent (_in))))
				(_port (_int C1 -1 0 4043(_ent (_in))))
				(_port (_int B1 -1 0 4043(_ent (_in))))
				(_port (_int A1 -1 0 4044(_ent (_in))))
				(_port (_int D0 -1 0 4044(_ent (_in))))
				(_port (_int C0 -1 0 4044(_ent (_in))))
				(_port (_int B0 -1 0 4045(_ent (_in))))
				(_port (_int A0 -1 0 4045(_ent (_in))))
				(_port (_int F0 -1 0 4045(_ent (_out))))
				(_port (_int F1 -1 0 4046(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 4049(_ent (_in))))
				(_port (_int C1 -1 0 4049(_ent (_in))))
				(_port (_int B1 -1 0 4049(_ent (_in))))
				(_port (_int A1 -1 0 4050(_ent (_in))))
				(_port (_int D0 -1 0 4050(_ent (_in))))
				(_port (_int C0 -1 0 4050(_ent (_in))))
				(_port (_int B0 -1 0 4051(_ent (_in))))
				(_port (_int A0 -1 0 4051(_ent (_in))))
				(_port (_int M1 -1 0 4051(_ent (_in))))
				(_port (_int M0 -1 0 4052(_ent (_in))))
				(_port (_int CLK -1 0 4052(_ent (_in))))
				(_port (_int F0 -1 0 4052(_ent (_out))))
				(_port (_int Q0 -1 0 4053(_ent (_out))))
				(_port (_int F1 -1 0 4053(_ent (_out))))
				(_port (_int Q1 -1 0 4053(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 4056(_ent (_in))))
				(_port (_int C1 -1 0 4056(_ent (_in))))
				(_port (_int B1 -1 0 4056(_ent (_in))))
				(_port (_int A1 -1 0 4057(_ent (_in))))
				(_port (_int D0 -1 0 4057(_ent (_in))))
				(_port (_int C0 -1 0 4057(_ent (_in))))
				(_port (_int B0 -1 0 4058(_ent (_in))))
				(_port (_int A0 -1 0 4058(_ent (_in))))
				(_port (_int F0 -1 0 4058(_ent (_out))))
				(_port (_int F1 -1 0 4059(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 4062(_ent (_in))))
				(_port (_int C1 -1 0 4062(_ent (_in))))
				(_port (_int B1 -1 0 4062(_ent (_in))))
				(_port (_int A1 -1 0 4063(_ent (_in))))
				(_port (_int D0 -1 0 4063(_ent (_in))))
				(_port (_int C0 -1 0 4063(_ent (_in))))
				(_port (_int B0 -1 0 4064(_ent (_in))))
				(_port (_int A0 -1 0 4064(_ent (_in))))
				(_port (_int F0 -1 0 4064(_ent (_out))))
				(_port (_int F1 -1 0 4065(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 4068(_ent (_in))))
				(_port (_int C1 -1 0 4068(_ent (_in))))
				(_port (_int B1 -1 0 4068(_ent (_in))))
				(_port (_int A1 -1 0 4069(_ent (_in))))
				(_port (_int D0 -1 0 4069(_ent (_in))))
				(_port (_int C0 -1 0 4069(_ent (_in))))
				(_port (_int B0 -1 0 4070(_ent (_in))))
				(_port (_int A0 -1 0 4070(_ent (_in))))
				(_port (_int F0 -1 0 4070(_ent (_out))))
				(_port (_int F1 -1 0 4071(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 4074(_ent (_in))))
				(_port (_int C1 -1 0 4074(_ent (_in))))
				(_port (_int B1 -1 0 4074(_ent (_in))))
				(_port (_int A1 -1 0 4075(_ent (_in))))
				(_port (_int D0 -1 0 4075(_ent (_in))))
				(_port (_int C0 -1 0 4075(_ent (_in))))
				(_port (_int B0 -1 0 4076(_ent (_in))))
				(_port (_int A0 -1 0 4076(_ent (_in))))
				(_port (_int F0 -1 0 4076(_ent (_out))))
				(_port (_int F1 -1 0 4077(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 4080(_ent (_in))))
				(_port (_int C1 -1 0 4080(_ent (_in))))
				(_port (_int B1 -1 0 4080(_ent (_in))))
				(_port (_int A1 -1 0 4081(_ent (_in))))
				(_port (_int D0 -1 0 4081(_ent (_in))))
				(_port (_int C0 -1 0 4081(_ent (_in))))
				(_port (_int B0 -1 0 4082(_ent (_in))))
				(_port (_int A0 -1 0 4082(_ent (_in))))
				(_port (_int F0 -1 0 4082(_ent (_out))))
				(_port (_int F1 -1 0 4083(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 4086(_ent (_in))))
				(_port (_int C1 -1 0 4086(_ent (_in))))
				(_port (_int B1 -1 0 4086(_ent (_in))))
				(_port (_int A1 -1 0 4087(_ent (_in))))
				(_port (_int D0 -1 0 4087(_ent (_in))))
				(_port (_int C0 -1 0 4087(_ent (_in))))
				(_port (_int B0 -1 0 4088(_ent (_in))))
				(_port (_int A0 -1 0 4088(_ent (_in))))
				(_port (_int F0 -1 0 4088(_ent (_out))))
				(_port (_int F1 -1 0 4089(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 4092(_ent (_in))))
				(_port (_int C1 -1 0 4092(_ent (_in))))
				(_port (_int B1 -1 0 4092(_ent (_in))))
				(_port (_int A1 -1 0 4093(_ent (_in))))
				(_port (_int D0 -1 0 4093(_ent (_in))))
				(_port (_int C0 -1 0 4093(_ent (_in))))
				(_port (_int B0 -1 0 4094(_ent (_in))))
				(_port (_int A0 -1 0 4094(_ent (_in))))
				(_port (_int F0 -1 0 4094(_ent (_out))))
				(_port (_int F1 -1 0 4095(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 4098(_ent (_out))))
				(_port (_int goS -1 0 4098(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 4101(_ent (_out))))
				(_port (_int rstS -1 0 4101(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 4104(_ent (_out))))
				(_port (_int clkS -1 0 4104(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 4107(_ent (_in))))
				(_port (_int dataout0 -1 0 4107(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 4110(_ent (_in))))
				(_port (_int dataout1 -1 0 4110(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 4113(_ent (_in))))
				(_port (_int dataout2 -1 0 4113(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 4116(_ent (_in))))
				(_port (_int dataout3 -1 0 4116(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 4119(_ent (_in))))
				(_port (_int dataout4 -1 0 4119(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 4122(_ent (_in))))
				(_port (_int dataout5 -1 0 4122(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 4125(_ent (_in))))
				(_port (_int dataout6 -1 0 4125(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 4128(_ent (_in))))
				(_port (_int dataout7 -1 0 4128(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 4131(_ent (_in))))
				(_port (_int dataout8 -1 0 4131(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 4134(_ent (_in))))
				(_port (_int dataout9 -1 0 4134(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 4137(_ent (_in))))
				(_port (_int dataout10 -1 0 4137(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 4140(_ent (_in))))
				(_port (_int dataout11 -1 0 4140(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 4143(_ent (_in))))
				(_port (_int dataout12 -1 0 4143(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 4146(_ent (_in))))
				(_port (_int dataout13 -1 0 4146(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 4149(_ent (_in))))
				(_port (_int dataout14 -1 0 4149(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 4152(_ent (_in))))
				(_port (_int dataout15 -1 0 4152(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 4155(_ent (_in))))
				(_port (_int lcdrs -1 0 4155(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 4158(_ent (_in))))
				(_port (_int lcdwr -1 0 4158(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 4161(_ent (_in))))
				(_port (_int busyS -1 0 4161(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 4164(_ent (_in))))
				(_port (_int fsmstate0 -1 0 4164(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 4167(_ent (_in))))
				(_port (_int fsmstate1 -1 0 4167(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 4170(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_1I 0 4173(_comp SLICE_1)
		(_port
			((B1)(fsm_state_c_1))
			((A1)(fsm_state_ps_i_0))
			((A0)(fsm_state_ps_i_0))
			((DI1)(n1403))
			((DI0)(n1))
			((CLK)(fsm_state_c_1_derived_2))
			((F0)(n1))
			((Q0)(fsm_state_ns_i_0))
			((F1)(n1403))
			((Q1)(fsm_state_ns_i_1))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_3I 0 4177(_comp SLICE_3)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_2))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_6))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_6))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 4182(_comp SLICE_4)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_3))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_1))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_1))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 4187(_comp SLICE_5)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_ps_i_0))
			((B1)(go_c))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_0))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((M1)(fsm_state_ns_i_1))
			((M0)(fsm_state_ns_i_0))
			((CLK)(clk_c))
			((F0)(data_out_c_0))
			((Q0)(fsm_state_ps_i_0))
			((F1)(fsm_state_c_1_derived_2))
			((Q1)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 4194(_comp SLICE_6)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_4))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(data_out_c_7))
			((F0)(data_out_c_7))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 4199(_comp SLICE_7)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(data_out_c_5))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(data_out_c_8))
			((F0)(data_out_c_8))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 4204(_comp SLICE_8)
		(_port
			((D1)(busy_c))
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_9))
			((B0)(fsm_state_ps_i_0))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 4208(_comp SLICE_9)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(lcd_wr_c))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_10))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_10))
			((F1)(lcd_wr_c))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 4212(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(lcd_rs_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_11))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_11))
			((F1)(lcd_rs_c))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 4216(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_15))
			((B1)(fsm_state_ps_i_0))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(data_out_c_12))
			((F0)(data_out_c_12))
			((F1)(data_out_c_15))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 4220(_comp SLICE_12)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((A1)(data_out_c_14))
			((D0)(rst_c))
			((C0)(data_out_c_13))
			((B0)(fsm_state_c_1))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_13))
			((F1)(data_out_c_14))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst goI 0 4225(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 4227(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 4229(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 4231(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 4233(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 4235(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 4237(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 4239(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 4241(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 4243(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 4245(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 4247(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 4249(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 4251(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 4253(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 4255(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 4257(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 4259(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 4261(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 4263(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 4265(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 4267(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 4269(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 4271(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 4273(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 4275(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 4277(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_c_1 -1 0 4000(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 4001(_arch(_uni))))
		(_sig (_int n1403 -1 0 4002(_arch(_uni))))
		(_sig (_int n1 -1 0 4003(_arch(_uni))))
		(_sig (_int fsm_state_c_1_derived_2 -1 0 4004(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_0 -1 0 4005(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1 -1 0 4006(_arch(_uni))))
		(_sig (_int rst_c -1 0 4007(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 4008(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 4009(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 4010(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 4011(_arch(_uni))))
		(_sig (_int go_c -1 0 4012(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 4013(_arch(_uni))))
		(_sig (_int clk_c -1 0 4014(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 4015(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 4016(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 4017(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 4018(_arch(_uni))))
		(_sig (_int busy_c -1 0 4019(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 4020(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 4021(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 4022(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 4023(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 4024(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 4025(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 4026(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 4027(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 4028(_arch(_uni))))
		(_sig (_int VCCI -1 0 4029(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 4284 (lcd_sender))
	(_version vc6)
	(_time 1463739413854 2016.05.20 12:16:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 121542141444440517110149471517151014171744)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463739523527 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739523528 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 76222d76752026657372352d227172757270257173)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739523558 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739523559 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 96c29999c5c1c6809090d3ccc3909190c390929091)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463739523587 Structure
(_unit VHDL (lut40001 0 271(structure 0 65))
	(_version vc6)
	(_time 1463739523588 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b5e1eee0b5e3e5a6b0b4a5eae4b6b5b6b4b3e6b2b0)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2272          1463739523619 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463739523620 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d481da86848285c3ddd5c68e80d2d3d3d7d3d6d2d1)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 90(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 92(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_sig (_int GATE -1 0 88(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463739523650 Structure
(_unit VHDL (vcc 0 79(structure 0 110))
	(_version vc6)
	(_time 1463739523651 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3a6fda3f3a4a4e4f4f5e0a9a1f4f5f5f0f5f0f4f5)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 112(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8713          1463739523697 Structure
(_unit VHDL (slice_1 0 122(structure 0 161))
	(_version vc6)
	(_time 1463739523698 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2277282673757f347420377b25212325212471242b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739523665)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 181(_ent (_in))))
				(_port (_int B -5 0 181(_ent (_in))))
				(_port (_int C -5 0 181(_ent (_in))))
				(_port (_int D -5 0 181(_ent (_in))))
				(_port (_int Z -5 0 182(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 185(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 188(_ent (_in))))
				(_port (_int B -5 0 188(_ent (_in))))
				(_port (_int C -5 0 188(_ent (_in))))
				(_port (_int D -5 0 188(_ent (_in))))
				(_port (_int Z -5 0 189(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 192(_ent (_in))))
				(_port (_int D1 -5 0 192(_ent (_in))))
				(_port (_int SD -5 0 192(_ent (_in))))
				(_port (_int SP -5 0 193(_ent (_in))))
				(_port (_int CK -5 0 193(_ent (_in))))
				(_port (_int LSR -5 0 193(_ent (_in))))
				(_port (_int Q -5 0 194(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 197(_ent (_out))))
			)
		)
	)
	(_inst i5_2_lut 0 200(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 202(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i860_1_lut 0 204(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst i742 0 206(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 209(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst i745 0 211(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 216
		(_object
			(_prcs
				(line__218(_arch 0 0 218(_procedure_call (_trgt(10))(_sens(0)))))
				(line__219(_arch 1 0 219(_procedure_call (_trgt(11))(_sens(1)))))
				(line__220(_arch 2 0 220(_procedure_call (_trgt(12))(_sens(2)))))
				(line__221(_arch 3 0 221(_procedure_call (_trgt(13))(_sens(3)))))
				(line__222(_arch 4 0 222(_procedure_call (_trgt(15))(_sens(4)))))
				(line__223(_arch 5 0 223(_procedure_call (_trgt(17))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 227
		(_object
			(_prcs
				(line__229(_arch 6 0 229(_procedure_call (_trgt(14))(_sens(13)))))
				(line__230(_arch 7 0 230(_procedure_call (_trgt(16))(_sens(15)))))
				(line__231(_arch 8 0 231(_procedure_call (_trgt(18))(_sens(17)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 125 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 126 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 127 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 128(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 128(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 140(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 144 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 150 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 152(_ent(_in))))
		(_port (_int A1 -5 0 152(_ent(_in))))
		(_port (_int D0 -5 0 152(_ent(_in))))
		(_port (_int DI1 -5 0 153(_ent(_in))))
		(_port (_int DI0 -5 0 153(_ent(_in))))
		(_port (_int CLK -5 0 153(_ent(_in))))
		(_port (_int F0 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 155(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 167(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 168(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 169(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 170(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 171(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 172(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 173(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 174(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 175(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 176(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 178(_arch(_uni))))
		(_sig (_int VCCI -5 0 179(_arch(_uni))))
		(_var (_int F0_zd -5 0 236(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 237(_prcs 0)))
		(_var (_int Q0_zd -5 0 238(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 239(_prcs 0)))
		(_var (_int F1_zd -5 0 240(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 241(_prcs 0)))
		(_var (_int Q1_zd -5 0 242(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 243(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 245(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 246(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 247(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 248(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 249(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 234(_prcs (_simple)(_trgt(6)(7)(8)(9))(_sens(10)(11)(12)(14)(16)(18)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1704          1463739523728 Structure
(_unit VHDL (lut40002 0 465(structure 0 361))
	(_version vc6)
	(_time 1463739523729 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41151b42451711524440511e104241424347124644)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 363(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739523734 Structure
(_unit VHDL (lut40003 0 374(structure 0 382))
	(_version vc6)
	(_time 1463739523735 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41151b42451711524440511e104241424247124644)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 384(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110011000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110011000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5685          1463739523759 Structure
(_unit VHDL (slice_3 0 395(structure 0 429))
	(_version vc6)
	(_time 1463739523760 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 60356a6033373d766b627539676363676366336669)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412408)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 444(_ent (_in))))
				(_port (_int B -4 0 444(_ent (_in))))
				(_port (_int C -4 0 444(_ent (_in))))
				(_port (_int D -4 0 444(_ent (_in))))
				(_port (_int Z -4 0 445(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 448(_ent (_in))))
				(_port (_int B -4 0 448(_ent (_in))))
				(_port (_int C -4 0 448(_ent (_in))))
				(_port (_int D -4 0 448(_ent (_in))))
				(_port (_int Z -4 0 449(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 452(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i984_2_lut_3_lut_4_lut 0 454(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 458
		(_object
			(_prcs
				(line__460(_arch 0 0 460(_procedure_call (_trgt(10))(_sens(0)))))
				(line__461(_arch 1 0 461(_procedure_call (_trgt(11))(_sens(1)))))
				(line__462(_arch 2 0 462(_procedure_call (_trgt(12))(_sens(2)))))
				(line__463(_arch 3 0 463(_procedure_call (_trgt(13))(_sens(3)))))
				(line__464(_arch 4 0 464(_procedure_call (_trgt(14))(_sens(4)))))
				(line__465(_arch 5 0 465(_procedure_call (_trgt(15))(_sens(5)))))
				(line__466(_arch 6 0 466(_procedure_call (_trgt(16))(_sens(6)))))
				(line__467(_arch 7 0 467(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 398 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 399 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 400 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 401(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 401(_ent(_string \"SLICE_3"\))))
		(_gen (_int tipd_D1 -3 0 403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 408(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 409(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 410(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 413(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 414(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 415(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 416(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 417(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 418(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 420(_ent(_in))))
		(_port (_int C1 -4 0 420(_ent(_in))))
		(_port (_int B1 -4 0 420(_ent(_in))))
		(_port (_int A1 -4 0 421(_ent(_in))))
		(_port (_int D0 -4 0 421(_ent(_in))))
		(_port (_int C0 -4 0 421(_ent(_in))))
		(_port (_int B0 -4 0 422(_ent(_in))))
		(_port (_int A0 -4 0 422(_ent(_in))))
		(_port (_int F0 -4 0 422(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 423(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 433(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 434(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 435(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 436(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 437(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 438(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 439(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 440(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 441(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 472(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 473(_prcs 0)))
		(_var (_int F1_zd -4 0 474(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 475(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 470(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5681          1463739523806 Structure
(_unit VHDL (slice_4 0 530(structure 0 564))
	(_version vc6)
	(_time 1463739523807 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8fda85818ad8d299848d9ad6888c8b888c89dc8986)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412480)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 579(_ent (_in))))
				(_port (_int B -4 0 579(_ent (_in))))
				(_port (_int C -4 0 579(_ent (_in))))
				(_port (_int D -4 0 579(_ent (_in))))
				(_port (_int Z -4 0 580(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 583(_ent (_in))))
				(_port (_int B -4 0 583(_ent (_in))))
				(_port (_int C -4 0 583(_ent (_in))))
				(_port (_int D -4 0 583(_ent (_in))))
				(_port (_int Z -4 0 584(_ent (_out))))
			)
		)
	)
	(_inst i988_2_lut_3_lut_4_lut 0 587(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i989_2_lut_3_lut_4_lut 0 589(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 593
		(_object
			(_prcs
				(line__595(_arch 0 0 595(_procedure_call (_trgt(10))(_sens(0)))))
				(line__596(_arch 1 0 596(_procedure_call (_trgt(11))(_sens(1)))))
				(line__597(_arch 2 0 597(_procedure_call (_trgt(12))(_sens(2)))))
				(line__598(_arch 3 0 598(_procedure_call (_trgt(13))(_sens(3)))))
				(line__599(_arch 4 0 599(_procedure_call (_trgt(14))(_sens(4)))))
				(line__600(_arch 5 0 600(_procedure_call (_trgt(15))(_sens(5)))))
				(line__601(_arch 6 0 601(_procedure_call (_trgt(16))(_sens(6)))))
				(line__602(_arch 7 0 602(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 533 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 534 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 535 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 536(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 536(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_D1 -3 0 538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 551(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 552(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 553(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 555(_ent(_in))))
		(_port (_int C1 -4 0 555(_ent(_in))))
		(_port (_int B1 -4 0 555(_ent(_in))))
		(_port (_int A1 -4 0 556(_ent(_in))))
		(_port (_int D0 -4 0 556(_ent(_in))))
		(_port (_int C0 -4 0 556(_ent(_in))))
		(_port (_int B0 -4 0 557(_ent(_in))))
		(_port (_int A0 -4 0 557(_ent(_in))))
		(_port (_int F0 -4 0 557(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 558(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 567(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 568(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 570(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 571(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 572(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 573(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 574(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 575(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 576(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 607(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 608(_prcs 0)))
		(_var (_int F1_zd -4 0 609(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 610(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 605(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463739523868 Structure
(_unit VHDL (lut40004 0 704(structure 0 673))
	(_version vc6)
	(_time 1463739523869 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ce9a949a9e989eddcbcfde919fcdcecdcac89dc9cb)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 675(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739523899 Structure
(_unit VHDL (lut40005 0 686(structure 0 694))
	(_version vc6)
	(_time 1463739523900 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code edb9b7bfbcbbbdfee8ecfdb2bceeedeee8ebbeeae8)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 696(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1911          1463739523931 Structure
(_unit VHDL (vmuxregsre0006 0 707(structure 0 716))
	(_version vc6)
	(_time 1463739523932 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c595b0a0b5a5d1b05081e56580a0b0b0f0b0e0a09)
	(_ent
		(_time 1463739412605)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 718(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 708(_ent(_in))))
		(_port (_int D1 -1 0 708(_ent(_in))))
		(_port (_int SD -1 0 708(_ent(_in))))
		(_port (_int SP -1 0 709(_ent(_in))))
		(_port (_int CK -1 0 709(_ent(_in))))
		(_port (_int LSR -1 0 709(_ent(_in))))
		(_port (_int Q -1 0 710(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10352         1463739523946 Structure
(_unit VHDL (slice_5 0 729(structure 0 779))
	(_version vc6)
	(_time 1463739523947 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c494e1b1c4b410a1f1b19115a43481b1f1a4f1a151a1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412652)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 810(_ent (_in))))
				(_port (_int B -5 0 810(_ent (_in))))
				(_port (_int C -5 0 810(_ent (_in))))
				(_port (_int D -5 0 810(_ent (_in))))
				(_port (_int Z -5 0 811(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 814(_ent (_in))))
				(_port (_int B -5 0 814(_ent (_in))))
				(_port (_int C -5 0 814(_ent (_in))))
				(_port (_int D -5 0 814(_ent (_in))))
				(_port (_int Z -5 0 815(_ent (_out))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_int D0 -5 0 818(_ent (_in))))
				(_port (_int D1 -5 0 818(_ent (_in))))
				(_port (_int SD -5 0 818(_ent (_in))))
				(_port (_int SP -5 0 819(_ent (_in))))
				(_port (_int CK -5 0 819(_ent (_in))))
				(_port (_int LSR -5 0 819(_ent (_in))))
				(_port (_int Q -5 0 820(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 807(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 804(_ent (_out))))
			)
		)
	)
	(_inst i987_2_lut_3_lut_4_lut 0 823(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i977_2_lut_3_lut_4_lut 0 825(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i1 0 827(_comp vmuxregsre0006)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_inst DRIVEVCC 0 830(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 832(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 834(_comp vmuxregsre0006)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_block WireDelay 0 839
		(_object
			(_prcs
				(line__841(_arch 0 0 841(_procedure_call (_trgt(15))(_sens(0)))))
				(line__842(_arch 1 0 842(_procedure_call (_trgt(16))(_sens(1)))))
				(line__843(_arch 2 0 843(_procedure_call (_trgt(17))(_sens(2)))))
				(line__844(_arch 3 0 844(_procedure_call (_trgt(18))(_sens(3)))))
				(line__845(_arch 4 0 845(_procedure_call (_trgt(19))(_sens(4)))))
				(line__846(_arch 5 0 846(_procedure_call (_trgt(20))(_sens(5)))))
				(line__847(_arch 6 0 847(_procedure_call (_trgt(21))(_sens(6)))))
				(line__848(_arch 7 0 848(_procedure_call (_trgt(22))(_sens(7)))))
				(line__849(_arch 8 0 849(_procedure_call (_trgt(23))(_sens(8)))))
				(line__850(_arch 9 0 850(_procedure_call (_trgt(25))(_sens(9)))))
				(line__851(_arch 10 0 851(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 855
		(_object
			(_prcs
				(line__857(_arch 11 0 857(_procedure_call (_trgt(24))(_sens(23)))))
				(line__858(_arch 12 0 858(_procedure_call (_trgt(26))(_sens(25)))))
				(line__859(_arch 13 0 859(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 732 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 733 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 734 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 735(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 735(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 737(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 738(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 739(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 740(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 741(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 742(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 743(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 744(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 746(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 747(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 748(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 749(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 758 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 759 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 760 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 761 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 762 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 763 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 764 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 767 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 769(_ent(_in))))
		(_port (_int C1 -5 0 769(_ent(_in))))
		(_port (_int B1 -5 0 769(_ent(_in))))
		(_port (_int A1 -5 0 770(_ent(_in))))
		(_port (_int D0 -5 0 770(_ent(_in))))
		(_port (_int C0 -5 0 770(_ent(_in))))
		(_port (_int B0 -5 0 771(_ent(_in))))
		(_port (_int A0 -5 0 771(_ent(_in))))
		(_port (_int M1 -5 0 771(_ent(_in))))
		(_port (_int M0 -5 0 772(_ent(_in))))
		(_port (_int CLK -5 0 772(_ent(_in))))
		(_port (_int F0 -5 0 772(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 773(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 773(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 773(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 783(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 785(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 786(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 789(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 794(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 796(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 797(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 798(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 799(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 801(_arch(_uni))))
		(_sig (_int GNDI -5 0 802(_arch(_uni))))
		(_var (_int F0_zd -5 0 864(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 865(_prcs 0)))
		(_var (_int Q0_zd -5 0 866(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 867(_prcs 0)))
		(_var (_int F1_zd -5 0 868(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 869(_prcs 0)))
		(_var (_int Q1_zd -5 0 870(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 871(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 873(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 874(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 875(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 876(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 877(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 878(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 862(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1712          1463739523979 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1004))
	(_version vc6)
	(_time 1463739523980 2016.05.20 12:18:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3b6f393f6c6d6b283e3a2b646a383b383c3d683c3e)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1006(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739524011 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1025))
	(_version vc6)
	(_time 1463739524023 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6a3e686b3e3c3a796f6b7a353b696a69626c396d6f)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1027(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110011000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110011000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5750          1463739524087 Structure
(_unit VHDL (slice_6 0 1038(structure 0 1072))
	(_version vc6)
	(_time 1463739524088 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8fdfafff3fff5bea3aabdf1afabaeafabaefbaea1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412751)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1087(_ent (_in))))
				(_port (_int B -4 0 1087(_ent (_in))))
				(_port (_int C -4 0 1087(_ent (_in))))
				(_port (_int D -4 0 1087(_ent (_in))))
				(_port (_int Z -4 0 1088(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1091(_ent (_in))))
				(_port (_int B -4 0 1091(_ent (_in))))
				(_port (_int C -4 0 1091(_ent (_in))))
				(_port (_int D -4 0 1091(_ent (_in))))
				(_port (_int Z -4 0 1092(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_4_lut 0 1095(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst i983_2_lut_3_lut_4_lut 0 1097(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1101
		(_object
			(_prcs
				(line__1103(_arch 0 0 1103(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1104(_arch 1 0 1104(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1105(_arch 2 0 1105(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1106(_arch 3 0 1106(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1107(_arch 4 0 1107(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1108(_arch 5 0 1108(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1109(_arch 6 0 1109(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1110(_arch 7 0 1110(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1075(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1078(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1079(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1081(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1082(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1083(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1084(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1115(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1116(_prcs 0)))
		(_var (_int F1_zd -4 0 1117(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1118(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1113(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739524151 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1181))
	(_version vc6)
	(_time 1463739524152 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e6b2e4b4e5b0b6f5e3e7f6b9b7e5e6e5efe0b5e1e3)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1183(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739524180 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1228))
	(_version vc6)
	(_time 1463739524181 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0653570053515b100d04135f01050101050055000f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412796)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1247(_ent (_in))))
				(_port (_int B -4 0 1247(_ent (_in))))
				(_port (_int C -4 0 1247(_ent (_in))))
				(_port (_int D -4 0 1247(_ent (_in))))
				(_port (_int Z -4 0 1248(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1243(_ent (_in))))
				(_port (_int B -4 0 1243(_ent (_in))))
				(_port (_int C -4 0 1243(_ent (_in))))
				(_port (_int D -4 0 1243(_ent (_in))))
				(_port (_int Z -4 0 1244(_ent (_out))))
			)
		)
	)
	(_inst i985_2_lut_3_lut_4_lut 0 1251(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i982_2_lut_3_lut_4_lut 0 1253(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1257
		(_object
			(_prcs
				(line__1259(_arch 0 0 1259(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1260(_arch 1 0 1260(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1261(_arch 2 0 1261(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1262(_arch 3 0 1262(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1263(_arch 4 0 1263(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1264(_arch 5 0 1264(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1265(_arch 6 0 1265(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1266(_arch 7 0 1266(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1234(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1235(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1236(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1237(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1238(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1239(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1240(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1271(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1272(_prcs 0)))
		(_var (_int F1_zd -4 0 1273(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1274(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1269(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5758          1463739524198 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1363))
	(_version vc6)
	(_time 1463739524199 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 15404412434248031e17004c12161d12161346131c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 1378(_ent (_in))))
				(_port (_int B -4 0 1378(_ent (_in))))
				(_port (_int C -4 0 1378(_ent (_in))))
				(_port (_int D -4 0 1378(_ent (_in))))
				(_port (_int Z -4 0 1379(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 1382(_ent (_in))))
				(_port (_int B -4 0 1382(_ent (_in))))
				(_port (_int C -4 0 1382(_ent (_in))))
				(_port (_int D -4 0 1382(_ent (_in))))
				(_port (_int Z -4 0 1383(_ent (_out))))
			)
		)
	)
	(_inst i986_2_lut_3_lut_4_lut 0 1386(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i981_2_lut_3_lut_4_lut 0 1388(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 1392
		(_object
			(_prcs
				(line__1394(_arch 0 0 1394(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1395(_arch 1 0 1395(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1396(_arch 2 0 1396(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1397(_arch 3 0 1397(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1398(_arch 4 0 1398(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1399(_arch 5 0 1399(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1400(_arch 6 0 1400(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1401(_arch 7 0 1401(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1366(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1367(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1369(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1370(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1371(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1373(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1374(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1375(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1406(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1407(_prcs 0)))
		(_var (_int F1_zd -4 0 1408(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1409(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1404(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739524211 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1472))
	(_version vc6)
	(_time 1463739524212 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 25712420257375362024357a742624262523762220)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1474(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739524227 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1493))
	(_version vc6)
	(_time 1463739524228 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34603530356264273135246b653735373532673331)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1495(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5762          1463739524274 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1540))
	(_version vc6)
	(_time 1463739524275 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6336326333343e756861763a64606a64606530656a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 1555(_ent (_in))))
				(_port (_int B -4 0 1555(_ent (_in))))
				(_port (_int C -4 0 1555(_ent (_in))))
				(_port (_int D -4 0 1555(_ent (_in))))
				(_port (_int Z -4 0 1556(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -4 0 1559(_ent (_in))))
				(_port (_int B -4 0 1559(_ent (_in))))
				(_port (_int C -4 0 1559(_ent (_in))))
				(_port (_int D -4 0 1559(_ent (_in))))
				(_port (_int Z -4 0 1560(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_1 0 1563(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i980_2_lut_3_lut_4_lut 0 1565(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_block WireDelay 0 1569
		(_object
			(_prcs
				(line__1571(_arch 0 0 1571(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1572(_arch 1 0 1572(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1573(_arch 2 0 1573(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1574(_arch 3 0 1574(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1575(_arch 4 0 1575(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1576(_arch 5 0 1576(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1577(_arch 6 0 1577(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1578(_arch 7 0 1578(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1545(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1546(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1548(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1549(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1550(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1551(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1552(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1583(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1584(_prcs 0)))
		(_var (_int F1_zd -4 0 1585(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1586(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1581(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739524321 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1649))
	(_version vc6)
	(_time 1463739524322 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 92c6939c95c4c281979382cdc39193919094c19597)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1651(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739524352 Structure
(_unit VHDL (slice_10 0 1803(structure 0 1696))
	(_version vc6)
	(_time 1463739524353 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b1e4e0e5e3e6eca7bab3a4e8b6b2b0b2b1b6b2b7e2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468279)
	)
	(_vital vital_level0)
	(_comp
		(lut40012
			(_object
				(_port (_int A -4 0 1715(_ent (_in))))
				(_port (_int B -4 0 1715(_ent (_in))))
				(_port (_int C -4 0 1715(_ent (_in))))
				(_port (_int D -4 0 1715(_ent (_in))))
				(_port (_int Z -4 0 1716(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -4 0 1711(_ent (_in))))
				(_port (_int B -4 0 1711(_ent (_in))))
				(_port (_int C -4 0 1711(_ent (_in))))
				(_port (_int D -4 0 1711(_ent (_in))))
				(_port (_int Z -4 0 1712(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 1719(_comp lut40012)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_inst i979_2_lut_3_lut_4_lut 0 1721(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_block WireDelay 0 1725
		(_object
			(_prcs
				(line__1727(_arch 0 0 1727(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1728(_arch 1 0 1728(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1729(_arch 2 0 1729(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1730(_arch 3 0 1730(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1731(_arch 4 0 1731(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1732(_arch 5 0 1732(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1733(_arch 6 0 1733(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1734(_arch 7 0 1734(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1806 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1807 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1808 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1809(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1809(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1826(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1828(_ent(_in))))
		(_port (_int C1 -4 0 1828(_ent(_in))))
		(_port (_int B1 -4 0 1828(_ent(_in))))
		(_port (_int A1 -4 0 1829(_ent(_in))))
		(_port (_int D0 -4 0 1829(_ent(_in))))
		(_port (_int C0 -4 0 1829(_ent(_in))))
		(_port (_int B0 -4 0 1830(_ent(_in))))
		(_port (_int A0 -4 0 1830(_ent(_in))))
		(_port (_int F0 -4 0 1830(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1831(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1699(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1700(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1701(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1702(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1703(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1704(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1705(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1706(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1707(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1708(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1739(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1740(_prcs 0)))
		(_var (_int F1_zd -4 0 1741(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1742(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1737(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739524369 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1805))
	(_version vc6)
	(_time 1463739524370 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c195c095c59791d2c4c0d19e90c2c0c2c2c792c6c4)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1807(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739524401 Structure
(_unit VHDL (slice_11 0 1980(structure 0 1852))
	(_version vc6)
	(_time 1463739524413 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f0a5a1a0a3a7ade6fbf2e5a9f7f3f1f3f1f7f3f6a3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 1867(_ent (_in))))
				(_port (_int B -4 0 1867(_ent (_in))))
				(_port (_int C -4 0 1867(_ent (_in))))
				(_port (_int D -4 0 1867(_ent (_in))))
				(_port (_int Z -4 0 1868(_ent (_out))))
			)
		)
		(lut40013
			(_object
				(_port (_int A -4 0 1871(_ent (_in))))
				(_port (_int B -4 0 1871(_ent (_in))))
				(_port (_int C -4 0 1871(_ent (_in))))
				(_port (_int D -4 0 1871(_ent (_in))))
				(_port (_int Z -4 0 1872(_ent (_out))))
			)
		)
	)
	(_inst i990_2_lut_3_lut_4_lut 0 1875(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i978_2_lut_3_lut_4_lut 0 1877(_comp lut40013)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_block WireDelay 0 1881
		(_object
			(_prcs
				(line__1883(_arch 0 0 1883(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1884(_arch 1 0 1884(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1885(_arch 2 0 1885(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1886(_arch 3 0 1886(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1887(_arch 4 0 1887(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1888(_arch 5 0 1888(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1889(_arch 6 0 1889(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1890(_arch 7 0 1890(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1855(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1856(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1857(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1860(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1862(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1863(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1864(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1895(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1896(_prcs 0)))
		(_var (_int F1_zd -4 0 1897(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1898(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1893(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739524445 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1961))
	(_version vc6)
	(_time 1463739524446 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0f5b0f085c595f1c0a0e1f505e0c0e0c0b095c080a)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1963(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739524479 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2008))
	(_version vc6)
	(_time 1463739524480 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e7b7e2a28797338252c3b77292d2f2d2c292d287d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40012
			(_object
				(_port (_int A -4 0 2023(_ent (_in))))
				(_port (_int B -4 0 2023(_ent (_in))))
				(_port (_int C -4 0 2023(_ent (_in))))
				(_port (_int D -4 0 2023(_ent (_in))))
				(_port (_int Z -4 0 2024(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -4 0 2027(_ent (_in))))
				(_port (_int B -4 0 2027(_ent (_in))))
				(_port (_int C -4 0 2027(_ent (_in))))
				(_port (_int D -4 0 2027(_ent (_in))))
				(_port (_int Z -4 0 2028(_ent (_out))))
			)
		)
	)
	(_inst i991_2_lut_3_lut_4_lut 0 2031(_comp lut40012)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_inst i992_2_lut_3_lut_4_lut 0 2033(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_block WireDelay 0 2037
		(_object
			(_prcs
				(line__2039(_arch 0 0 2039(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2040(_arch 1 0 2040(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2041(_arch 2 0 2041(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2042(_arch 3 0 2042(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2043(_arch 4 0 2043(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2044(_arch 5 0 2044(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2045(_arch 6 0 2045(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2046(_arch 7 0 2046(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2013(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2014(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2015(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2016(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2018(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2019(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2020(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2051(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2052(_prcs 0)))
		(_var (_int F1_zd -4 0 2053(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2054(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2049(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 986           1463739524494 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 2116))
	(_version vc6)
	(_time 1463739524495 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3e6b653b3d6c6828363878646d393b383839363868)
	(_ent
		(_time 1463739413057)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2118(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463739524510 Structure
(_unit VHDL (gob 0 3536(structure 0 2148))
	(_version vc6)
	(_time 1463739524511 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d19194f4f1a1b5b4f4a0b171e4b4a4b1b4b4f4b4a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2155(_ent (_out))))
				(_port (_int PAD -5 0 2155(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2158(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2162
		(_object
			(_prcs
				(line__2164(_arch 0 0 2164(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2151(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2168(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2169(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2171(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2172(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2167(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739524525 Structure
(_unit VHDL (rstb 0 3620(structure 0 2232))
	(_version vc6)
	(_time 1463739524526 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d080c5f0a0b0d4b5a5b4f060f5a595b5f5a5f5a5e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2239(_ent (_out))))
				(_port (_int PAD -5 0 2239(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2242(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2246
		(_object
			(_prcs
				(line__2248(_arch 0 0 2248(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2236(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2252(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2253(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2255(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2256(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2251(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739524570 Structure
(_unit VHDL (clkb 0 3704(structure 0 2316))
	(_version vc6)
	(_time 1463739524571 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8cd8dc828cdb8a9a8b8b9fd68e8ade8a8e8a8f8adf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2323(_ent (_out))))
				(_port (_int PAD -5 0 2323(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2326(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2330
		(_object
			(_prcs
				(line__2332(_arch 0 0 2332(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2319(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2320(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2336(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2337(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2339(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2340(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2335(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1112          1463739524588 Structure
(_unit VHDL (xo2iobuf0015 0 2380(structure 0 2387))
	(_version vc6)
	(_time 1463739524589 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9bcec0949fc9cd8d939dddc1c89c9e9d9d989b989b)
	(_ent
		(_time 1463739524586)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2389(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 2381(_ent(_in))))
		(_port (_int T -1 0 2381(_ent(_in))))
		(_port (_int PAD -1 0 2381(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463739524617 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2416))
	(_version vc6)
	(_time 1463739524618 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code baeeedeeeaeceaacbfb9fce0bdbdbfbdbebfecb9ba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2427(_ent (_in))))
				(_port (_int T -4 0 2427(_ent (_in))))
				(_port (_int PAD -4 0 2427(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2424(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2430(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2432(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2436
		(_object
			(_prcs
				(line__2438(_arch 0 0 2438(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2420(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2422(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2442(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2443(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2441(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524650 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2489))
	(_version vc6)
	(_time 1463739524651 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code da8e8d888a8c8accdfd99c80dddddfdddedf8cd9db)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2500(_ent (_in))))
				(_port (_int T -4 0 2500(_ent (_in))))
				(_port (_int PAD -4 0 2500(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2497(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2503(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2505(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2509
		(_object
			(_prcs
				(line__2511(_arch 0 0 2511(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2493(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2495(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2515(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2516(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2514(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524695 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2562))
	(_version vc6)
	(_time 1463739524696 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 085c580e015e581e0d0b4e520f0f0d0f0c0d5e0b0a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2573(_ent (_in))))
				(_port (_int T -4 0 2573(_ent (_in))))
				(_port (_int PAD -4 0 2573(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2570(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2576(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2578(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2582
		(_object
			(_prcs
				(line__2584(_arch 0 0 2584(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2565(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2566(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2568(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2588(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2589(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2587(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524713 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2635))
	(_version vc6)
	(_time 1463739524714 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 184c481f114e480e1d1b5e421f1f1d1f1c1d4e1b1b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2646(_ent (_in))))
				(_port (_int T -4 0 2646(_ent (_in))))
				(_port (_int PAD -4 0 2646(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2643(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2649(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2651(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2655
		(_object
			(_prcs
				(line__2657(_arch 0 0 2657(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2639(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2641(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2661(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2662(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2660(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524728 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2708))
	(_version vc6)
	(_time 1463739524729 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 287c782c217e783e2d2b6e722f2f2d2f2c2d7e2b2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2719(_ent (_in))))
				(_port (_int T -4 0 2719(_ent (_in))))
				(_port (_int PAD -4 0 2719(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2716(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2722(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2724(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2728
		(_object
			(_prcs
				(line__2730(_arch 0 0 2730(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2711(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2712(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2714(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2734(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2735(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2733(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524742 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2781))
	(_version vc6)
	(_time 1463739524743 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 37636732316167213234716d303032303332613432)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2792(_ent (_in))))
				(_port (_int T -4 0 2792(_ent (_in))))
				(_port (_int PAD -4 0 2792(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2789(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2795(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2797(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2801
		(_object
			(_prcs
				(line__2803(_arch 0 0 2803(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2785(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2787(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2807(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2808(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2806(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524791 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2854))
	(_version vc6)
	(_time 1463739524792 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 66323666613036706365203c616163616263306560)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2865(_ent (_in))))
				(_port (_int T -4 0 2865(_ent (_in))))
				(_port (_int PAD -4 0 2865(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2862(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2868(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2870(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2874
		(_object
			(_prcs
				(line__2876(_arch 0 0 2876(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2857(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2858(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2860(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2880(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2879(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524806 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2927))
	(_version vc6)
	(_time 1463739524807 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 76222677712026607375302c717173717273207571)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 2938(_ent (_in))))
				(_port (_int T -4 0 2938(_ent (_in))))
				(_port (_int PAD -4 0 2938(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2935(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2941(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 2943(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2947
		(_object
			(_prcs
				(line__2949(_arch 0 0 2949(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2930(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2931(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2933(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2953(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2954(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2952(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524853 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 3000))
	(_version vc6)
	(_time 1463739524854 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a4f0f4f3a1f2f4b2a1a7e2fea3a3a1a3a0a1f2a7ac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3011(_ent (_in))))
				(_port (_int T -4 0 3011(_ent (_in))))
				(_port (_int PAD -4 0 3011(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3008(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 3014(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3016(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3020
		(_object
			(_prcs
				(line__3022(_arch 0 0 3022(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3003(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 3004(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3006(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 3026(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 3027(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3025(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739524898 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3073))
	(_version vc6)
	(_time 1463739524899 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d3878381d18583c5d6d09589d4d4d6d4d7d685d0da)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3084(_ent (_in))))
				(_port (_int T -4 0 3084(_ent (_in))))
				(_port (_int PAD -4 0 3084(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3081(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3087(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3089(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3093
		(_object
			(_prcs
				(line__3095(_arch 0 0 3095(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3077(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3079(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3099(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3100(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3098(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739524915 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3146))
	(_version vc6)
	(_time 1463739524916 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e3b7b3b0e1b5b3f5e6e0a5b9e4e4e6e4e7e6b5e0e2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3157(_ent (_in))))
				(_port (_int T -4 0 3157(_ent (_in))))
				(_port (_int PAD -4 0 3157(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3154(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3160(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3162(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3166
		(_object
			(_prcs
				(line__3168(_arch 0 0 3168(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3149(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3150(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3152(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3172(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3173(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3171(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739524945 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3219))
	(_version vc6)
	(_time 1463739524946 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 025653040154521407014458050507050607540103)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3230(_ent (_in))))
				(_port (_int T -4 0 3230(_ent (_in))))
				(_port (_int PAD -4 0 3230(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3227(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3233(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3235(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3239
		(_object
			(_prcs
				(line__3241(_arch 0 0 3241(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3223(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3225(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3245(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3246(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3244(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739524976 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3292))
	(_version vc6)
	(_time 1463739524977 2016.05.20 12:18:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 21757025217771372422677b262624262524772220)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3303(_ent (_in))))
				(_port (_int T -4 0 3303(_ent (_in))))
				(_port (_int PAD -4 0 3303(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3300(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3306(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3308(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3312
		(_object
			(_prcs
				(line__3314(_arch 0 0 3314(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3295(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3296(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3298(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3318(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3319(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3317(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739525009 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3365))
	(_version vc6)
	(_time 1463739525022 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 50040153510600465553160a575755575455065351)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3376(_ent (_in))))
				(_port (_int T -4 0 3376(_ent (_in))))
				(_port (_int PAD -4 0 3376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3373(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3379(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3381(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3385
		(_object
			(_prcs
				(line__3387(_arch 0 0 3387(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3369(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3371(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 3391(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 3392(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3390(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739525053 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 3438))
	(_version vc6)
	(_time 1463739525054 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6f3b3e6f38393f796a6c293568686a686b6a396c6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3449(_ent (_in))))
				(_port (_int T -4 0 3449(_ent (_in))))
				(_port (_int PAD -4 0 3449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3446(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 3452(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3454(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3458
		(_object
			(_prcs
				(line__3460(_arch 0 0 3460(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 3442(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3444(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 3464(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 3465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3463(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739525116 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 3511))
	(_version vc6)
	(_time 1463739525117 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code aefafff9faf8feb8abade8f4a9a9aba9aaabf8adaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3522(_ent (_in))))
				(_port (_int T -4 0 3522(_ent (_in))))
				(_port (_int PAD -4 0 3522(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3519(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 3525(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3527(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3531
		(_object
			(_prcs
				(line__3533(_arch 0 0 3533(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 3515(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3517(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 3537(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 3538(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3536(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739525165 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 3584))
	(_version vc6)
	(_time 1463739525166 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dc88da8e8c8b8cc98eddce878edadeda8fdadfdad8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3595(_ent (_in))))
				(_port (_int T -4 0 3595(_ent (_in))))
				(_port (_int PAD -4 0 3595(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3592(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3598(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3600(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3604
		(_object
			(_prcs
				(line__3606(_arch 0 0 3606(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3587(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3588(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3590(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3610(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3611(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3609(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739525196 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 3657))
	(_version vc6)
	(_time 1463739525209 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0b5f0e0d5a5c5b1e590a1c50580d090d580d080d0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3668(_ent (_in))))
				(_port (_int T -4 0 3668(_ent (_in))))
				(_port (_int PAD -4 0 3668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3665(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 3671(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3673(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3677
		(_object
			(_prcs
				(line__3679(_arch 0 0 3679(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3660(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 3661(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3663(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 3683(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 3684(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3682(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463739525241 Structure
(_unit VHDL (busyb 0 5102(structure 0 3730))
	(_version vc6)
	(_time 1463739525242 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a7e7e2f7e7c7d3d272a3870792d2f2d292d232c28)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3741(_ent (_in))))
				(_port (_int T -4 0 3741(_ent (_in))))
				(_port (_int PAD -4 0 3741(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3738(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 3744(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3746(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3750
		(_object
			(_prcs
				(line__3752(_arch 0 0 3752(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3733(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 3734(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3736(_arch(_uni))))
		(_var (_int busyS_zd -4 0 3756(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 3757(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3755(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739525274 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 3803))
	(_version vc6)
	(_time 1463739525287 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 590d095b530e594c0b584a020c5f585e5d5f5c5c0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3814(_ent (_in))))
				(_port (_int T -4 0 3814(_ent (_in))))
				(_port (_int PAD -4 0 3814(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3811(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 3817(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3819(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3823
		(_object
			(_prcs
				(line__3825(_arch 0 0 3825(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3806(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 3807(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3809(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 3829(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 3830(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3828(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739525292 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3876))
	(_version vc6)
	(_time 1463739525293 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 590d095b530e594c0b584a020c5f585e5d5f5c5c0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0015
			(_object
				(_port (_int I -4 0 3887(_ent (_in))))
				(_port (_int T -4 0 3887(_ent (_in))))
				(_port (_int PAD -4 0 3887(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3884(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3890(_comp xo2iobuf0015)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0015)
		)
	)
	(_inst DRIVEGND 0 3892(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3896
		(_object
			(_prcs
				(line__3898(_arch 0 0 3898(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3879(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3880(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3882(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3902(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3903(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3901(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739525305 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3939))
	(_version vc6)
	(_time 1463739525306 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 693d3868633f3f7a6d6c2d336e6f6d6f6c6f6e6e6a)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3942(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3944(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3940(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739525321 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3970))
	(_version vc6)
	(_time 1463739525322 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 782c2978732e2e6d2d7a61227c7f7b7f7c7e7a7e7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3976(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3979(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3983
		(_object
			(_prcs
				(line__3985(_arch 0 0 3985(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3973(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3988(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 20120         1463739525350 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 4020))
	(_version vc6)
	(_time 1463739525351 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 98cc9d9793cfc88dce9e99988dc29c9e9c9e9d9f9a9ecb)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 4052(_ent (_in))))
				(_port (_int A1 -1 0 4052(_ent (_in))))
				(_port (_int D0 -1 0 4052(_ent (_in))))
				(_port (_int DI1 -1 0 4053(_ent (_in))))
				(_port (_int DI0 -1 0 4053(_ent (_in))))
				(_port (_int CLK -1 0 4053(_ent (_in))))
				(_port (_int F0 -1 0 4054(_ent (_out))))
				(_port (_int Q0 -1 0 4054(_ent (_out))))
				(_port (_int F1 -1 0 4054(_ent (_out))))
				(_port (_int Q1 -1 0 4055(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D1 -1 0 4058(_ent (_in))))
				(_port (_int C1 -1 0 4058(_ent (_in))))
				(_port (_int B1 -1 0 4058(_ent (_in))))
				(_port (_int A1 -1 0 4059(_ent (_in))))
				(_port (_int D0 -1 0 4059(_ent (_in))))
				(_port (_int C0 -1 0 4059(_ent (_in))))
				(_port (_int B0 -1 0 4060(_ent (_in))))
				(_port (_int A0 -1 0 4060(_ent (_in))))
				(_port (_int F0 -1 0 4060(_ent (_out))))
				(_port (_int F1 -1 0 4061(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int D1 -1 0 4064(_ent (_in))))
				(_port (_int C1 -1 0 4064(_ent (_in))))
				(_port (_int B1 -1 0 4064(_ent (_in))))
				(_port (_int A1 -1 0 4065(_ent (_in))))
				(_port (_int D0 -1 0 4065(_ent (_in))))
				(_port (_int C0 -1 0 4065(_ent (_in))))
				(_port (_int B0 -1 0 4066(_ent (_in))))
				(_port (_int A0 -1 0 4066(_ent (_in))))
				(_port (_int F0 -1 0 4066(_ent (_out))))
				(_port (_int F1 -1 0 4067(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 4070(_ent (_in))))
				(_port (_int C1 -1 0 4070(_ent (_in))))
				(_port (_int B1 -1 0 4070(_ent (_in))))
				(_port (_int A1 -1 0 4071(_ent (_in))))
				(_port (_int D0 -1 0 4071(_ent (_in))))
				(_port (_int C0 -1 0 4071(_ent (_in))))
				(_port (_int B0 -1 0 4072(_ent (_in))))
				(_port (_int A0 -1 0 4072(_ent (_in))))
				(_port (_int M1 -1 0 4072(_ent (_in))))
				(_port (_int M0 -1 0 4073(_ent (_in))))
				(_port (_int CLK -1 0 4073(_ent (_in))))
				(_port (_int F0 -1 0 4073(_ent (_out))))
				(_port (_int Q0 -1 0 4074(_ent (_out))))
				(_port (_int F1 -1 0 4074(_ent (_out))))
				(_port (_int Q1 -1 0 4074(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 4077(_ent (_in))))
				(_port (_int C1 -1 0 4077(_ent (_in))))
				(_port (_int B1 -1 0 4077(_ent (_in))))
				(_port (_int A1 -1 0 4078(_ent (_in))))
				(_port (_int D0 -1 0 4078(_ent (_in))))
				(_port (_int C0 -1 0 4078(_ent (_in))))
				(_port (_int B0 -1 0 4079(_ent (_in))))
				(_port (_int A0 -1 0 4079(_ent (_in))))
				(_port (_int F0 -1 0 4079(_ent (_out))))
				(_port (_int F1 -1 0 4080(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 4083(_ent (_in))))
				(_port (_int C1 -1 0 4083(_ent (_in))))
				(_port (_int B1 -1 0 4083(_ent (_in))))
				(_port (_int A1 -1 0 4084(_ent (_in))))
				(_port (_int D0 -1 0 4084(_ent (_in))))
				(_port (_int C0 -1 0 4084(_ent (_in))))
				(_port (_int B0 -1 0 4085(_ent (_in))))
				(_port (_int A0 -1 0 4085(_ent (_in))))
				(_port (_int F0 -1 0 4085(_ent (_out))))
				(_port (_int F1 -1 0 4086(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 4089(_ent (_in))))
				(_port (_int C1 -1 0 4089(_ent (_in))))
				(_port (_int B1 -1 0 4089(_ent (_in))))
				(_port (_int A1 -1 0 4090(_ent (_in))))
				(_port (_int D0 -1 0 4090(_ent (_in))))
				(_port (_int C0 -1 0 4090(_ent (_in))))
				(_port (_int B0 -1 0 4091(_ent (_in))))
				(_port (_int A0 -1 0 4091(_ent (_in))))
				(_port (_int F0 -1 0 4091(_ent (_out))))
				(_port (_int F1 -1 0 4092(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 4095(_ent (_in))))
				(_port (_int C1 -1 0 4095(_ent (_in))))
				(_port (_int B1 -1 0 4095(_ent (_in))))
				(_port (_int A1 -1 0 4096(_ent (_in))))
				(_port (_int D0 -1 0 4096(_ent (_in))))
				(_port (_int C0 -1 0 4096(_ent (_in))))
				(_port (_int B0 -1 0 4097(_ent (_in))))
				(_port (_int A0 -1 0 4097(_ent (_in))))
				(_port (_int F0 -1 0 4097(_ent (_out))))
				(_port (_int F1 -1 0 4098(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 4101(_ent (_in))))
				(_port (_int C1 -1 0 4101(_ent (_in))))
				(_port (_int B1 -1 0 4101(_ent (_in))))
				(_port (_int A1 -1 0 4102(_ent (_in))))
				(_port (_int D0 -1 0 4102(_ent (_in))))
				(_port (_int C0 -1 0 4102(_ent (_in))))
				(_port (_int B0 -1 0 4103(_ent (_in))))
				(_port (_int A0 -1 0 4103(_ent (_in))))
				(_port (_int F0 -1 0 4103(_ent (_out))))
				(_port (_int F1 -1 0 4104(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 4107(_ent (_in))))
				(_port (_int C1 -1 0 4107(_ent (_in))))
				(_port (_int B1 -1 0 4107(_ent (_in))))
				(_port (_int A1 -1 0 4108(_ent (_in))))
				(_port (_int D0 -1 0 4108(_ent (_in))))
				(_port (_int C0 -1 0 4108(_ent (_in))))
				(_port (_int B0 -1 0 4109(_ent (_in))))
				(_port (_int A0 -1 0 4109(_ent (_in))))
				(_port (_int F0 -1 0 4109(_ent (_out))))
				(_port (_int F1 -1 0 4110(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 4113(_ent (_in))))
				(_port (_int C1 -1 0 4113(_ent (_in))))
				(_port (_int B1 -1 0 4113(_ent (_in))))
				(_port (_int A1 -1 0 4114(_ent (_in))))
				(_port (_int D0 -1 0 4114(_ent (_in))))
				(_port (_int C0 -1 0 4114(_ent (_in))))
				(_port (_int B0 -1 0 4115(_ent (_in))))
				(_port (_int A0 -1 0 4115(_ent (_in))))
				(_port (_int F0 -1 0 4115(_ent (_out))))
				(_port (_int F1 -1 0 4116(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 4119(_ent (_out))))
				(_port (_int goS -1 0 4119(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 4122(_ent (_out))))
				(_port (_int rstS -1 0 4122(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 4125(_ent (_out))))
				(_port (_int clkS -1 0 4125(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 4128(_ent (_in))))
				(_port (_int dataout0 -1 0 4128(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 4131(_ent (_in))))
				(_port (_int dataout1 -1 0 4131(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 4134(_ent (_in))))
				(_port (_int dataout2 -1 0 4134(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 4137(_ent (_in))))
				(_port (_int dataout3 -1 0 4137(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 4140(_ent (_in))))
				(_port (_int dataout4 -1 0 4140(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 4143(_ent (_in))))
				(_port (_int dataout5 -1 0 4143(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 4146(_ent (_in))))
				(_port (_int dataout6 -1 0 4146(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 4149(_ent (_in))))
				(_port (_int dataout7 -1 0 4149(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 4152(_ent (_in))))
				(_port (_int dataout8 -1 0 4152(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 4155(_ent (_in))))
				(_port (_int dataout9 -1 0 4155(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 4158(_ent (_in))))
				(_port (_int dataout10 -1 0 4158(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 4161(_ent (_in))))
				(_port (_int dataout11 -1 0 4161(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 4164(_ent (_in))))
				(_port (_int dataout12 -1 0 4164(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 4167(_ent (_in))))
				(_port (_int dataout13 -1 0 4167(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 4170(_ent (_in))))
				(_port (_int dataout14 -1 0 4170(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 4173(_ent (_in))))
				(_port (_int dataout15 -1 0 4173(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 4176(_ent (_in))))
				(_port (_int lcdrs -1 0 4176(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 4179(_ent (_in))))
				(_port (_int lcdwr -1 0 4179(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 4182(_ent (_in))))
				(_port (_int busyS -1 0 4182(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 4185(_ent (_in))))
				(_port (_int fsmstate0 -1 0 4185(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 4188(_ent (_in))))
				(_port (_int fsmstate1 -1 0 4188(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 4191(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_1I 0 4194(_comp SLICE_1)
		(_port
			((D1)(fsm_state_ps_i_0))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((DI1)(n1403))
			((DI0)(n1))
			((CLK)(fsm_state_c_1_derived_2))
			((F0)(n1))
			((Q0)(fsm_state_ns_i_0))
			((F1)(n1403))
			((Q1)(fsm_state_ns_i_1))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_3I 0 4198(_comp SLICE_3)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(busy_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_6))
			((A0)(rst_c))
			((F0)(data_out_c_6))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 4202(_comp SLICE_4)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_2))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_1))
			((A0)(rst_c))
			((F0)(data_out_c_1))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 4207(_comp SLICE_5)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(data_out_c_0))
			((A0)(fsm_state_ps_i_0))
			((M1)(fsm_state_ns_i_1))
			((M0)(fsm_state_ns_i_0))
			((CLK)(clk_c))
			((F0)(data_out_c_0))
			((Q0)(fsm_state_ps_i_0))
			((F1)(data_out_c_3))
			((Q1)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 4213(_comp SLICE_6)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(go_c))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(data_out_c_7))
			((A0)(rst_c))
			((F0)(data_out_c_7))
			((F1)(fsm_state_c_1_derived_2))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 4217(_comp SLICE_7)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_5))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(data_out_c_8))
			((A0)(rst_c))
			((F0)(data_out_c_8))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 4222(_comp SLICE_8)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_4))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_9))
			((A0)(rst_c))
			((F0)(data_out_c_9))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 4227(_comp SLICE_9)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(lcd_wr_c))
			((B1)(fsm_state_c_1))
			((A1)(rst_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(fsm_state_c_1))
			((A0)(data_out_c_10))
			((F0)(data_out_c_10))
			((F1)(lcd_wr_c))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 4231(_comp SLICE_10)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(lcd_rs_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(data_out_c_11))
			((F0)(data_out_c_11))
			((F1)(lcd_rs_c))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 4235(_comp SLICE_11)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_15))
			((D0)(data_out_c_12))
			((C0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_12))
			((F1)(data_out_c_15))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 4240(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_14))
			((B1)(fsm_state_ps_i_0))
			((A1)(rst_c))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(fsm_state_ps_i_0))
			((A0)(data_out_c_13))
			((F0)(data_out_c_13))
			((F1)(data_out_c_14))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst goI 0 4244(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 4246(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 4248(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 4250(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 4252(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 4254(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 4256(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 4258(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 4260(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 4262(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 4264(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 4266(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 4268(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 4270(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 4272(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 4274(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 4276(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 4278(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 4280(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 4282(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 4284(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 4286(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 4288(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 4290(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 4292(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 4294(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 4296(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 4021(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 4022(_arch(_uni))))
		(_sig (_int n1403 -1 0 4023(_arch(_uni))))
		(_sig (_int n1 -1 0 4024(_arch(_uni))))
		(_sig (_int fsm_state_c_1_derived_2 -1 0 4025(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_0 -1 0 4026(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1 -1 0 4027(_arch(_uni))))
		(_sig (_int rst_c -1 0 4028(_arch(_uni))))
		(_sig (_int busy_c -1 0 4029(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 4030(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 4031(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 4032(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 4033(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 4034(_arch(_uni))))
		(_sig (_int clk_c -1 0 4035(_arch(_uni))))
		(_sig (_int go_c -1 0 4036(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 4037(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 4038(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 4039(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 4040(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 4041(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 4042(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 4043(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 4044(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 4045(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 4046(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 4047(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 4048(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 4049(_arch(_uni))))
		(_sig (_int VCCI -1 0 4050(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 4303 (lcd_sender))
	(_version vc6)
	(_time 1463739525381 2016.05.20 12:18:45)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7e2e2e2b4e1e1a0b2b4a4ece2b0b2b0b5b1b2b2e1)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463739592666 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739592667 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8adfdf85dedcda998f8ec9d1de8d8e898e8cd98d8f)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739592684 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739592685 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9acf9b959ecdca8c9c9cdfc0cf9c9d9ccf9c9e9c9d)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463739592700 Structure
(_unit VHDL (lut40001 0 271(structure 0 65))
	(_version vc6)
	(_time 1463739592701 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a9fcfcffa5fff9baaca8b9f6f8aaa9aaa8affaaeac)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2272          1463739592731 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463739592732 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c89cc89d949e99dfc1c9da929ccecfcfcbcfcacecd)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 90(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 92(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_sig (_int GATE -1 0 88(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463739592744 Structure
(_unit VHDL (vcc 0 79(structure 0 110))
	(_version vc6)
	(_time 1463739592745 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d88cd88ad38f8fcfdfdecb828adfdededbdedbdfde)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 112(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9342          1463739592791 Structure
(_unit VHDL (slice_1 0 122(structure 0 165))
	(_version vc6)
	(_time 1463739592792 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0753030153505a115203125e00040600040154010e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739592760)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 187(_ent (_in))))
				(_port (_int B -5 0 187(_ent (_in))))
				(_port (_int C -5 0 187(_ent (_in))))
				(_port (_int D -5 0 187(_ent (_in))))
				(_port (_int Z -5 0 188(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 191(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 194(_ent (_in))))
				(_port (_int B -5 0 194(_ent (_in))))
				(_port (_int C -5 0 194(_ent (_in))))
				(_port (_int D -5 0 194(_ent (_in))))
				(_port (_int Z -5 0 195(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 198(_ent (_in))))
				(_port (_int D1 -5 0 198(_ent (_in))))
				(_port (_int SD -5 0 198(_ent (_in))))
				(_port (_int SP -5 0 199(_ent (_in))))
				(_port (_int CK -5 0 199(_ent (_in))))
				(_port (_int LSR -5 0 199(_ent (_in))))
				(_port (_int Q -5 0 200(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 203(_ent (_out))))
			)
		)
	)
	(_inst i41_2_lut 0 206(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut 0 210(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst i747 0 212(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 215(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst i750 0 217(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 222
		(_object
			(_prcs
				(line__224(_arch 0 0 224(_procedure_call (_trgt(12))(_sens(0)))))
				(line__225(_arch 1 0 225(_procedure_call (_trgt(13))(_sens(1)))))
				(line__226(_arch 2 0 226(_procedure_call (_trgt(14))(_sens(2)))))
				(line__227(_arch 3 0 227(_procedure_call (_trgt(15))(_sens(3)))))
				(line__228(_arch 4 0 228(_procedure_call (_trgt(16))(_sens(4)))))
				(line__229(_arch 5 0 229(_procedure_call (_trgt(17))(_sens(5)))))
				(line__230(_arch 6 0 230(_procedure_call (_trgt(19))(_sens(6)))))
				(line__231(_arch 7 0 231(_procedure_call (_trgt(21))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 235
		(_object
			(_prcs
				(line__237(_arch 8 0 237(_procedure_call (_trgt(18))(_sens(17)))))
				(line__238(_arch 9 0 238(_procedure_call (_trgt(20))(_sens(19)))))
				(line__239(_arch 10 0 239(_procedure_call (_trgt(22))(_sens(21)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 125 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 126 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 127 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 128(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 128(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 140(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 142(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 143(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 144(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 150 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 151 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 152 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 153 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 154 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 156(_ent(_in))))
		(_port (_int B1 -5 0 156(_ent(_in))))
		(_port (_int D0 -5 0 156(_ent(_in))))
		(_port (_int C0 -5 0 157(_ent(_in))))
		(_port (_int B0 -5 0 157(_ent(_in))))
		(_port (_int DI1 -5 0 157(_ent(_in))))
		(_port (_int DI0 -5 0 158(_ent(_in))))
		(_port (_int CLK -5 0 158(_ent(_in))))
		(_port (_int F0 -5 0 158(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 159(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 159(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 159(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 168(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 169(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 170(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 171(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 172(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 173(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 174(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 175(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 176(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 177(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 179(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 180(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 181(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 182(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 184(_arch(_uni))))
		(_sig (_int VCCI -5 0 185(_arch(_uni))))
		(_var (_int F0_zd -5 0 244(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 245(_prcs 0)))
		(_var (_int Q0_zd -5 0 246(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 247(_prcs 0)))
		(_var (_int F1_zd -5 0 248(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 249(_prcs 0)))
		(_var (_int Q1_zd -5 0 250(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 251(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 253(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 254(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 255(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 256(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 257(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 258(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 242(_prcs (_simple)(_trgt(8)(9)(10)(11))(_sens(12)(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1704          1463739592840 Structure
(_unit VHDL (lut40002 0 465(structure 0 375))
	(_version vc6)
	(_time 1463739592841 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 366362323560662533372669673536353430653133)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 377(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739592885 Structure
(_unit VHDL (lut40003 0 374(structure 0 396))
	(_version vc6)
	(_time 1463739592886 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 64313065653234776165743b356764676762376361)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 398(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5683          1463739592916 Structure
(_unit VHDL (slice_3 0 395(structure 0 443))
	(_version vc6)
	(_time 1463739592917 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 84d0808ad3d3d9928f8691dd838787838782d7828d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412408)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 458(_ent (_in))))
				(_port (_int B -4 0 458(_ent (_in))))
				(_port (_int C -4 0 458(_ent (_in))))
				(_port (_int D -4 0 458(_ent (_in))))
				(_port (_int Z -4 0 459(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 462(_ent (_in))))
				(_port (_int B -4 0 462(_ent (_in))))
				(_port (_int C -4 0 462(_ent (_in))))
				(_port (_int D -4 0 462(_ent (_in))))
				(_port (_int Z -4 0 463(_ent (_out))))
			)
		)
	)
	(_inst i1006_2_lut_3_lut_4_lut 0 466(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1010_2_lut_3_lut_4_lut 0 468(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 472
		(_object
			(_prcs
				(line__474(_arch 0 0 474(_procedure_call (_trgt(10))(_sens(0)))))
				(line__475(_arch 1 0 475(_procedure_call (_trgt(11))(_sens(1)))))
				(line__476(_arch 2 0 476(_procedure_call (_trgt(12))(_sens(2)))))
				(line__477(_arch 3 0 477(_procedure_call (_trgt(13))(_sens(3)))))
				(line__478(_arch 4 0 478(_procedure_call (_trgt(14))(_sens(4)))))
				(line__479(_arch 5 0 479(_procedure_call (_trgt(15))(_sens(5)))))
				(line__480(_arch 6 0 480(_procedure_call (_trgt(16))(_sens(6)))))
				(line__481(_arch 7 0 481(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 398 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 399 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 400 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 401(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 401(_ent(_string \"SLICE_3"\))))
		(_gen (_int tipd_D1 -3 0 403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 408(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 409(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 410(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 413(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 414(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 415(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 416(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 417(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 418(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 420(_ent(_in))))
		(_port (_int C1 -4 0 420(_ent(_in))))
		(_port (_int B1 -4 0 420(_ent(_in))))
		(_port (_int A1 -4 0 421(_ent(_in))))
		(_port (_int D0 -4 0 421(_ent(_in))))
		(_port (_int C0 -4 0 421(_ent(_in))))
		(_port (_int B0 -4 0 422(_ent(_in))))
		(_port (_int A0 -4 0 422(_ent(_in))))
		(_port (_int F0 -4 0 422(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 423(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 446(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 447(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 448(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 449(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 450(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 451(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 454(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 455(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 486(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 487(_prcs 0)))
		(_var (_int F1_zd -4 0 488(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 484(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463739592949 Structure
(_unit VHDL (lut40004 0 704(structure 0 552))
	(_version vc6)
	(_time 1463739592950 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a3f6f7f5a5f5f3b0a6a2b3fcf2a0a3a0a7a5f0a4a6)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 554(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739592980 Structure
(_unit VHDL (lut40005 0 686(structure 0 573))
	(_version vc6)
	(_time 1463739592981 2016.05.20 12:19:52)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c2979696c59492d1c7c3d29d93c1c2c1c7c491c5c7)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 575(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5682          1463739593043 Structure
(_unit VHDL (slice_4 0 530(structure 0 620))
	(_version vc6)
	(_time 1463739593044 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 00540b0653575d160b021559070304070306530609)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412480)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 635(_ent (_in))))
				(_port (_int B -4 0 635(_ent (_in))))
				(_port (_int C -4 0 635(_ent (_in))))
				(_port (_int D -4 0 635(_ent (_in))))
				(_port (_int Z -4 0 636(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 639(_ent (_in))))
				(_port (_int B -4 0 639(_ent (_in))))
				(_port (_int C -4 0 639(_ent (_in))))
				(_port (_int D -4 0 639(_ent (_in))))
				(_port (_int Z -4 0 640(_ent (_out))))
			)
		)
	)
	(_inst i1009_2_lut_3_lut_4_lut 0 643(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i999_2_lut_3_lut_4_lut 0 645(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 649
		(_object
			(_prcs
				(line__651(_arch 0 0 651(_procedure_call (_trgt(10))(_sens(0)))))
				(line__652(_arch 1 0 652(_procedure_call (_trgt(11))(_sens(1)))))
				(line__653(_arch 2 0 653(_procedure_call (_trgt(12))(_sens(2)))))
				(line__654(_arch 3 0 654(_procedure_call (_trgt(13))(_sens(3)))))
				(line__655(_arch 4 0 655(_procedure_call (_trgt(14))(_sens(4)))))
				(line__656(_arch 5 0 656(_procedure_call (_trgt(15))(_sens(5)))))
				(line__657(_arch 6 0 657(_procedure_call (_trgt(16))(_sens(6)))))
				(line__658(_arch 7 0 658(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 533 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 534 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 535 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 536(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 536(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_D1 -3 0 538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 551(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 552(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 553(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 555(_ent(_in))))
		(_port (_int C1 -4 0 555(_ent(_in))))
		(_port (_int B1 -4 0 555(_ent(_in))))
		(_port (_int A1 -4 0 556(_ent(_in))))
		(_port (_int D0 -4 0 556(_ent(_in))))
		(_port (_int C0 -4 0 556(_ent(_in))))
		(_port (_int B0 -4 0 557(_ent(_in))))
		(_port (_int A0 -4 0 557(_ent(_in))))
		(_port (_int F0 -4 0 557(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 558(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 623(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 624(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 625(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 626(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 627(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 630(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 631(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 632(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 663(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 664(_prcs 0)))
		(_var (_int F1_zd -4 0 665(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 661(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1710          1463739593058 Structure
(_unit VHDL (lut40006 0 1163(structure 0 729))
	(_version vc6)
	(_time 1463739593059 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 10454b16154640031511004f411310131616431715)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5674          1463739593103 Structure
(_unit VHDL (slice_5 0 742(structure 0 776))
	(_version vc6)
	(_time 1463739593104 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3f6b343a3a686229343d2a66383c3a383c396c3936)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739593088)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -4 0 795(_ent (_in))))
				(_port (_int B -4 0 795(_ent (_in))))
				(_port (_int C -4 0 795(_ent (_in))))
				(_port (_int D -4 0 795(_ent (_in))))
				(_port (_int Z -4 0 796(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 791(_ent (_in))))
				(_port (_int B -4 0 791(_ent (_in))))
				(_port (_int C -4 0 791(_ent (_in))))
				(_port (_int D -4 0 791(_ent (_in))))
				(_port (_int Z -4 0 792(_ent (_out))))
			)
		)
	)
	(_inst i2_3_lut_4_lut 0 799(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst i1005_2_lut_3_lut_4_lut 0 801(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 805
		(_object
			(_prcs
				(line__807(_arch 0 0 807(_procedure_call (_trgt(10))(_sens(0)))))
				(line__808(_arch 1 0 808(_procedure_call (_trgt(11))(_sens(1)))))
				(line__809(_arch 2 0 809(_procedure_call (_trgt(12))(_sens(2)))))
				(line__810(_arch 3 0 810(_procedure_call (_trgt(13))(_sens(3)))))
				(line__811(_arch 4 0 811(_procedure_call (_trgt(14))(_sens(4)))))
				(line__812(_arch 5 0 812(_procedure_call (_trgt(15))(_sens(5)))))
				(line__813(_arch 6 0 813(_procedure_call (_trgt(16))(_sens(6)))))
				(line__814(_arch 7 0 814(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 745 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 746 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 747 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 748(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 748(_ent(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 767(_ent(_in))))
		(_port (_int C1 -4 0 767(_ent(_in))))
		(_port (_int B1 -4 0 767(_ent(_in))))
		(_port (_int A1 -4 0 768(_ent(_in))))
		(_port (_int D0 -4 0 768(_ent(_in))))
		(_port (_int C0 -4 0 768(_ent(_in))))
		(_port (_int B0 -4 0 769(_ent(_in))))
		(_port (_int A0 -4 0 769(_ent(_in))))
		(_port (_int F0 -4 0 769(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 770(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 779(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 780(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 781(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 783(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 785(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 786(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 787(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 788(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 819(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 820(_prcs 0)))
		(_var (_int F1_zd -4 0 821(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 822(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 817(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5715          1463739593136 Structure
(_unit VHDL (slice_6 0 1038(structure 0 911))
	(_version vc6)
	(_time 1463739593137 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5e0a555d58090348555c4b07595d58595d580d5857)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412751)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 926(_ent (_in))))
				(_port (_int B -4 0 926(_ent (_in))))
				(_port (_int C -4 0 926(_ent (_in))))
				(_port (_int D -4 0 926(_ent (_in))))
				(_port (_int Z -4 0 927(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 930(_ent (_in))))
				(_port (_int B -4 0 930(_ent (_in))))
				(_port (_int C -4 0 930(_ent (_in))))
				(_port (_int D -4 0 930(_ent (_in))))
				(_port (_int Z -4 0 931(_ent (_out))))
			)
		)
	)
	(_inst i1008_2_lut_3_lut_4_lut 0 934(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1004_2_lut_3_lut_4_lut 0 936(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 940
		(_object
			(_prcs
				(line__942(_arch 0 0 942(_procedure_call (_trgt(10))(_sens(0)))))
				(line__943(_arch 1 0 943(_procedure_call (_trgt(11))(_sens(1)))))
				(line__944(_arch 2 0 944(_procedure_call (_trgt(12))(_sens(2)))))
				(line__945(_arch 3 0 945(_procedure_call (_trgt(13))(_sens(3)))))
				(line__946(_arch 4 0 946(_procedure_call (_trgt(14))(_sens(4)))))
				(line__947(_arch 5 0 947(_procedure_call (_trgt(15))(_sens(5)))))
				(line__948(_arch 6 0 948(_procedure_call (_trgt(16))(_sens(6)))))
				(line__949(_arch 7 0 949(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 914(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 915(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 917(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 918(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 919(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 920(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 921(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 922(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 923(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 954(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 955(_prcs 0)))
		(_var (_int F1_zd -4 0 956(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 957(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 952(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739593152 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1020))
	(_version vc6)
	(_time 1463739593153 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6e3b356f3e383e7d6b6f7e313f6d6e6d69683d696b)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1022(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739593183 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1067))
	(_version vc6)
	(_time 1463739593184 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8dd986838adad09b868f98d48a8e8a8a8e8bde8b84)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412796)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 1082(_ent (_in))))
				(_port (_int B -4 0 1082(_ent (_in))))
				(_port (_int C -4 0 1082(_ent (_in))))
				(_port (_int D -4 0 1082(_ent (_in))))
				(_port (_int Z -4 0 1083(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 1086(_ent (_in))))
				(_port (_int B -4 0 1086(_ent (_in))))
				(_port (_int C -4 0 1086(_ent (_in))))
				(_port (_int D -4 0 1086(_ent (_in))))
				(_port (_int Z -4 0 1087(_ent (_out))))
			)
		)
	)
	(_inst i1007_2_lut_3_lut_4_lut 0 1090(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1003_2_lut_3_lut_4_lut 0 1092(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 1096
		(_object
			(_prcs
				(line__1098(_arch 0 0 1098(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1099(_arch 1 0 1099(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1100(_arch 2 0 1100(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1101(_arch 3 0 1101(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1102(_arch 4 0 1102(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1103(_arch 5 0 1103(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1104(_arch 6 0 1104(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1105(_arch 7 0 1105(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1070(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1071(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1072(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1073(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1074(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1075(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1078(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1079(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1110(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1111(_prcs 0)))
		(_var (_int F1_zd -4 0 1112(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1113(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1108(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739593197 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1176))
	(_version vc6)
	(_time 1463739593198 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9cc9c792cacacc8f999d8cc3cd9f9c9f949acf9b99)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1178(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739593203 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1197))
	(_version vc6)
	(_time 1463739593204 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9cc9c792cacacc8f999d8cc3cd9f9c9f959acf9b99)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1199(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100100011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100100011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5763          1463739593228 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1244))
	(_version vc6)
	(_time 1463739593229 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bce8b7e8bcebe1aab7bea9e5bbbfb4bbbfbaefbab5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 1259(_ent (_in))))
				(_port (_int B -4 0 1259(_ent (_in))))
				(_port (_int C -4 0 1259(_ent (_in))))
				(_port (_int D -4 0 1259(_ent (_in))))
				(_port (_int Z -4 0 1260(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1263(_ent (_in))))
				(_port (_int B -4 0 1263(_ent (_in))))
				(_port (_int C -4 0 1263(_ent (_in))))
				(_port (_int D -4 0 1263(_ent (_in))))
				(_port (_int Z -4 0 1264(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 1267(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i1002_2_lut_3_lut_4_lut 0 1269(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1273
		(_object
			(_prcs
				(line__1275(_arch 0 0 1275(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1276(_arch 1 0 1276(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1277(_arch 2 0 1277(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1278(_arch 3 0 1278(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1279(_arch 4 0 1279(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1280(_arch 5 0 1280(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1281(_arch 6 0 1281(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1282(_arch 7 0 1282(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1247(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1248(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1249(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1250(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1251(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1252(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1253(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1254(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1255(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1256(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1288(_prcs 0)))
		(_var (_int F1_zd -4 0 1289(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1290(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1285(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5763          1463739593244 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1379))
	(_version vc6)
	(_time 1463739593245 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cb9fc09eca9c96ddc0c9de92ccc8c2ccc8cd98cdc2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 1394(_ent (_in))))
				(_port (_int B -4 0 1394(_ent (_in))))
				(_port (_int C -4 0 1394(_ent (_in))))
				(_port (_int D -4 0 1394(_ent (_in))))
				(_port (_int Z -4 0 1395(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 1398(_ent (_in))))
				(_port (_int B -4 0 1398(_ent (_in))))
				(_port (_int C -4 0 1398(_ent (_in))))
				(_port (_int D -4 0 1398(_ent (_in))))
				(_port (_int Z -4 0 1399(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_1 0 1402(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i1001_2_lut_3_lut_4_lut 0 1404(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 1408
		(_object
			(_prcs
				(line__1410(_arch 0 0 1410(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1411(_arch 1 0 1411(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1412(_arch 2 0 1412(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1413(_arch 3 0 1413(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1414(_arch 4 0 1414(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1415(_arch 5 0 1415(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1416(_arch 6 0 1416(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1417(_arch 7 0 1417(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1382(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1383(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1384(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1385(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1386(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1387(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1389(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1390(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1391(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1422(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1423(_prcs 0)))
		(_var (_int F1_zd -4 0 1424(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1420(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739593250 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1488))
	(_version vc6)
	(_time 1463739593251 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cb9e909f9c9d9bd8cecadb949ac8cac8cbcd98ccce)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1490(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1921          1463739593275 Structure
(_unit VHDL (vmuxregsre0011 0 1501(structure 0 1510))
	(_version vc6)
	(_time 1463739593276 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code eabee4b9efbcbbfde3eef8b0beecedede9ede8ecef)
	(_ent
		(_time 1463739593259)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1512(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1502(_ent(_in))))
		(_port (_int D1 -1 0 1502(_ent(_in))))
		(_port (_int SD -1 0 1502(_ent(_in))))
		(_port (_int SP -1 0 1503(_ent(_in))))
		(_port (_int CK -1 0 1503(_ent(_in))))
		(_port (_int LSR -1 0 1503(_ent(_in))))
		(_port (_int Q -1 0 1504(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10496         1463739593290 Structure
(_unit VHDL (slice_10 0 1523(structure 0 1573))
	(_version vc6)
	(_time 1463739593291 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code faaef1aaf8ada7ecf9fdfff7bca5aaf9fafdf9fca9fcf3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739593279)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 1608(_ent (_in))))
				(_port (_int B -5 0 1608(_ent (_in))))
				(_port (_int C -5 0 1608(_ent (_in))))
				(_port (_int D -5 0 1608(_ent (_in))))
				(_port (_int Z -5 0 1609(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 1604(_ent (_in))))
				(_port (_int B -5 0 1604(_ent (_in))))
				(_port (_int C -5 0 1604(_ent (_in))))
				(_port (_int D -5 0 1604(_ent (_in))))
				(_port (_int Z -5 0 1605(_ent (_out))))
			)
		)
		(vmuxregsre0011
			(_object
				(_port (_int D0 -5 0 1612(_ent (_in))))
				(_port (_int D1 -5 0 1612(_ent (_in))))
				(_port (_int SD -5 0 1612(_ent (_in))))
				(_port (_int SP -5 0 1613(_ent (_in))))
				(_port (_int CK -5 0 1613(_ent (_in))))
				(_port (_int LSR -5 0 1613(_ent (_in))))
				(_port (_int Q -5 0 1614(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1601(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1598(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 1617(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1000_2_lut_3_lut_4_lut 0 1619(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i1 0 1621(_comp vmuxregsre0011)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0011)
		)
	)
	(_inst DRIVEVCC 0 1624(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1626(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 1628(_comp vmuxregsre0011)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0011)
		)
	)
	(_block WireDelay 0 1633
		(_object
			(_prcs
				(line__1635(_arch 0 0 1635(_procedure_call (_trgt(15))(_sens(0)))))
				(line__1636(_arch 1 0 1636(_procedure_call (_trgt(16))(_sens(1)))))
				(line__1637(_arch 2 0 1637(_procedure_call (_trgt(17))(_sens(2)))))
				(line__1638(_arch 3 0 1638(_procedure_call (_trgt(18))(_sens(3)))))
				(line__1639(_arch 4 0 1639(_procedure_call (_trgt(19))(_sens(4)))))
				(line__1640(_arch 5 0 1640(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1641(_arch 6 0 1641(_procedure_call (_trgt(21))(_sens(6)))))
				(line__1642(_arch 7 0 1642(_procedure_call (_trgt(22))(_sens(7)))))
				(line__1643(_arch 8 0 1643(_procedure_call (_trgt(23))(_sens(8)))))
				(line__1644(_arch 9 0 1644(_procedure_call (_trgt(25))(_sens(9)))))
				(line__1645(_arch 10 0 1645(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 1649
		(_object
			(_prcs
				(line__1651(_arch 11 0 1651(_procedure_call (_trgt(24))(_sens(23)))))
				(line__1652(_arch 12 0 1652(_procedure_call (_trgt(26))(_sens(25)))))
				(line__1653(_arch 13 0 1653(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1527 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1528 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1529(_ent gms(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 1539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1551(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1552 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1553 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1554 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1555 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1556 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1557 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1558 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1559 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1560 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1561 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1563(_ent(_in))))
		(_port (_int C1 -5 0 1563(_ent(_in))))
		(_port (_int B1 -5 0 1563(_ent(_in))))
		(_port (_int A1 -5 0 1564(_ent(_in))))
		(_port (_int D0 -5 0 1564(_ent(_in))))
		(_port (_int C0 -5 0 1564(_ent(_in))))
		(_port (_int B0 -5 0 1565(_ent(_in))))
		(_port (_int A0 -5 0 1565(_ent(_in))))
		(_port (_int M1 -5 0 1565(_ent(_in))))
		(_port (_int M0 -5 0 1566(_ent(_in))))
		(_port (_int CLK -5 0 1566(_ent(_in))))
		(_port (_int F0 -5 0 1566(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1567(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1567(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1567(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1576(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1577(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1578(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1579(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1580(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1581(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1582(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1583(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 1584(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1585(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1586(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1587(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1588(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1590(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1591(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1592(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1593(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1595(_arch(_uni))))
		(_sig (_int GNDI -5 0 1596(_arch(_uni))))
		(_var (_int F0_zd -5 0 1658(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1659(_prcs 0)))
		(_var (_int Q0_zd -5 0 1660(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1661(_prcs 0)))
		(_var (_int F1_zd -5 0 1662(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1663(_prcs 0)))
		(_var (_int Q1_zd -5 0 1664(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1665(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1667(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1668(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1669(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1670(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1671(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1672(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 1656(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 5762          1463739593308 Structure
(_unit VHDL (slice_11 0 1980(structure 0 1824))
	(_version vc6)
	(_time 1463739593309 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0a5e000c085d571c01081f530d090b090b0d090c59)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 1839(_ent (_in))))
				(_port (_int B -4 0 1839(_ent (_in))))
				(_port (_int C -4 0 1839(_ent (_in))))
				(_port (_int D -4 0 1839(_ent (_in))))
				(_port (_int Z -4 0 1840(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1843(_ent (_in))))
				(_port (_int B -4 0 1843(_ent (_in))))
				(_port (_int C -4 0 1843(_ent (_in))))
				(_port (_int D -4 0 1843(_ent (_in))))
				(_port (_int Z -4 0 1844(_ent (_out))))
			)
		)
	)
	(_inst i1011_2_lut_3_lut_4_lut 0 1847(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i1014_2_lut_3_lut_4_lut 0 1849(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1853
		(_object
			(_prcs
				(line__1855(_arch 0 0 1855(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1856(_arch 1 0 1856(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1857(_arch 2 0 1857(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1858(_arch 3 0 1858(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1859(_arch 4 0 1859(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1860(_arch 5 0 1860(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1861(_arch 6 0 1861(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1862(_arch 7 0 1862(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1832(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1833(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1834(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1835(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1836(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1867(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1868(_prcs 0)))
		(_var (_int F1_zd -4 0 1869(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1870(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1865(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5762          1463739593337 Structure
(_unit VHDL (slice_12 0 2115(structure 0 1959))
	(_version vc6)
	(_time 1463739593338 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 297d232d737e743f222b3c702e2a282a2b2e2a2f7a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -4 0 1974(_ent (_in))))
				(_port (_int B -4 0 1974(_ent (_in))))
				(_port (_int C -4 0 1974(_ent (_in))))
				(_port (_int D -4 0 1974(_ent (_in))))
				(_port (_int Z -4 0 1975(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1978(_ent (_in))))
				(_port (_int B -4 0 1978(_ent (_in))))
				(_port (_int C -4 0 1978(_ent (_in))))
				(_port (_int D -4 0 1978(_ent (_in))))
				(_port (_int Z -4 0 1979(_ent (_out))))
			)
		)
	)
	(_inst i1012_2_lut_3_lut_4_lut 0 1982(_comp lut40005)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst i1013_2_lut_3_lut_4_lut 0 1984(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1988
		(_object
			(_prcs
				(line__1990(_arch 0 0 1990(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1991(_arch 1 0 1991(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1992(_arch 2 0 1992(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1993(_arch 3 0 1993(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1994(_arch 4 0 1994(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1995(_arch 5 0 1995(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1996(_arch 6 0 1996(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1997(_arch 7 0 1997(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1962(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1963(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1965(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1966(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1967(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1968(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1969(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1970(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1971(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2002(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2003(_prcs 0)))
		(_var (_int F1_zd -4 0 2004(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2005(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2000(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 986           1463739593353 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 2067))
	(_version vc6)
	(_time 1463739593354 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 386c393d666a6e2e303e7e626b3f3d3e3e3f303e6e)
	(_ent
		(_time 1463739413057)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2069(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463739593370 Structure
(_unit VHDL (gob 0 3536(structure 0 2099))
	(_version vc6)
	(_time 1463739593371 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 481d464a161f1e5e4a4f0e121b4e4f4e1e4e4a4e4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2106(_ent (_out))))
				(_port (_int PAD -5 0 2106(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2109(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2113
		(_object
			(_prcs
				(line__2115(_arch 0 0 2115(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2102(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2103(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2119(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2120(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2122(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2123(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2118(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739593386 Structure
(_unit VHDL (rstb 0 3620(structure 0 2183))
	(_version vc6)
	(_time 1463739593387 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 580c535a530e084e5f5e4a030a5f5c5e5a5f5a5f5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2190(_ent (_out))))
				(_port (_int PAD -5 0 2190(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2193(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2197
		(_object
			(_prcs
				(line__2199(_arch 0 0 2199(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2186(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2203(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2204(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2206(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2207(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2202(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739593400 Structure
(_unit VHDL (clkb 0 3704(structure 0 2267))
	(_version vc6)
	(_time 1463739593401 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 67326d67333061716060743d656135616561646134)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2274(_ent (_out))))
				(_port (_int PAD -5 0 2274(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2277(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2281
		(_object
			(_prcs
				(line__2283(_arch 0 0 2283(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2270(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2287(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2288(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2290(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2291(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2286(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1112          1463739593406 Structure
(_unit VHDL (xo2iobuf0012 0 2331(structure 0 2338))
	(_version vc6)
	(_time 1463739593407 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 67336667363531716f61213d346062616164676467)
	(_ent
		(_time 1463739593404)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2340(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 2332(_ent(_in))))
		(_port (_int T -1 0 2332(_ent(_in))))
		(_port (_int PAD -1 0 2332(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463739593462 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2367))
	(_version vc6)
	(_time 1463739593463 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a6f3abf1a1f0f6b0a3a5e0fca1a1a3a1a2a3f0a5a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2378(_ent (_in))))
				(_port (_int T -4 0 2378(_ent (_in))))
				(_port (_int PAD -4 0 2378(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2375(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2381(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2383(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2387
		(_object
			(_prcs
				(line__2389(_arch 0 0 2389(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2370(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2371(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2373(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2393(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2394(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2392(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593493 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2440))
	(_version vc6)
	(_time 1463739593494 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c590c890c19395d3c0c6839fc2c2c0c2c1c093c6c4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2451(_ent (_in))))
				(_port (_int T -4 0 2451(_ent (_in))))
				(_port (_int PAD -4 0 2451(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2448(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2454(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2456(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2460
		(_object
			(_prcs
				(line__2462(_arch 0 0 2462(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2443(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2444(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2446(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2466(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2467(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2465(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593499 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2513))
	(_version vc6)
	(_time 1463739593500 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c590c890c19395d3c0c6839fc2c2c0c2c1c093c6c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2524(_ent (_in))))
				(_port (_int T -4 0 2524(_ent (_in))))
				(_port (_int PAD -4 0 2524(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2521(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2527(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2529(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2533
		(_object
			(_prcs
				(line__2535(_arch 0 0 2535(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2516(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2517(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2519(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2539(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2540(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2538(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593602 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2586))
	(_version vc6)
	(_time 1463739593603 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 326767373164622437317468353537353637643131)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2597(_ent (_in))))
				(_port (_int T -4 0 2597(_ent (_in))))
				(_port (_int PAD -4 0 2597(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2594(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2600(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2602(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2606
		(_object
			(_prcs
				(line__2608(_arch 0 0 2608(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2590(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2592(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2612(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2613(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2611(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593634 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2659))
	(_version vc6)
	(_time 1463739593635 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 51040452510701475452170b565654565554075255)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2670(_ent (_in))))
				(_port (_int T -4 0 2670(_ent (_in))))
				(_port (_int PAD -4 0 2670(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2667(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2673(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2679
		(_object
			(_prcs
				(line__2681(_arch 0 0 2681(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2662(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2663(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2665(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2685(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2686(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2684(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593668 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2732))
	(_version vc6)
	(_time 1463739593669 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 70252571712620667573362a777775777475267375)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2743(_ent (_in))))
				(_port (_int T -4 0 2743(_ent (_in))))
				(_port (_int PAD -4 0 2743(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2740(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2746(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2748(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2752
		(_object
			(_prcs
				(line__2754(_arch 0 0 2754(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2735(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2736(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2738(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2758(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2759(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2757(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593682 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2805))
	(_version vc6)
	(_time 1463739593683 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 80d5d58e81d6d0968583c6da878785878485d68386)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2816(_ent (_in))))
				(_port (_int T -4 0 2816(_ent (_in))))
				(_port (_int PAD -4 0 2816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2819(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2825
		(_object
			(_prcs
				(line__2827(_arch 0 0 2827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2811(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2831(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593698 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2878))
	(_version vc6)
	(_time 1463739593699 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 90c5c59f91c6c0869593d6ca979795979495c69397)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2889(_ent (_in))))
				(_port (_int T -4 0 2889(_ent (_in))))
				(_port (_int PAD -4 0 2889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2892(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2898
		(_object
			(_prcs
				(line__2900(_arch 0 0 2900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2884(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2904(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593729 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 2951))
	(_version vc6)
	(_time 1463739593730 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code affafaf8f8f9ffb9aaace9f5a8a8aaa8abaaf9aca7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2962(_ent (_in))))
				(_port (_int T -4 0 2962(_ent (_in))))
				(_port (_int PAD -4 0 2962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 2965(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2971
		(_object
			(_prcs
				(line__2973(_arch 0 0 2973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 2955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2957(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 2977(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 2978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739593758 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3024))
	(_version vc6)
	(_time 1463739593759 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ce9b9b9b9a989ed8cbcd8894c9c9cbc9cacb98cdc7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3035(_ent (_in))))
				(_port (_int T -4 0 3035(_ent (_in))))
				(_port (_int PAD -4 0 3035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3038(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3044
		(_object
			(_prcs
				(line__3046(_arch 0 0 3046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3030(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3050(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593790 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3097))
	(_version vc6)
	(_time 1463739593791 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code edb8b8beb8bbbdfbe8eeabb7eaeae8eae9e8bbeeec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3108(_ent (_in))))
				(_port (_int T -4 0 3108(_ent (_in))))
				(_port (_int PAD -4 0 3108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3111(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3117
		(_object
			(_prcs
				(line__3119(_arch 0 0 3119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3103(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3123(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593823 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3170))
	(_version vc6)
	(_time 1463739593824 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0c595a0a5e5a5c1a090f4a560b0b090b08095a0f0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3181(_ent (_in))))
				(_port (_int T -4 0 3181(_ent (_in))))
				(_port (_int PAD -4 0 3181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3184(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3190
		(_object
			(_prcs
				(line__3192(_arch 0 0 3192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3176(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3196(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593883 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3243))
	(_version vc6)
	(_time 1463739593884 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4b1e1d49181d1b5d4e480d114c4c4e4c4f4e1d484a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3254(_ent (_in))))
				(_port (_int T -4 0 3254(_ent (_in))))
				(_port (_int PAD -4 0 3254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3257(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3263
		(_object
			(_prcs
				(line__3265(_arch 0 0 3265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3249(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3269(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593901 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3316))
	(_version vc6)
	(_time 1463739593913 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6a3f3c6a3a3c3a7c6f692c306d6d6f6d6e6f3c696b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3327(_ent (_in))))
				(_port (_int T -4 0 3327(_ent (_in))))
				(_port (_int PAD -4 0 3327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3330(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3336
		(_object
			(_prcs
				(line__3338(_arch 0 0 3338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3322(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 3342(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 3343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593963 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 3389))
	(_version vc6)
	(_time 1463739593964 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 99cccf9691cfc98f9c9adfc39e9e9c9e9d9ccf9a98)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3400(_ent (_in))))
				(_port (_int T -4 0 3400(_ent (_in))))
				(_port (_int PAD -4 0 3400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 3403(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3409
		(_object
			(_prcs
				(line__3411(_arch 0 0 3411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 3393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3395(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 3415(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 3416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739593979 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 3462))
	(_version vc6)
	(_time 1463739593980 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8fdfeffa1fef8beadabeef2afafadafacadfeaba9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3473(_ent (_in))))
				(_port (_int T -4 0 3473(_ent (_in))))
				(_port (_int PAD -4 0 3473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 3476(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3482
		(_object
			(_prcs
				(line__3484(_arch 0 0 3484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 3466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3468(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 3488(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 3489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739593994 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 3535))
	(_version vc6)
	(_time 1463739593995 2016.05.20 12:19:53)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b8edb9ecb3efe8adeab9aae3eabebabeebbebbbebc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3546(_ent (_in))))
				(_port (_int T -4 0 3546(_ent (_in))))
				(_port (_int PAD -4 0 3546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3543(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3549(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3555
		(_object
			(_prcs
				(line__3557(_arch 0 0 3557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3541(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3561(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739594010 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 3608))
	(_version vc6)
	(_time 1463739594011 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c89dc99dc39f98dd9ac9df939bcecace9bcecbcecc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3619(_ent (_in))))
				(_port (_int T -4 0 3619(_ent (_in))))
				(_port (_int PAD -4 0 3619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3616(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 3622(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3628
		(_object
			(_prcs
				(line__3630(_arch 0 0 3630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 3612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3614(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 3634(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 3635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463739594070 Structure
(_unit VHDL (busyb 0 5102(structure 0 3681))
	(_version vc6)
	(_time 1463739594071 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 06535701055051110b06145c5501030105010f0004)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3692(_ent (_in))))
				(_port (_int T -4 0 3692(_ent (_in))))
				(_port (_int PAD -4 0 3692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3689(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 3695(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3701
		(_object
			(_prcs
				(line__3703(_arch 0 0 3703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 3685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3687(_arch(_uni))))
		(_var (_int busyS_zd -4 0 3707(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 3708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739594116 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 3754))
	(_version vc6)
	(_time 1463739594117 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 35606031336235206734266e603334323133303063)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3765(_ent (_in))))
				(_port (_int T -4 0 3765(_ent (_in))))
				(_port (_int PAD -4 0 3765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3762(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 3768(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3774
		(_object
			(_prcs
				(line__3776(_arch 0 0 3776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 3758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3760(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 3780(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 3781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739594164 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3827))
	(_version vc6)
	(_time 1463739594165 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 64313165633364713665773f316265636062616132)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3838(_ent (_in))))
				(_port (_int T -4 0 3838(_ent (_in))))
				(_port (_int PAD -4 0 3838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3835(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3841(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3847
		(_object
			(_prcs
				(line__3849(_arch 0 0 3849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3833(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3853(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739594197 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3890))
	(_version vc6)
	(_time 1463739594198 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 83d6d78c83d5d5908786c7d9848587858685848480)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3893(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3895(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3891(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739594228 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3921))
	(_version vc6)
	(_time 1463739594229 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a2f7f6f4a3f4f4b7f7a0bbf8a6a5a1a5a6a4a0a4a5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3927(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3930(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3934
		(_object
			(_prcs
				(line__3936(_arch 0 0 3936(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3924(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3939(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 20257         1463739594351 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 3971))
	(_version vc6)
	(_time 1463739594352 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1f4a18184a484f0a49191e480a451b191b191a181d194c)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 4003(_ent (_in))))
				(_port (_int B1 -1 0 4003(_ent (_in))))
				(_port (_int D0 -1 0 4003(_ent (_in))))
				(_port (_int C0 -1 0 4004(_ent (_in))))
				(_port (_int B0 -1 0 4004(_ent (_in))))
				(_port (_int DI1 -1 0 4004(_ent (_in))))
				(_port (_int DI0 -1 0 4005(_ent (_in))))
				(_port (_int CLK -1 0 4005(_ent (_in))))
				(_port (_int F0 -1 0 4005(_ent (_out))))
				(_port (_int Q0 -1 0 4006(_ent (_out))))
				(_port (_int F1 -1 0 4006(_ent (_out))))
				(_port (_int Q1 -1 0 4006(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D1 -1 0 4009(_ent (_in))))
				(_port (_int C1 -1 0 4009(_ent (_in))))
				(_port (_int B1 -1 0 4009(_ent (_in))))
				(_port (_int A1 -1 0 4010(_ent (_in))))
				(_port (_int D0 -1 0 4010(_ent (_in))))
				(_port (_int C0 -1 0 4010(_ent (_in))))
				(_port (_int B0 -1 0 4011(_ent (_in))))
				(_port (_int A0 -1 0 4011(_ent (_in))))
				(_port (_int F0 -1 0 4011(_ent (_out))))
				(_port (_int F1 -1 0 4012(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int D1 -1 0 4015(_ent (_in))))
				(_port (_int C1 -1 0 4015(_ent (_in))))
				(_port (_int B1 -1 0 4015(_ent (_in))))
				(_port (_int A1 -1 0 4016(_ent (_in))))
				(_port (_int D0 -1 0 4016(_ent (_in))))
				(_port (_int C0 -1 0 4016(_ent (_in))))
				(_port (_int B0 -1 0 4017(_ent (_in))))
				(_port (_int A0 -1 0 4017(_ent (_in))))
				(_port (_int F0 -1 0 4017(_ent (_out))))
				(_port (_int F1 -1 0 4018(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 4021(_ent (_in))))
				(_port (_int C1 -1 0 4021(_ent (_in))))
				(_port (_int B1 -1 0 4021(_ent (_in))))
				(_port (_int A1 -1 0 4022(_ent (_in))))
				(_port (_int D0 -1 0 4022(_ent (_in))))
				(_port (_int C0 -1 0 4022(_ent (_in))))
				(_port (_int B0 -1 0 4023(_ent (_in))))
				(_port (_int A0 -1 0 4023(_ent (_in))))
				(_port (_int F0 -1 0 4023(_ent (_out))))
				(_port (_int F1 -1 0 4024(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 4027(_ent (_in))))
				(_port (_int C1 -1 0 4027(_ent (_in))))
				(_port (_int B1 -1 0 4027(_ent (_in))))
				(_port (_int A1 -1 0 4028(_ent (_in))))
				(_port (_int D0 -1 0 4028(_ent (_in))))
				(_port (_int C0 -1 0 4028(_ent (_in))))
				(_port (_int B0 -1 0 4029(_ent (_in))))
				(_port (_int A0 -1 0 4029(_ent (_in))))
				(_port (_int F0 -1 0 4029(_ent (_out))))
				(_port (_int F1 -1 0 4030(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 4033(_ent (_in))))
				(_port (_int C1 -1 0 4033(_ent (_in))))
				(_port (_int B1 -1 0 4033(_ent (_in))))
				(_port (_int A1 -1 0 4034(_ent (_in))))
				(_port (_int D0 -1 0 4034(_ent (_in))))
				(_port (_int C0 -1 0 4034(_ent (_in))))
				(_port (_int B0 -1 0 4035(_ent (_in))))
				(_port (_int A0 -1 0 4035(_ent (_in))))
				(_port (_int F0 -1 0 4035(_ent (_out))))
				(_port (_int F1 -1 0 4036(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 4039(_ent (_in))))
				(_port (_int C1 -1 0 4039(_ent (_in))))
				(_port (_int B1 -1 0 4039(_ent (_in))))
				(_port (_int A1 -1 0 4040(_ent (_in))))
				(_port (_int D0 -1 0 4040(_ent (_in))))
				(_port (_int C0 -1 0 4040(_ent (_in))))
				(_port (_int B0 -1 0 4041(_ent (_in))))
				(_port (_int A0 -1 0 4041(_ent (_in))))
				(_port (_int F0 -1 0 4041(_ent (_out))))
				(_port (_int F1 -1 0 4042(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 4045(_ent (_in))))
				(_port (_int C1 -1 0 4045(_ent (_in))))
				(_port (_int B1 -1 0 4045(_ent (_in))))
				(_port (_int A1 -1 0 4046(_ent (_in))))
				(_port (_int D0 -1 0 4046(_ent (_in))))
				(_port (_int C0 -1 0 4046(_ent (_in))))
				(_port (_int B0 -1 0 4047(_ent (_in))))
				(_port (_int A0 -1 0 4047(_ent (_in))))
				(_port (_int F0 -1 0 4047(_ent (_out))))
				(_port (_int F1 -1 0 4048(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 4051(_ent (_in))))
				(_port (_int C1 -1 0 4051(_ent (_in))))
				(_port (_int B1 -1 0 4051(_ent (_in))))
				(_port (_int A1 -1 0 4052(_ent (_in))))
				(_port (_int D0 -1 0 4052(_ent (_in))))
				(_port (_int C0 -1 0 4052(_ent (_in))))
				(_port (_int B0 -1 0 4053(_ent (_in))))
				(_port (_int A0 -1 0 4053(_ent (_in))))
				(_port (_int M1 -1 0 4053(_ent (_in))))
				(_port (_int M0 -1 0 4054(_ent (_in))))
				(_port (_int CLK -1 0 4054(_ent (_in))))
				(_port (_int F0 -1 0 4054(_ent (_out))))
				(_port (_int Q0 -1 0 4055(_ent (_out))))
				(_port (_int F1 -1 0 4055(_ent (_out))))
				(_port (_int Q1 -1 0 4055(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 4058(_ent (_in))))
				(_port (_int C1 -1 0 4058(_ent (_in))))
				(_port (_int B1 -1 0 4058(_ent (_in))))
				(_port (_int A1 -1 0 4059(_ent (_in))))
				(_port (_int D0 -1 0 4059(_ent (_in))))
				(_port (_int C0 -1 0 4059(_ent (_in))))
				(_port (_int B0 -1 0 4060(_ent (_in))))
				(_port (_int A0 -1 0 4060(_ent (_in))))
				(_port (_int F0 -1 0 4060(_ent (_out))))
				(_port (_int F1 -1 0 4061(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 4064(_ent (_in))))
				(_port (_int C1 -1 0 4064(_ent (_in))))
				(_port (_int B1 -1 0 4064(_ent (_in))))
				(_port (_int A1 -1 0 4065(_ent (_in))))
				(_port (_int D0 -1 0 4065(_ent (_in))))
				(_port (_int C0 -1 0 4065(_ent (_in))))
				(_port (_int B0 -1 0 4066(_ent (_in))))
				(_port (_int A0 -1 0 4066(_ent (_in))))
				(_port (_int F0 -1 0 4066(_ent (_out))))
				(_port (_int F1 -1 0 4067(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 4070(_ent (_out))))
				(_port (_int goS -1 0 4070(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 4073(_ent (_out))))
				(_port (_int rstS -1 0 4073(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 4076(_ent (_out))))
				(_port (_int clkS -1 0 4076(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 4079(_ent (_in))))
				(_port (_int dataout0 -1 0 4079(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 4082(_ent (_in))))
				(_port (_int dataout1 -1 0 4082(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 4085(_ent (_in))))
				(_port (_int dataout2 -1 0 4085(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 4088(_ent (_in))))
				(_port (_int dataout3 -1 0 4088(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 4091(_ent (_in))))
				(_port (_int dataout4 -1 0 4091(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 4094(_ent (_in))))
				(_port (_int dataout5 -1 0 4094(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 4097(_ent (_in))))
				(_port (_int dataout6 -1 0 4097(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 4100(_ent (_in))))
				(_port (_int dataout7 -1 0 4100(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 4103(_ent (_in))))
				(_port (_int dataout8 -1 0 4103(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 4106(_ent (_in))))
				(_port (_int dataout9 -1 0 4106(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 4109(_ent (_in))))
				(_port (_int dataout10 -1 0 4109(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 4112(_ent (_in))))
				(_port (_int dataout11 -1 0 4112(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 4115(_ent (_in))))
				(_port (_int dataout12 -1 0 4115(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 4118(_ent (_in))))
				(_port (_int dataout13 -1 0 4118(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 4121(_ent (_in))))
				(_port (_int dataout14 -1 0 4121(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 4124(_ent (_in))))
				(_port (_int dataout15 -1 0 4124(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 4127(_ent (_in))))
				(_port (_int lcdrs -1 0 4127(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 4130(_ent (_in))))
				(_port (_int lcdwr -1 0 4130(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 4133(_ent (_in))))
				(_port (_int busyS -1 0 4133(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 4136(_ent (_in))))
				(_port (_int fsmstate0 -1 0 4136(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 4139(_ent (_in))))
				(_port (_int fsmstate1 -1 0 4139(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 4142(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_1I 0 4145(_comp SLICE_1)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(fsm_state_c_1))
			((DI1)(n1089))
			((DI0)(n10))
			((CLK)(fsm_state_c_1_derived_2))
			((F0)(n10))
			((Q0)(fsm_state_ns_i_0))
			((F1)(n1089))
			((Q1)(fsm_state_ns_i_1))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_3I 0 4150(_comp SLICE_3)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_5))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(data_out_c_1))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_1))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 4155(_comp SLICE_4)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_2))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_0))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_0))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 4160(_comp SLICE_5)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(go_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_6))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_6))
			((F1)(fsm_state_c_1_derived_2))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 4165(_comp SLICE_6)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(data_out_c_7))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_7))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 4170(_comp SLICE_7)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_4))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(data_out_c_8))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 4175(_comp SLICE_8)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(busy_c))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_9))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_9))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 4179(_comp SLICE_9)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(lcd_wr_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_10))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_10))
			((F1)(lcd_wr_c))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 4183(_comp SLICE_10)
		(_port
			((D1)(lcd_rs_c))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_11))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M1)(fsm_state_ns_i_1))
			((M0)(fsm_state_ns_i_0))
			((CLK)(clk_c))
			((F0)(data_out_c_11))
			((Q0)(fsm_state_ps_i_0))
			((F1)(lcd_rs_c))
			((Q1)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 4189(_comp SLICE_11)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_15))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_12))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_12))
			((F1)(data_out_c_15))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 4194(_comp SLICE_12)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(data_out_c_14))
			((B1)(rst_c))
			((A1)(fsm_state_c_1))
			((D0)(data_out_c_13))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_13))
			((F1)(data_out_c_14))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst goI 0 4199(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 4201(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 4203(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 4205(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 4207(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 4209(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 4211(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 4213(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 4215(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 4217(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 4219(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 4221(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 4223(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 4225(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 4227(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 4229(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 4231(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 4233(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 4235(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 4237(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 4239(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 4241(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 4243(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 4245(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 4247(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 4249(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 4251(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 3972(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 3973(_arch(_uni))))
		(_sig (_int rst_c -1 0 3974(_arch(_uni))))
		(_sig (_int n1089 -1 0 3975(_arch(_uni))))
		(_sig (_int n10 -1 0 3976(_arch(_uni))))
		(_sig (_int fsm_state_c_1_derived_2 -1 0 3977(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_0 -1 0 3978(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1 -1 0 3979(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 3980(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 3981(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 3982(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 3983(_arch(_uni))))
		(_sig (_int go_c -1 0 3984(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 3985(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 3986(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 3987(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 3988(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 3989(_arch(_uni))))
		(_sig (_int busy_c -1 0 3990(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 3991(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 3992(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 3993(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 3994(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 3995(_arch(_uni))))
		(_sig (_int clk_c -1 0 3996(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 3997(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 3998(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 3999(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 4000(_arch(_uni))))
		(_sig (_int VCCI -1 0 4001(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 4258 (lcd_sender))
	(_version vc6)
	(_time 1463739594382 2016.05.20 12:19:54)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3e6a693a6f6868293b3d2d656b393b393c383b3b68)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463739755926 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739755927 2016.05.20 12:22:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41431642451711524445021a154645424547124644)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739755932 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739755933 2016.05.20 12:22:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41434243151611574747041b144746471447454746)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463739755943 Structure
(_unit VHDL (lut40001 0 271(structure 0 65))
	(_version vc6)
	(_time 1463739755956 2016.05.20 12:22:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 60623761653630736561703f316360636166336765)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2272          1463739755973 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463739755974 2016.05.20 12:22:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 70737271242621677971622a247677777377727675)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 90(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 92(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_sig (_int GATE -1 0 88(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463739755979 Structure
(_unit VHDL (vcc 0 79(structure 0 110))
	(_version vc6)
	(_time 1463739755980 2016.05.20 12:22:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 70737271732727677776632a227776767376737776)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 112(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9342          1463739756006 Structure
(_unit VHDL (slice_1 0 122(structure 0 165))
	(_version vc6)
	(_time 1463739756007 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8f8c88818ad8d299da8b9ad6888c8e888c89dc8986)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739592759)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 187(_ent (_in))))
				(_port (_int B -5 0 187(_ent (_in))))
				(_port (_int C -5 0 187(_ent (_in))))
				(_port (_int D -5 0 187(_ent (_in))))
				(_port (_int Z -5 0 188(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 191(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 194(_ent (_in))))
				(_port (_int B -5 0 194(_ent (_in))))
				(_port (_int C -5 0 194(_ent (_in))))
				(_port (_int D -5 0 194(_ent (_in))))
				(_port (_int Z -5 0 195(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 198(_ent (_in))))
				(_port (_int D1 -5 0 198(_ent (_in))))
				(_port (_int SD -5 0 198(_ent (_in))))
				(_port (_int SP -5 0 199(_ent (_in))))
				(_port (_int CK -5 0 199(_ent (_in))))
				(_port (_int LSR -5 0 199(_ent (_in))))
				(_port (_int Q -5 0 200(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 203(_ent (_out))))
			)
		)
	)
	(_inst i41_2_lut 0 206(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 208(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut 0 210(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst i747 0 212(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 215(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst i750 0 217(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 222
		(_object
			(_prcs
				(line__224(_arch 0 0 224(_procedure_call (_trgt(12))(_sens(0)))))
				(line__225(_arch 1 0 225(_procedure_call (_trgt(13))(_sens(1)))))
				(line__226(_arch 2 0 226(_procedure_call (_trgt(14))(_sens(2)))))
				(line__227(_arch 3 0 227(_procedure_call (_trgt(15))(_sens(3)))))
				(line__228(_arch 4 0 228(_procedure_call (_trgt(16))(_sens(4)))))
				(line__229(_arch 5 0 229(_procedure_call (_trgt(17))(_sens(5)))))
				(line__230(_arch 6 0 230(_procedure_call (_trgt(19))(_sens(6)))))
				(line__231(_arch 7 0 231(_procedure_call (_trgt(21))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 235
		(_object
			(_prcs
				(line__237(_arch 8 0 237(_procedure_call (_trgt(18))(_sens(17)))))
				(line__238(_arch 9 0 238(_procedure_call (_trgt(20))(_sens(19)))))
				(line__239(_arch 10 0 239(_procedure_call (_trgt(22))(_sens(21)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 125 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 126 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 127 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 128(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 128(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 140(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 142(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 143(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 144(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 150 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 151 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 152 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 153 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 154 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 156(_ent(_in))))
		(_port (_int B1 -5 0 156(_ent(_in))))
		(_port (_int D0 -5 0 156(_ent(_in))))
		(_port (_int C0 -5 0 157(_ent(_in))))
		(_port (_int B0 -5 0 157(_ent(_in))))
		(_port (_int DI1 -5 0 157(_ent(_in))))
		(_port (_int DI0 -5 0 158(_ent(_in))))
		(_port (_int CLK -5 0 158(_ent(_in))))
		(_port (_int F0 -5 0 158(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 159(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 159(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 159(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 168(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 169(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 170(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 171(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 172(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 173(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 174(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 175(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 176(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 177(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 179(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 180(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 181(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 182(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 184(_arch(_uni))))
		(_sig (_int VCCI -5 0 185(_arch(_uni))))
		(_var (_int F0_zd -5 0 244(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 245(_prcs 0)))
		(_var (_int Q0_zd -5 0 246(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 247(_prcs 0)))
		(_var (_int F1_zd -5 0 248(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 249(_prcs 0)))
		(_var (_int Q1_zd -5 0 250(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 251(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 253(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 254(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 255(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 256(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 257(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 258(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 242(_prcs (_simple)(_trgt(8)(9)(10)(11))(_sens(12)(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1704          1463739756021 Structure
(_unit VHDL (lut40002 0 465(structure 0 375))
	(_version vc6)
	(_time 1463739756022 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9f9dc891ccc9cf8c9a9e8fc0ce9c9f9c9d99cc989a)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 377(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739756035 Structure
(_unit VHDL (lut40003 0 374(structure 0 396))
	(_version vc6)
	(_time 1463739756036 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aeacf9f8fef8febdabafbef1ffadaeadada8fda9ab)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 398(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5683          1463739756053 Structure
(_unit VHDL (slice_3 0 395(structure 0 443))
	(_version vc6)
	(_time 1463739756054 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bebdb9eab8e9e3a8b5bcabe7b9bdbdb9bdb8edb8b7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412408)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 458(_ent (_in))))
				(_port (_int B -4 0 458(_ent (_in))))
				(_port (_int C -4 0 458(_ent (_in))))
				(_port (_int D -4 0 458(_ent (_in))))
				(_port (_int Z -4 0 459(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 462(_ent (_in))))
				(_port (_int B -4 0 462(_ent (_in))))
				(_port (_int C -4 0 462(_ent (_in))))
				(_port (_int D -4 0 462(_ent (_in))))
				(_port (_int Z -4 0 463(_ent (_out))))
			)
		)
	)
	(_inst i1006_2_lut_3_lut_4_lut 0 466(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1010_2_lut_3_lut_4_lut 0 468(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 472
		(_object
			(_prcs
				(line__474(_arch 0 0 474(_procedure_call (_trgt(10))(_sens(0)))))
				(line__475(_arch 1 0 475(_procedure_call (_trgt(11))(_sens(1)))))
				(line__476(_arch 2 0 476(_procedure_call (_trgt(12))(_sens(2)))))
				(line__477(_arch 3 0 477(_procedure_call (_trgt(13))(_sens(3)))))
				(line__478(_arch 4 0 478(_procedure_call (_trgt(14))(_sens(4)))))
				(line__479(_arch 5 0 479(_procedure_call (_trgt(15))(_sens(5)))))
				(line__480(_arch 6 0 480(_procedure_call (_trgt(16))(_sens(6)))))
				(line__481(_arch 7 0 481(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 398 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 399 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 400 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 401(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 401(_ent(_string \"SLICE_3"\))))
		(_gen (_int tipd_D1 -3 0 403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 408(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 409(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 410(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 413(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 414(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 415(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 416(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 417(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 418(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 420(_ent(_in))))
		(_port (_int C1 -4 0 420(_ent(_in))))
		(_port (_int B1 -4 0 420(_ent(_in))))
		(_port (_int A1 -4 0 421(_ent(_in))))
		(_port (_int D0 -4 0 421(_ent(_in))))
		(_port (_int C0 -4 0 421(_ent(_in))))
		(_port (_int B0 -4 0 422(_ent(_in))))
		(_port (_int A0 -4 0 422(_ent(_in))))
		(_port (_int F0 -4 0 422(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 423(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 446(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 447(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 448(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 449(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 450(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 451(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 454(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 455(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 486(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 487(_prcs 0)))
		(_var (_int F1_zd -4 0 488(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 484(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463739756066 Structure
(_unit VHDL (lut40004 0 704(structure 0 552))
	(_version vc6)
	(_time 1463739756067 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cdcf9a999c9b9ddec8ccdd929ccecdcec9cb9ecac8)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 554(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463739756072 Structure
(_unit VHDL (lut40005 0 686(structure 0 573))
	(_version vc6)
	(_time 1463739756073 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cdcf9a999c9b9ddec8ccdd929ccecdcec8cb9ecac8)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 575(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5682          1463739756084 Structure
(_unit VHDL (slice_4 0 530(structure 0 620))
	(_version vc6)
	(_time 1463739756085 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dddeda8fda8a80cbd6dfc884daded9dadedb8edbd4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412480)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 635(_ent (_in))))
				(_port (_int B -4 0 635(_ent (_in))))
				(_port (_int C -4 0 635(_ent (_in))))
				(_port (_int D -4 0 635(_ent (_in))))
				(_port (_int Z -4 0 636(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 639(_ent (_in))))
				(_port (_int B -4 0 639(_ent (_in))))
				(_port (_int C -4 0 639(_ent (_in))))
				(_port (_int D -4 0 639(_ent (_in))))
				(_port (_int Z -4 0 640(_ent (_out))))
			)
		)
	)
	(_inst i1009_2_lut_3_lut_4_lut 0 643(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i999_2_lut_3_lut_4_lut 0 645(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 649
		(_object
			(_prcs
				(line__651(_arch 0 0 651(_procedure_call (_trgt(10))(_sens(0)))))
				(line__652(_arch 1 0 652(_procedure_call (_trgt(11))(_sens(1)))))
				(line__653(_arch 2 0 653(_procedure_call (_trgt(12))(_sens(2)))))
				(line__654(_arch 3 0 654(_procedure_call (_trgt(13))(_sens(3)))))
				(line__655(_arch 4 0 655(_procedure_call (_trgt(14))(_sens(4)))))
				(line__656(_arch 5 0 656(_procedure_call (_trgt(15))(_sens(5)))))
				(line__657(_arch 6 0 657(_procedure_call (_trgt(16))(_sens(6)))))
				(line__658(_arch 7 0 658(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 533 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 534 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 535 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 536(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 536(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_D1 -3 0 538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 551(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 552(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 553(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 555(_ent(_in))))
		(_port (_int C1 -4 0 555(_ent(_in))))
		(_port (_int B1 -4 0 555(_ent(_in))))
		(_port (_int A1 -4 0 556(_ent(_in))))
		(_port (_int D0 -4 0 556(_ent(_in))))
		(_port (_int C0 -4 0 556(_ent(_in))))
		(_port (_int B0 -4 0 557(_ent(_in))))
		(_port (_int A0 -4 0 557(_ent(_in))))
		(_port (_int F0 -4 0 557(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 558(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 623(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 624(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 625(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 626(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 627(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 630(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 631(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 632(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 663(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 664(_prcs 0)))
		(_var (_int F1_zd -4 0 665(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 661(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1710          1463739756099 Structure
(_unit VHDL (lut40006 0 1163(structure 0 729))
	(_version vc6)
	(_time 1463739756100 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code edefbabfbcbbbdfee8ecfdb2bceeedeeebebbeeae8)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5674          1463739756113 Structure
(_unit VHDL (slice_5 0 742(structure 0 776))
	(_version vc6)
	(_time 1463739756114 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fcfffbacfcaba1eaf7fee9a5fbfff9fbfffaaffaf5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739593087)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -4 0 795(_ent (_in))))
				(_port (_int B -4 0 795(_ent (_in))))
				(_port (_int C -4 0 795(_ent (_in))))
				(_port (_int D -4 0 795(_ent (_in))))
				(_port (_int Z -4 0 796(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 791(_ent (_in))))
				(_port (_int B -4 0 791(_ent (_in))))
				(_port (_int C -4 0 791(_ent (_in))))
				(_port (_int D -4 0 791(_ent (_in))))
				(_port (_int Z -4 0 792(_ent (_out))))
			)
		)
	)
	(_inst i2_3_lut_4_lut 0 799(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst i1005_2_lut_3_lut_4_lut 0 801(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 805
		(_object
			(_prcs
				(line__807(_arch 0 0 807(_procedure_call (_trgt(10))(_sens(0)))))
				(line__808(_arch 1 0 808(_procedure_call (_trgt(11))(_sens(1)))))
				(line__809(_arch 2 0 809(_procedure_call (_trgt(12))(_sens(2)))))
				(line__810(_arch 3 0 810(_procedure_call (_trgt(13))(_sens(3)))))
				(line__811(_arch 4 0 811(_procedure_call (_trgt(14))(_sens(4)))))
				(line__812(_arch 5 0 812(_procedure_call (_trgt(15))(_sens(5)))))
				(line__813(_arch 6 0 813(_procedure_call (_trgt(16))(_sens(6)))))
				(line__814(_arch 7 0 814(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 745 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 746 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 747 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 748(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 748(_ent(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 765(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 767(_ent(_in))))
		(_port (_int C1 -4 0 767(_ent(_in))))
		(_port (_int B1 -4 0 767(_ent(_in))))
		(_port (_int A1 -4 0 768(_ent(_in))))
		(_port (_int D0 -4 0 768(_ent(_in))))
		(_port (_int C0 -4 0 768(_ent(_in))))
		(_port (_int B0 -4 0 769(_ent(_in))))
		(_port (_int A0 -4 0 769(_ent(_in))))
		(_port (_int F0 -4 0 769(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 770(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 779(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 780(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 781(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 783(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 785(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 786(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 787(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 788(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 819(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 820(_prcs 0)))
		(_var (_int F1_zd -4 0 821(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 822(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 817(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5715          1463739756144 Structure
(_unit VHDL (slice_6 0 1038(structure 0 911))
	(_version vc6)
	(_time 1463739756145 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b181d1c1a4c460d10190e421c181d1c181d481d12)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412751)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 926(_ent (_in))))
				(_port (_int B -4 0 926(_ent (_in))))
				(_port (_int C -4 0 926(_ent (_in))))
				(_port (_int D -4 0 926(_ent (_in))))
				(_port (_int Z -4 0 927(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -4 0 930(_ent (_in))))
				(_port (_int B -4 0 930(_ent (_in))))
				(_port (_int C -4 0 930(_ent (_in))))
				(_port (_int D -4 0 930(_ent (_in))))
				(_port (_int Z -4 0 931(_ent (_out))))
			)
		)
	)
	(_inst i1008_2_lut_3_lut_4_lut 0 934(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1004_2_lut_3_lut_4_lut 0 936(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_block WireDelay 0 940
		(_object
			(_prcs
				(line__942(_arch 0 0 942(_procedure_call (_trgt(10))(_sens(0)))))
				(line__943(_arch 1 0 943(_procedure_call (_trgt(11))(_sens(1)))))
				(line__944(_arch 2 0 944(_procedure_call (_trgt(12))(_sens(2)))))
				(line__945(_arch 3 0 945(_procedure_call (_trgt(13))(_sens(3)))))
				(line__946(_arch 4 0 946(_procedure_call (_trgt(14))(_sens(4)))))
				(line__947(_arch 5 0 947(_procedure_call (_trgt(15))(_sens(5)))))
				(line__948(_arch 6 0 948(_procedure_call (_trgt(16))(_sens(6)))))
				(line__949(_arch 7 0 949(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 914(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 915(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 917(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 918(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 919(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 920(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 921(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 922(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 923(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 954(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 955(_prcs 0)))
		(_var (_int F1_zd -4 0 956(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 957(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 952(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739756150 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1020))
	(_version vc6)
	(_time 1463739756151 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1b194d1d4c4d4b081e1a0b444a181b181c1d481c1e)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1022(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739756162 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1067))
	(_version vc6)
	(_time 1463739756163 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b282d2f2a7c763d20293e722c282c2c282d782d22)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412796)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -4 0 1082(_ent (_in))))
				(_port (_int B -4 0 1082(_ent (_in))))
				(_port (_int C -4 0 1082(_ent (_in))))
				(_port (_int D -4 0 1082(_ent (_in))))
				(_port (_int Z -4 0 1083(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 1086(_ent (_in))))
				(_port (_int B -4 0 1086(_ent (_in))))
				(_port (_int C -4 0 1086(_ent (_in))))
				(_port (_int D -4 0 1086(_ent (_in))))
				(_port (_int Z -4 0 1087(_ent (_out))))
			)
		)
	)
	(_inst i1007_2_lut_3_lut_4_lut 0 1090(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i1003_2_lut_3_lut_4_lut 0 1092(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 1096
		(_object
			(_prcs
				(line__1098(_arch 0 0 1098(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1099(_arch 1 0 1099(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1100(_arch 2 0 1100(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1101(_arch 3 0 1101(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1102(_arch 4 0 1102(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1103(_arch 5 0 1103(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1104(_arch 6 0 1104(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1105(_arch 7 0 1105(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1070(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1071(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1072(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1073(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1074(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1075(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1078(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1079(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1110(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1111(_prcs 0)))
		(_var (_int F1_zd -4 0 1112(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1113(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1108(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739756191 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1176))
	(_version vc6)
	(_time 1463739756192 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a481c491e1c1a594f4b5a151b494a49424c194d4f)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1178(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739756222 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1197))
	(_version vc6)
	(_time 1463739756223 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 696b3f68653f397a6c687936386a696a606f3a6e6c)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1199(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100100011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100100011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5763          1463739756253 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1244))
	(_version vc6)
	(_time 1463739756254 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 898a8f87d3ded49f828b9cd08e8a818e8a8fda8f80)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 1259(_ent (_in))))
				(_port (_int B -4 0 1259(_ent (_in))))
				(_port (_int C -4 0 1259(_ent (_in))))
				(_port (_int D -4 0 1259(_ent (_in))))
				(_port (_int Z -4 0 1260(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1263(_ent (_in))))
				(_port (_int B -4 0 1263(_ent (_in))))
				(_port (_int C -4 0 1263(_ent (_in))))
				(_port (_int D -4 0 1263(_ent (_in))))
				(_port (_int Z -4 0 1264(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 1267(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i1002_2_lut_3_lut_4_lut 0 1269(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1273
		(_object
			(_prcs
				(line__1275(_arch 0 0 1275(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1276(_arch 1 0 1276(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1277(_arch 2 0 1277(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1278(_arch 3 0 1278(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1279(_arch 4 0 1279(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1280(_arch 5 0 1280(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1281(_arch 6 0 1281(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1282(_arch 7 0 1282(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1247(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1248(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1249(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1250(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1251(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1252(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1253(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1254(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1255(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1256(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1287(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1288(_prcs 0)))
		(_var (_int F1_zd -4 0 1289(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1290(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1285(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5763          1463739756287 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1379))
	(_version vc6)
	(_time 1463739756288 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a8abaefff3fff5bea3aabdf1afaba1afabaefbaea1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 1394(_ent (_in))))
				(_port (_int B -4 0 1394(_ent (_in))))
				(_port (_int C -4 0 1394(_ent (_in))))
				(_port (_int D -4 0 1394(_ent (_in))))
				(_port (_int Z -4 0 1395(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 1398(_ent (_in))))
				(_port (_int B -4 0 1398(_ent (_in))))
				(_port (_int C -4 0 1398(_ent (_in))))
				(_port (_int D -4 0 1398(_ent (_in))))
				(_port (_int Z -4 0 1399(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_1 0 1402(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i1001_2_lut_3_lut_4_lut 0 1404(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 1408
		(_object
			(_prcs
				(line__1410(_arch 0 0 1410(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1411(_arch 1 0 1411(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1412(_arch 2 0 1412(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1413(_arch 3 0 1413(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1414(_arch 4 0 1414(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1415(_arch 5 0 1415(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1416(_arch 6 0 1416(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1417(_arch 7 0 1417(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1382(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1383(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1384(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1385(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1386(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1387(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1389(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1390(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1391(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1422(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1423(_prcs 0)))
		(_var (_int F1_zd -4 0 1424(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1420(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739756316 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1488))
	(_version vc6)
	(_time 1463739756317 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c7c59193c59197d4c2c6d79896c4c6c4c7c194c0c2)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1490(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1921          1463739756349 Structure
(_unit VHDL (vmuxregsre0011 0 1501(structure 0 1510))
	(_version vc6)
	(_time 1463739756350 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e6e5e5b5b4b0b7f1efe2f4bcb2e0e1e1e5e1e4e0e3)
	(_ent
		(_time 1463739593258)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1512(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1502(_ent(_in))))
		(_port (_int D1 -1 0 1502(_ent(_in))))
		(_port (_int SD -1 0 1502(_ent(_in))))
		(_port (_int SP -1 0 1503(_ent(_in))))
		(_port (_int CK -1 0 1503(_ent(_in))))
		(_port (_int LSR -1 0 1503(_ent(_in))))
		(_port (_int Q -1 0 1504(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10496         1463739756409 Structure
(_unit VHDL (slice_10 0 1523(structure 0 1573))
	(_version vc6)
	(_time 1463739756410 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 252620217372783326222028637a75262522262376232c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739593278)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 1608(_ent (_in))))
				(_port (_int B -5 0 1608(_ent (_in))))
				(_port (_int C -5 0 1608(_ent (_in))))
				(_port (_int D -5 0 1608(_ent (_in))))
				(_port (_int Z -5 0 1609(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 1604(_ent (_in))))
				(_port (_int B -5 0 1604(_ent (_in))))
				(_port (_int C -5 0 1604(_ent (_in))))
				(_port (_int D -5 0 1604(_ent (_in))))
				(_port (_int Z -5 0 1605(_ent (_out))))
			)
		)
		(vmuxregsre0011
			(_object
				(_port (_int D0 -5 0 1612(_ent (_in))))
				(_port (_int D1 -5 0 1612(_ent (_in))))
				(_port (_int SD -5 0 1612(_ent (_in))))
				(_port (_int SP -5 0 1613(_ent (_in))))
				(_port (_int CK -5 0 1613(_ent (_in))))
				(_port (_int LSR -5 0 1613(_ent (_in))))
				(_port (_int Q -5 0 1614(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1601(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1598(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 1617(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i1000_2_lut_3_lut_4_lut 0 1619(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i1 0 1621(_comp vmuxregsre0011)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0011)
		)
	)
	(_inst DRIVEVCC 0 1624(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1626(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 1628(_comp vmuxregsre0011)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0011)
		)
	)
	(_block WireDelay 0 1633
		(_object
			(_prcs
				(line__1635(_arch 0 0 1635(_procedure_call (_trgt(15))(_sens(0)))))
				(line__1636(_arch 1 0 1636(_procedure_call (_trgt(16))(_sens(1)))))
				(line__1637(_arch 2 0 1637(_procedure_call (_trgt(17))(_sens(2)))))
				(line__1638(_arch 3 0 1638(_procedure_call (_trgt(18))(_sens(3)))))
				(line__1639(_arch 4 0 1639(_procedure_call (_trgt(19))(_sens(4)))))
				(line__1640(_arch 5 0 1640(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1641(_arch 6 0 1641(_procedure_call (_trgt(21))(_sens(6)))))
				(line__1642(_arch 7 0 1642(_procedure_call (_trgt(22))(_sens(7)))))
				(line__1643(_arch 8 0 1643(_procedure_call (_trgt(23))(_sens(8)))))
				(line__1644(_arch 9 0 1644(_procedure_call (_trgt(25))(_sens(9)))))
				(line__1645(_arch 10 0 1645(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 1649
		(_object
			(_prcs
				(line__1651(_arch 11 0 1651(_procedure_call (_trgt(24))(_sens(23)))))
				(line__1652(_arch 12 0 1652(_procedure_call (_trgt(26))(_sens(25)))))
				(line__1653(_arch 13 0 1653(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1527 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1528 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1529(_ent gms(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 1539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1551(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1552 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1553 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1554 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1555 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1556 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1557 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1558 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1559 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1560 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1561 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1563(_ent(_in))))
		(_port (_int C1 -5 0 1563(_ent(_in))))
		(_port (_int B1 -5 0 1563(_ent(_in))))
		(_port (_int A1 -5 0 1564(_ent(_in))))
		(_port (_int D0 -5 0 1564(_ent(_in))))
		(_port (_int C0 -5 0 1564(_ent(_in))))
		(_port (_int B0 -5 0 1565(_ent(_in))))
		(_port (_int A0 -5 0 1565(_ent(_in))))
		(_port (_int M1 -5 0 1565(_ent(_in))))
		(_port (_int M0 -5 0 1566(_ent(_in))))
		(_port (_int CLK -5 0 1566(_ent(_in))))
		(_port (_int F0 -5 0 1566(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1567(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1567(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1567(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1576(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1577(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1578(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1579(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1580(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1581(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1582(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1583(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 1584(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1585(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1586(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1587(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1588(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1590(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1591(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1592(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1593(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1595(_arch(_uni))))
		(_sig (_int GNDI -5 0 1596(_arch(_uni))))
		(_var (_int F0_zd -5 0 1658(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1659(_prcs 0)))
		(_var (_int Q0_zd -5 0 1660(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1661(_prcs 0)))
		(_var (_int F1_zd -5 0 1662(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1663(_prcs 0)))
		(_var (_int Q1_zd -5 0 1664(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1665(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1667(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1668(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1669(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1670(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1671(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1672(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 1656(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 5762          1463739756441 Structure
(_unit VHDL (slice_11 0 1980(structure 0 1824))
	(_version vc6)
	(_time 1463739756442 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 44474146131319524f46511d434745474543474217)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 1839(_ent (_in))))
				(_port (_int B -4 0 1839(_ent (_in))))
				(_port (_int C -4 0 1839(_ent (_in))))
				(_port (_int D -4 0 1839(_ent (_in))))
				(_port (_int Z -4 0 1840(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1843(_ent (_in))))
				(_port (_int B -4 0 1843(_ent (_in))))
				(_port (_int C -4 0 1843(_ent (_in))))
				(_port (_int D -4 0 1843(_ent (_in))))
				(_port (_int Z -4 0 1844(_ent (_out))))
			)
		)
	)
	(_inst i1011_2_lut_3_lut_4_lut 0 1847(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i1014_2_lut_3_lut_4_lut 0 1849(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1853
		(_object
			(_prcs
				(line__1855(_arch 0 0 1855(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1856(_arch 1 0 1856(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1857(_arch 2 0 1857(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1858(_arch 3 0 1858(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1859(_arch 4 0 1859(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1860(_arch 5 0 1860(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1861(_arch 6 0 1861(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1862(_arch 7 0 1862(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1832(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1833(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1834(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1835(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1836(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1867(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1868(_prcs 0)))
		(_var (_int F1_zd -4 0 1869(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1870(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1865(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5762          1463739756487 Structure
(_unit VHDL (slice_12 0 2115(structure 0 1959))
	(_version vc6)
	(_time 1463739756488 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7370767223242e657871662a747072707174707520)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -4 0 1974(_ent (_in))))
				(_port (_int B -4 0 1974(_ent (_in))))
				(_port (_int C -4 0 1974(_ent (_in))))
				(_port (_int D -4 0 1974(_ent (_in))))
				(_port (_int Z -4 0 1975(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1978(_ent (_in))))
				(_port (_int B -4 0 1978(_ent (_in))))
				(_port (_int C -4 0 1978(_ent (_in))))
				(_port (_int D -4 0 1978(_ent (_in))))
				(_port (_int Z -4 0 1979(_ent (_out))))
			)
		)
	)
	(_inst i1012_2_lut_3_lut_4_lut 0 1982(_comp lut40005)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst i1013_2_lut_3_lut_4_lut 0 1984(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1988
		(_object
			(_prcs
				(line__1990(_arch 0 0 1990(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1991(_arch 1 0 1991(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1992(_arch 2 0 1992(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1993(_arch 3 0 1993(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1994(_arch 4 0 1994(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1995(_arch 5 0 1995(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1996(_arch 6 0 1996(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1997(_arch 7 0 1997(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1962(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1963(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1965(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1966(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1967(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1968(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1969(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1970(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1971(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2002(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2003(_prcs 0)))
		(_var (_int F1_zd -4 0 2004(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2005(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2000(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 986           1463739756521 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 2067))
	(_version vc6)
	(_time 1463739756522 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 92919c9dc6c0c4849a94d4c8c195979494959a94c4)
	(_ent
		(_time 1463739413057)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2069(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463739756565 Structure
(_unit VHDL (gob 0 3536(structure 0 2099))
	(_version vc6)
	(_time 1463739756566 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c1c3c094969697d7c3c6879b92c7c6c797c7c3c7c6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2106(_ent (_out))))
				(_port (_int PAD -5 0 2106(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2109(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2113
		(_object
			(_prcs
				(line__2115(_arch 0 0 2115(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2102(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2103(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2119(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2120(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2122(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2123(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2118(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739756599 Structure
(_unit VHDL (rstb 0 3620(structure 0 2183))
	(_version vc6)
	(_time 1463739756600 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e0e3e4b2e3b6b0f6e7e6f2bbb2e7e4e6e2e7e2e7e3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2190(_ent (_out))))
				(_port (_int PAD -5 0 2190(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2193(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2197
		(_object
			(_prcs
				(line__2199(_arch 0 0 2199(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2186(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2203(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2204(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2206(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2207(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2202(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739756614 Structure
(_unit VHDL (clkb 0 3704(structure 0 2267))
	(_version vc6)
	(_time 1463739756615 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code efedeabceab8e9f9e8e8fcb5ede9bde9ede9ece9bc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2274(_ent (_out))))
				(_port (_int PAD -5 0 2274(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2277(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2281
		(_object
			(_prcs
				(line__2283(_arch 0 0 2283(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2270(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2287(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2288(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2290(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2291(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2286(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1112          1463739756628 Structure
(_unit VHDL (xo2iobuf0012 0 2331(structure 0 2338))
	(_version vc6)
	(_time 1463739756629 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fffcf1afffada9e9f7f9b9a5acf8faf9f9fcfffcff)
	(_ent
		(_time 1463739593403)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 2340(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 2332(_ent(_in))))
		(_port (_int T -1 0 2332(_ent(_in))))
		(_port (_int PAD -1 0 2332(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463739756659 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2367))
	(_version vc6)
	(_time 1463739756660 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e1c1d194a484e081b1d584419191b191a1b481d1e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2378(_ent (_in))))
				(_port (_int T -4 0 2378(_ent (_in))))
				(_port (_int PAD -4 0 2378(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2375(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2381(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2383(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2387
		(_object
			(_prcs
				(line__2389(_arch 0 0 2389(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2370(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2371(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2373(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2393(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2394(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2392(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756692 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2440))
	(_version vc6)
	(_time 1463739756693 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d3f3e38686b6d2b383e7b673a3a383a39386b3e3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2451(_ent (_in))))
				(_port (_int T -4 0 2451(_ent (_in))))
				(_port (_int PAD -4 0 2451(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2448(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2454(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2456(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2460
		(_object
			(_prcs
				(line__2462(_arch 0 0 2462(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2443(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2444(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2446(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2466(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2467(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2465(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756737 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2513))
	(_version vc6)
	(_time 1463739756738 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c6e6f6c3e3a3c7a696f2a366b6b696b68693a6f6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2524(_ent (_in))))
				(_port (_int T -4 0 2524(_ent (_in))))
				(_port (_int PAD -4 0 2524(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2521(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2527(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2529(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2533
		(_object
			(_prcs
				(line__2535(_arch 0 0 2535(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2516(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2517(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2519(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2539(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2540(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2538(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756784 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2586))
	(_version vc6)
	(_time 1463739756785 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b999894c8cdcb8d9e98ddc19c9c9e9c9f9ecd9898)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2597(_ent (_in))))
				(_port (_int T -4 0 2597(_ent (_in))))
				(_port (_int PAD -4 0 2597(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2594(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2600(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2602(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2606
		(_object
			(_prcs
				(line__2608(_arch 0 0 2608(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2590(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2592(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2612(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2613(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2611(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756815 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2659))
	(_version vc6)
	(_time 1463739756816 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bab8b9eeeaeceaacbfb9fce0bdbdbfbdbebfecb9be)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2670(_ent (_in))))
				(_port (_int T -4 0 2670(_ent (_in))))
				(_port (_int PAD -4 0 2670(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2667(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2673(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2679
		(_object
			(_prcs
				(line__2681(_arch 0 0 2681(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2662(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2663(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2665(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2685(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2686(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2684(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756862 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2732))
	(_version vc6)
	(_time 1463739756863 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e9ebeabae1bfb9ffeceaafb3eeeeeceeedecbfeaec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2743(_ent (_in))))
				(_port (_int T -4 0 2743(_ent (_in))))
				(_port (_int PAD -4 0 2743(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2740(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2746(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2748(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2752
		(_object
			(_prcs
				(line__2754(_arch 0 0 2754(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2735(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2736(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2738(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2758(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2759(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2757(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756909 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2805))
	(_version vc6)
	(_time 1463739756910 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 181a141f114e480e1d1b5e421f1f1d1f1c1d4e1b1e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2816(_ent (_in))))
				(_port (_int T -4 0 2816(_ent (_in))))
				(_port (_int PAD -4 0 2816(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2813(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2819(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2821(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2825
		(_object
			(_prcs
				(line__2827(_arch 0 0 2827(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2809(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2811(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2831(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2832(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2830(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756954 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2878))
	(_version vc6)
	(_time 1463739756955 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 47454b45411117514244011d404042404342114440)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2889(_ent (_in))))
				(_port (_int T -4 0 2889(_ent (_in))))
				(_port (_int PAD -4 0 2889(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2886(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2892(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2894(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2898
		(_object
			(_prcs
				(line__2900(_arch 0 0 2900(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2882(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2884(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2904(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2905(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2903(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739756987 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 2951))
	(_version vc6)
	(_time 1463739756988 2016.05.20 12:22:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 66646a66613036706365203c61616361626330656e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 2962(_ent (_in))))
				(_port (_int T -4 0 2962(_ent (_in))))
				(_port (_int PAD -4 0 2962(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2959(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 2965(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 2967(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2971
		(_object
			(_prcs
				(line__2973(_arch 0 0 2973(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 2955(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2957(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 2977(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 2978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2976(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739757018 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3024))
	(_version vc6)
	(_time 1463739757019 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8587898b81d3d5938086c3df828280828180d3868c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3035(_ent (_in))))
				(_port (_int T -4 0 3035(_ent (_in))))
				(_port (_int PAD -4 0 3035(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3032(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3038(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3044
		(_object
			(_prcs
				(line__3046(_arch 0 0 3046(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3028(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3030(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3050(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3051(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3049(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757049 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3097))
	(_version vc6)
	(_time 1463739757050 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a4a6a8f3a1f2f4b2a1a7e2fea3a3a1a3a0a1f2a7a5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3108(_ent (_in))))
				(_port (_int T -4 0 3108(_ent (_in))))
				(_port (_int PAD -4 0 3108(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3105(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3111(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3117
		(_object
			(_prcs
				(line__3119(_arch 0 0 3119(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3100(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3101(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3103(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3123(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3124(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3122(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757095 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3170))
	(_version vc6)
	(_time 1463739757096 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d3d1df81d18583c5d6d09589d4d4d6d4d7d685d0d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3181(_ent (_in))))
				(_port (_int T -4 0 3181(_ent (_in))))
				(_port (_int PAD -4 0 3181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3178(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3184(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3190
		(_object
			(_prcs
				(line__3192(_arch 0 0 3192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3176(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3196(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757127 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3243))
	(_version vc6)
	(_time 1463739757128 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f2f0fea2f1a4a2e4f7f1b4a8f5f5f7f5f6f7a4f1f3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3254(_ent (_in))))
				(_port (_int T -4 0 3254(_ent (_in))))
				(_port (_int PAD -4 0 3254(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3251(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3257(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3259(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3263
		(_object
			(_prcs
				(line__3265(_arch 0 0 3265(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3246(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3247(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3249(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3269(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3268(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757173 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3316))
	(_version vc6)
	(_time 1463739757174 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 21232c25217771372422677b262624262524772220)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3327(_ent (_in))))
				(_port (_int T -4 0 3327(_ent (_in))))
				(_port (_int PAD -4 0 3327(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3324(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3330(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3332(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3336
		(_object
			(_prcs
				(line__3338(_arch 0 0 3338(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3319(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3322(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 3342(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 3343(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3341(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757191 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 3389))
	(_version vc6)
	(_time 1463739757192 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 31333c34316761273432776b363634363534673230)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3400(_ent (_in))))
				(_port (_int T -4 0 3400(_ent (_in))))
				(_port (_int PAD -4 0 3400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3397(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 3403(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3405(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3409
		(_object
			(_prcs
				(line__3411(_arch 0 0 3411(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 3393(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3395(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 3415(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 3416(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3414(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739757207 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 3462))
	(_version vc6)
	(_time 1463739757208 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 40424d42411610564543061a474745474445164341)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3473(_ent (_in))))
				(_port (_int T -4 0 3473(_ent (_in))))
				(_port (_int PAD -4 0 3473(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3470(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 3476(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3478(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3482
		(_object
			(_prcs
				(line__3484(_arch 0 0 3484(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3465(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 3466(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3468(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 3488(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 3489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3487(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739757238 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 3535))
	(_version vc6)
	(_time 1463739757239 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f5d055c0a080f4a0d5e4d040d595d590c595c595b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3546(_ent (_in))))
				(_port (_int T -4 0 3546(_ent (_in))))
				(_port (_int PAD -4 0 3546(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3543(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3549(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3551(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3555
		(_object
			(_prcs
				(line__3557(_arch 0 0 3557(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3539(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3541(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3561(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3562(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3560(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739757252 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 3608))
	(_version vc6)
	(_time 1463739757253 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6f6d356f3a383f7a3d6e78343c696d693c696c696b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3619(_ent (_in))))
				(_port (_int T -4 0 3619(_ent (_in))))
				(_port (_int PAD -4 0 3619(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3616(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 3622(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3628
		(_object
			(_prcs
				(line__3630(_arch 0 0 3630(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3611(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 3612(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3614(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 3634(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 3635(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3633(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463739757258 Structure
(_unit VHDL (busyb 0 5102(structure 0 3681))
	(_version vc6)
	(_time 1463739757259 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6f6d646e3c393878626f7d353c686a686c6866696d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3692(_ent (_in))))
				(_port (_int T -4 0 3692(_ent (_in))))
				(_port (_int PAD -4 0 3692(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3689(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 3695(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3697(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3701
		(_object
			(_prcs
				(line__3703(_arch 0 0 3703(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 3685(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3687(_arch(_uni))))
		(_var (_int busyS_zd -4 0 3707(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 3708(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3706(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739757285 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 3754))
	(_version vc6)
	(_time 1463739757286 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8e8c8181d8d98e9bdc8f9dd5db888f898a888b8bd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3765(_ent (_in))))
				(_port (_int T -4 0 3765(_ent (_in))))
				(_port (_int PAD -4 0 3765(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3762(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 3768(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3770(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3774
		(_object
			(_prcs
				(line__3776(_arch 0 0 3776(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3757(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 3758(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3760(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 3780(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 3781(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3779(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739757299 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3827))
	(_version vc6)
	(_time 1463739757300 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9e9c9190c8c99e8bcc9f8dc5cb989f999a989b9bc8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int I -4 0 3838(_ent (_in))))
				(_port (_int T -4 0 3838(_ent (_in))))
				(_port (_int PAD -4 0 3838(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3835(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3841(_comp xo2iobuf0012)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_inst DRIVEGND 0 3843(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3847
		(_object
			(_prcs
				(line__3849(_arch 0 0 3849(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3831(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3833(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3853(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3854(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3852(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739757305 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3890))
	(_version vc6)
	(_time 1463739757306 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9e9c9090c8c8c88d9a9bdac499989a989b9899999d)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3893(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3895(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3891(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739757332 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3921))
	(_version vc6)
	(_time 1463739757333 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bdbfb3e8eaebeba8e8bfa4e7b9babebab9bbbfbbba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3927(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3930(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3934
		(_object
			(_prcs
				(line__3936(_arch 0 0 3936(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3924(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3939(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 20257         1463739757423 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 3971))
	(_version vc6)
	(_time 1463739757424 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1b19191c4a4c4b0e4d1d1a4c0e411f1d1f1d1e1c191d48)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 4003(_ent (_in))))
				(_port (_int B1 -1 0 4003(_ent (_in))))
				(_port (_int D0 -1 0 4003(_ent (_in))))
				(_port (_int C0 -1 0 4004(_ent (_in))))
				(_port (_int B0 -1 0 4004(_ent (_in))))
				(_port (_int DI1 -1 0 4004(_ent (_in))))
				(_port (_int DI0 -1 0 4005(_ent (_in))))
				(_port (_int CLK -1 0 4005(_ent (_in))))
				(_port (_int F0 -1 0 4005(_ent (_out))))
				(_port (_int Q0 -1 0 4006(_ent (_out))))
				(_port (_int F1 -1 0 4006(_ent (_out))))
				(_port (_int Q1 -1 0 4006(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D1 -1 0 4009(_ent (_in))))
				(_port (_int C1 -1 0 4009(_ent (_in))))
				(_port (_int B1 -1 0 4009(_ent (_in))))
				(_port (_int A1 -1 0 4010(_ent (_in))))
				(_port (_int D0 -1 0 4010(_ent (_in))))
				(_port (_int C0 -1 0 4010(_ent (_in))))
				(_port (_int B0 -1 0 4011(_ent (_in))))
				(_port (_int A0 -1 0 4011(_ent (_in))))
				(_port (_int F0 -1 0 4011(_ent (_out))))
				(_port (_int F1 -1 0 4012(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int D1 -1 0 4015(_ent (_in))))
				(_port (_int C1 -1 0 4015(_ent (_in))))
				(_port (_int B1 -1 0 4015(_ent (_in))))
				(_port (_int A1 -1 0 4016(_ent (_in))))
				(_port (_int D0 -1 0 4016(_ent (_in))))
				(_port (_int C0 -1 0 4016(_ent (_in))))
				(_port (_int B0 -1 0 4017(_ent (_in))))
				(_port (_int A0 -1 0 4017(_ent (_in))))
				(_port (_int F0 -1 0 4017(_ent (_out))))
				(_port (_int F1 -1 0 4018(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 4021(_ent (_in))))
				(_port (_int C1 -1 0 4021(_ent (_in))))
				(_port (_int B1 -1 0 4021(_ent (_in))))
				(_port (_int A1 -1 0 4022(_ent (_in))))
				(_port (_int D0 -1 0 4022(_ent (_in))))
				(_port (_int C0 -1 0 4022(_ent (_in))))
				(_port (_int B0 -1 0 4023(_ent (_in))))
				(_port (_int A0 -1 0 4023(_ent (_in))))
				(_port (_int F0 -1 0 4023(_ent (_out))))
				(_port (_int F1 -1 0 4024(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 4027(_ent (_in))))
				(_port (_int C1 -1 0 4027(_ent (_in))))
				(_port (_int B1 -1 0 4027(_ent (_in))))
				(_port (_int A1 -1 0 4028(_ent (_in))))
				(_port (_int D0 -1 0 4028(_ent (_in))))
				(_port (_int C0 -1 0 4028(_ent (_in))))
				(_port (_int B0 -1 0 4029(_ent (_in))))
				(_port (_int A0 -1 0 4029(_ent (_in))))
				(_port (_int F0 -1 0 4029(_ent (_out))))
				(_port (_int F1 -1 0 4030(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 4033(_ent (_in))))
				(_port (_int C1 -1 0 4033(_ent (_in))))
				(_port (_int B1 -1 0 4033(_ent (_in))))
				(_port (_int A1 -1 0 4034(_ent (_in))))
				(_port (_int D0 -1 0 4034(_ent (_in))))
				(_port (_int C0 -1 0 4034(_ent (_in))))
				(_port (_int B0 -1 0 4035(_ent (_in))))
				(_port (_int A0 -1 0 4035(_ent (_in))))
				(_port (_int F0 -1 0 4035(_ent (_out))))
				(_port (_int F1 -1 0 4036(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 4039(_ent (_in))))
				(_port (_int C1 -1 0 4039(_ent (_in))))
				(_port (_int B1 -1 0 4039(_ent (_in))))
				(_port (_int A1 -1 0 4040(_ent (_in))))
				(_port (_int D0 -1 0 4040(_ent (_in))))
				(_port (_int C0 -1 0 4040(_ent (_in))))
				(_port (_int B0 -1 0 4041(_ent (_in))))
				(_port (_int A0 -1 0 4041(_ent (_in))))
				(_port (_int F0 -1 0 4041(_ent (_out))))
				(_port (_int F1 -1 0 4042(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 4045(_ent (_in))))
				(_port (_int C1 -1 0 4045(_ent (_in))))
				(_port (_int B1 -1 0 4045(_ent (_in))))
				(_port (_int A1 -1 0 4046(_ent (_in))))
				(_port (_int D0 -1 0 4046(_ent (_in))))
				(_port (_int C0 -1 0 4046(_ent (_in))))
				(_port (_int B0 -1 0 4047(_ent (_in))))
				(_port (_int A0 -1 0 4047(_ent (_in))))
				(_port (_int F0 -1 0 4047(_ent (_out))))
				(_port (_int F1 -1 0 4048(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 4051(_ent (_in))))
				(_port (_int C1 -1 0 4051(_ent (_in))))
				(_port (_int B1 -1 0 4051(_ent (_in))))
				(_port (_int A1 -1 0 4052(_ent (_in))))
				(_port (_int D0 -1 0 4052(_ent (_in))))
				(_port (_int C0 -1 0 4052(_ent (_in))))
				(_port (_int B0 -1 0 4053(_ent (_in))))
				(_port (_int A0 -1 0 4053(_ent (_in))))
				(_port (_int M1 -1 0 4053(_ent (_in))))
				(_port (_int M0 -1 0 4054(_ent (_in))))
				(_port (_int CLK -1 0 4054(_ent (_in))))
				(_port (_int F0 -1 0 4054(_ent (_out))))
				(_port (_int Q0 -1 0 4055(_ent (_out))))
				(_port (_int F1 -1 0 4055(_ent (_out))))
				(_port (_int Q1 -1 0 4055(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 4058(_ent (_in))))
				(_port (_int C1 -1 0 4058(_ent (_in))))
				(_port (_int B1 -1 0 4058(_ent (_in))))
				(_port (_int A1 -1 0 4059(_ent (_in))))
				(_port (_int D0 -1 0 4059(_ent (_in))))
				(_port (_int C0 -1 0 4059(_ent (_in))))
				(_port (_int B0 -1 0 4060(_ent (_in))))
				(_port (_int A0 -1 0 4060(_ent (_in))))
				(_port (_int F0 -1 0 4060(_ent (_out))))
				(_port (_int F1 -1 0 4061(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 4064(_ent (_in))))
				(_port (_int C1 -1 0 4064(_ent (_in))))
				(_port (_int B1 -1 0 4064(_ent (_in))))
				(_port (_int A1 -1 0 4065(_ent (_in))))
				(_port (_int D0 -1 0 4065(_ent (_in))))
				(_port (_int C0 -1 0 4065(_ent (_in))))
				(_port (_int B0 -1 0 4066(_ent (_in))))
				(_port (_int A0 -1 0 4066(_ent (_in))))
				(_port (_int F0 -1 0 4066(_ent (_out))))
				(_port (_int F1 -1 0 4067(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 4070(_ent (_out))))
				(_port (_int goS -1 0 4070(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 4073(_ent (_out))))
				(_port (_int rstS -1 0 4073(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 4076(_ent (_out))))
				(_port (_int clkS -1 0 4076(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 4079(_ent (_in))))
				(_port (_int dataout0 -1 0 4079(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 4082(_ent (_in))))
				(_port (_int dataout1 -1 0 4082(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 4085(_ent (_in))))
				(_port (_int dataout2 -1 0 4085(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 4088(_ent (_in))))
				(_port (_int dataout3 -1 0 4088(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 4091(_ent (_in))))
				(_port (_int dataout4 -1 0 4091(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 4094(_ent (_in))))
				(_port (_int dataout5 -1 0 4094(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 4097(_ent (_in))))
				(_port (_int dataout6 -1 0 4097(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 4100(_ent (_in))))
				(_port (_int dataout7 -1 0 4100(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 4103(_ent (_in))))
				(_port (_int dataout8 -1 0 4103(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 4106(_ent (_in))))
				(_port (_int dataout9 -1 0 4106(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 4109(_ent (_in))))
				(_port (_int dataout10 -1 0 4109(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 4112(_ent (_in))))
				(_port (_int dataout11 -1 0 4112(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 4115(_ent (_in))))
				(_port (_int dataout12 -1 0 4115(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 4118(_ent (_in))))
				(_port (_int dataout13 -1 0 4118(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 4121(_ent (_in))))
				(_port (_int dataout14 -1 0 4121(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 4124(_ent (_in))))
				(_port (_int dataout15 -1 0 4124(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 4127(_ent (_in))))
				(_port (_int lcdrs -1 0 4127(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 4130(_ent (_in))))
				(_port (_int lcdwr -1 0 4130(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 4133(_ent (_in))))
				(_port (_int busyS -1 0 4133(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 4136(_ent (_in))))
				(_port (_int fsmstate0 -1 0 4136(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 4139(_ent (_in))))
				(_port (_int fsmstate1 -1 0 4139(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 4142(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_1I 0 4145(_comp SLICE_1)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(fsm_state_c_1))
			((DI1)(n1089))
			((DI0)(n10))
			((CLK)(fsm_state_c_1_derived_2))
			((F0)(n10))
			((Q0)(fsm_state_ns_i_0))
			((F1)(n1089))
			((Q1)(fsm_state_ns_i_1))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_3I 0 4150(_comp SLICE_3)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_5))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(data_out_c_1))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_1))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 4155(_comp SLICE_4)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_2))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_0))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_0))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 4160(_comp SLICE_5)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(go_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_6))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_6))
			((F1)(fsm_state_c_1_derived_2))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 4165(_comp SLICE_6)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_3))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(data_out_c_7))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_7))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 4170(_comp SLICE_7)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_4))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(data_out_c_8))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_8))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 4175(_comp SLICE_8)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(busy_c))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_9))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_9))
			((F1)(busy_c))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 4179(_comp SLICE_9)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(lcd_wr_c))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_10))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_10))
			((F1)(lcd_wr_c))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 4183(_comp SLICE_10)
		(_port
			((D1)(lcd_rs_c))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_11))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((M1)(fsm_state_ns_i_1))
			((M0)(fsm_state_ns_i_0))
			((CLK)(clk_c))
			((F0)(data_out_c_11))
			((Q0)(fsm_state_ps_i_0))
			((F1)(lcd_rs_c))
			((Q1)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 4189(_comp SLICE_11)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_15))
			((D0)(rst_c))
			((C0)(fsm_state_c_1))
			((B0)(data_out_c_12))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_12))
			((F1)(data_out_c_15))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 4194(_comp SLICE_12)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(data_out_c_14))
			((B1)(rst_c))
			((A1)(fsm_state_c_1))
			((D0)(data_out_c_13))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_13))
			((F1)(data_out_c_14))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst goI 0 4199(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 4201(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 4203(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 4205(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 4207(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 4209(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 4211(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 4213(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 4215(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 4217(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 4219(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 4221(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 4223(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 4225(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 4227(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 4229(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 4231(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 4233(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 4235(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 4237(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 4239(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 4241(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 4243(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 4245(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 4247(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 4249(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 4251(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 3972(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 3973(_arch(_uni))))
		(_sig (_int rst_c -1 0 3974(_arch(_uni))))
		(_sig (_int n1089 -1 0 3975(_arch(_uni))))
		(_sig (_int n10 -1 0 3976(_arch(_uni))))
		(_sig (_int fsm_state_c_1_derived_2 -1 0 3977(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_0 -1 0 3978(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1 -1 0 3979(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 3980(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 3981(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 3982(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 3983(_arch(_uni))))
		(_sig (_int go_c -1 0 3984(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 3985(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 3986(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 3987(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 3988(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 3989(_arch(_uni))))
		(_sig (_int busy_c -1 0 3990(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 3991(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 3992(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 3993(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 3994(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 3995(_arch(_uni))))
		(_sig (_int clk_c -1 0 3996(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 3997(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 3998(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 3999(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 4000(_arch(_uni))))
		(_sig (_int VCCI -1 0 4001(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 4258 (lcd_sender))
	(_version vc6)
	(_time 1463739757439 2016.05.20 12:22:37)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a29782f7f7c7c3d2f2939717f2d2f2d282c2f2f7c)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2528          1463739757657 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739757658 2016.05.20 12:22:37)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 0506530305535212050a175f5103500306030d0201)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1692          1463739882042 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463739882043 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d1d48282d58781c2d4d5928a85d6d5d2d5d782d6d4)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463739882073 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463739882074 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f0f5f7a0a5a7a0e6f6f6b5aaa5f6f7f6a5f6f4f6f7)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463739882104 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463739882105 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0f0b08090d595e18060b1d555b0908080c080d090a)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463739882149 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463739882150 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3e3a393b6869692939382d646c3938383d383d3938)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6532          1463739882179 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463739882180 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d595f5e5a0a004b0f5a48045a5e5d5a5e5b0e5b54)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739882153)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i956_2_lut 0 158(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_B0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int B0 -5 0 121(_ent(_in))))
		(_port (_int A0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int B0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463739882229 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463739882242 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9b9ec995cccdcb889e9a8bc4ca989b989a9dc89c9e)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6545          1463739882247 Structure
(_unit VHDL (slice_1 0 283(structure 0 313))
	(_version vc6)
	(_time 1463739882248 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b9f99949accc68dc99c8ec29c989a9c989dc89d92)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739882245)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 339(_ent (_in))))
				(_port (_int B -5 0 339(_ent (_in))))
				(_port (_int C -5 0 339(_ent (_in))))
				(_port (_int D -5 0 339(_ent (_in))))
				(_port (_int Z -5 0 340(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 328(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 331(_ent (_in))))
				(_port (_int D1 -5 0 331(_ent (_in))))
				(_port (_int SD -5 0 331(_ent (_in))))
				(_port (_int SP -5 0 332(_ent (_in))))
				(_port (_int CK -5 0 332(_ent (_in))))
				(_port (_int LSR -5 0 332(_ent (_in))))
				(_port (_int Q -5 0 333(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 336(_ent (_out))))
			)
		)
	)
	(_inst i957_2_lut 0 343(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 345(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 347(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 350(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 354
		(_object
			(_prcs
				(line__356(_arch 0 0 356(_procedure_call (_trgt(6))(_sens(0)))))
				(line__357(_arch 1 0 357(_procedure_call (_trgt(7))(_sens(1)))))
				(line__358(_arch 2 0 358(_procedure_call (_trgt(8))(_sens(2)))))
				(line__359(_arch 3 0 359(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 363
		(_object
			(_prcs
				(line__365(_arch 4 0 365(_procedure_call (_trgt(9))(_sens(8)))))
				(line__366(_arch 5 0 366(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 297(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 306(_ent(_in))))
		(_port (_int A0 -5 0 306(_ent(_in))))
		(_port (_int DI0 -5 0 306(_ent(_in))))
		(_port (_int CLK -5 0 307(_ent(_in))))
		(_port (_int F0 -5 0 307(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 307(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 316(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 317(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 318(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 319(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 320(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 321(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 322(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 323(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 325(_arch(_uni))))
		(_sig (_int VCCI -5 0 326(_arch(_uni))))
		(_var (_int F0_zd -5 0 370(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 371(_prcs 0)))
		(_var (_int Q0_zd -5 0 372(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 373(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 375(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 376(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 377(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 378(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 369(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463739882274 Structure
(_unit VHDL (lut40002 0 465(structure 0 455))
	(_version vc6)
	(_time 1463739882275 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bbbee9eeecedeba8bebaabe4eab8bbb8b9bde8bcbe)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 457(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2288          1463739882291 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 477))
	(_version vc6)
	(_time 1463739882292 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cacecd9fcf9c9bddc3cbd8909ecccdcdc9cdc8cccf)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 480(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 482(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 478(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6903          1463739882305 Structure
(_unit VHDL (slice_2 0 511(structure 0 527))
	(_version vc6)
	(_time 1463739882306 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code daded888d88d87cc8b89cf83ddd9d8ddd9dc89dcd3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737467889)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 548(_ent (_in))))
				(_port (_int B -5 0 548(_ent (_in))))
				(_port (_int C -5 0 548(_ent (_in))))
				(_port (_int D -5 0 548(_ent (_in))))
				(_port (_int Z -5 0 549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 542(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 552(_ent (_in))))
				(_port (_int D1 -5 0 552(_ent (_in))))
				(_port (_int SD -5 0 552(_ent (_in))))
				(_port (_int SP -5 0 553(_ent (_in))))
				(_port (_int CK -5 0 553(_ent (_in))))
				(_port (_int LSR -5 0 553(_ent (_in))))
				(_port (_int Q -5 0 554(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 545(_ent (_out))))
			)
		)
	)
	(_inst n2107_000_BUF1_BUF1 0 557(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i815 0 561(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 564(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 568
		(_object
			(_prcs
				(line__570(_arch 0 0 570(_procedure_call (_trgt(5))(_sens(0)))))
				(line__571(_arch 1 0 571(_procedure_call (_trgt(7))(_sens(1)))))
				(line__572(_arch 2 0 572(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 576
		(_object
			(_prcs
				(line__578(_arch 3 0 578(_procedure_call (_trgt(6))(_sens(5)))))
				(line__579(_arch 4 0 579(_procedure_call (_trgt(8))(_sens(7)))))
				(line__580(_arch 5 0 580(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 514 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 515 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 516 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 517(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 517(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 524 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 536 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 538(_ent(_in))))
		(_port (_int LSR -5 0 538(_ent(_in))))
		(_port (_int CLK -5 0 538(_ent(_in))))
		(_port (_int F0 -5 0 539(_ent(_out))))
		(_port (_int Q0 -5 0 539(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 536(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 539(_arch(_uni))))
		(_sig (_int VCCI -5 0 540(_arch(_uni))))
		(_var (_int Q0_zd -5 0 584(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 585(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 587(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 588(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 589(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 590(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 591(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 592(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 593(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 594(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 583(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6890          1463739882321 Structure
(_unit VHDL (slice_4 0 686(structure 0 720))
	(_version vc6)
	(_time 1463739882322 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e9edebbab3beb4ffb8bafcb0eeeaedeeeaefbaefe0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739882309)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 741(_ent (_in))))
				(_port (_int B -5 0 741(_ent (_in))))
				(_port (_int C -5 0 741(_ent (_in))))
				(_port (_int D -5 0 741(_ent (_in))))
				(_port (_int Z -5 0 742(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 735(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 745(_ent (_in))))
				(_port (_int D1 -5 0 745(_ent (_in))))
				(_port (_int SD -5 0 745(_ent (_in))))
				(_port (_int SP -5 0 746(_ent (_in))))
				(_port (_int CK -5 0 746(_ent (_in))))
				(_port (_int LSR -5 0 746(_ent (_in))))
				(_port (_int Q -5 0 747(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 738(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 750(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 752(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i819 0 754(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 757(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 761
		(_object
			(_prcs
				(line__763(_arch 0 0 763(_procedure_call (_trgt(5))(_sens(0)))))
				(line__764(_arch 1 0 764(_procedure_call (_trgt(7))(_sens(1)))))
				(line__765(_arch 2 0 765(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 769
		(_object
			(_prcs
				(line__771(_arch 3 0 771(_procedure_call (_trgt(6))(_sens(5)))))
				(line__772(_arch 4 0 772(_procedure_call (_trgt(8))(_sens(7)))))
				(line__773(_arch 5 0 773(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 689 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 690 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 691 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 692(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 692(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_DI0 -3 0 694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 698(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 703 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 711 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 713(_ent(_in))))
		(_port (_int LSR -5 0 713(_ent(_in))))
		(_port (_int CLK -5 0 713(_ent(_in))))
		(_port (_int F0 -5 0 714(_ent(_out))))
		(_port (_int Q0 -5 0 714(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 723(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 724(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 725(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 726(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 727(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 729(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 730(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 732(_arch(_uni))))
		(_sig (_int VCCI -5 0 733(_arch(_uni))))
		(_var (_int Q0_zd -5 0 777(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 778(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 780(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 781(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 782(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 783(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 784(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 776(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463739882352 Structure
(_unit VHDL (lut40004 0 704(structure 0 887))
	(_version vc6)
	(_time 1463739882353 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 090c580e055f591a0c081956580a090a0d0f5a0e0c)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 889(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1913          1463739882358 Structure
(_unit VHDL (vmuxregsre0005 0 725(structure 0 909))
	(_version vc6)
	(_time 1463739882359 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 090d0d0f545f581e000d1b535d0f0e0e0a0e0b0f0c)
	(_ent
		(_time 1463737467951)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 911(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 726(_ent(_in))))
		(_port (_int D1 -1 0 726(_ent(_in))))
		(_port (_int SD -1 0 726(_ent(_in))))
		(_port (_int SP -1 0 727(_ent(_in))))
		(_port (_int CK -1 0 727(_ent(_in))))
		(_port (_int LSR -1 0 727(_ent(_in))))
		(_port (_int Q -1 0 728(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8246          1463739882385 Structure
(_unit VHDL (slice_5 0 922(structure 0 961))
	(_version vc6)
	(_time 1463739882386 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 282c292c737f753e7f7d3d712f2b2d2f2b2e7b2e21)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739882383)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 989(_ent (_in))))
				(_port (_int B -5 0 989(_ent (_in))))
				(_port (_int C -5 0 989(_ent (_in))))
				(_port (_int D -5 0 989(_ent (_in))))
				(_port (_int Z -5 0 990(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 979(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 985(_ent (_in))))
				(_port (_int B -5 0 985(_ent (_in))))
				(_port (_int C -5 0 985(_ent (_in))))
				(_port (_int D -5 0 985(_ent (_in))))
				(_port (_int Z -5 0 986(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 993(_ent (_in))))
				(_port (_int D1 -5 0 993(_ent (_in))))
				(_port (_int SD -5 0 993(_ent (_in))))
				(_port (_int SP -5 0 994(_ent (_in))))
				(_port (_int CK -5 0 994(_ent (_in))))
				(_port (_int LSR -5 0 994(_ent (_in))))
				(_port (_int Q -5 0 995(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 982(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 998(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst DRIVEGND 0 1000(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n2107_001_BUF1_BUF1 0 1002(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ns_i_i0_820_821_reset 0 1004(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1007(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1011
		(_object
			(_prcs
				(line__1013(_arch 0 0 1013(_procedure_call (_trgt(8))(_sens(0)))))
				(line__1014(_arch 1 0 1014(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1015(_arch 2 0 1015(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1016(_arch 3 0 1016(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1017(_arch 4 0 1017(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 1021
		(_object
			(_prcs
				(line__1023(_arch 5 0 1023(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1024(_arch 6 0 1024(_procedure_call (_trgt(13))(_sens(12)))))
				(line__1025(_arch 7 0 1025(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 925 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 926 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 927 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 928(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 928(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 930(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 931(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 932(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 933(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 934(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 935(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 936(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 937(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 938(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 939 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 940 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 941 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 942 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 943 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 944 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 945 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 946 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 947 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 948 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 949 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 951 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 953(_ent(_in))))
		(_port (_int A1 -5 0 953(_ent(_in))))
		(_port (_int DI0 -5 0 953(_ent(_in))))
		(_port (_int LSR -5 0 954(_ent(_in))))
		(_port (_int CLK -5 0 954(_ent(_in))))
		(_port (_int F0 -5 0 954(_ent(_out))))
		(_port (_int Q0 -5 0 955(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 955(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 965(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 966(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 967(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 968(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 969(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 970(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 971(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 972(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 973(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 974(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 976(_arch(_uni))))
		(_sig (_int VCCI -5 0 977(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1030(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1031(_prcs 0)))
		(_var (_int F1_zd -5 0 1032(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1033(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1035(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1036(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1037(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1038(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1039(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1040(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1041(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1042(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1028(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882416 Structure
(_unit VHDL (lut40006 0 1163(structure 0 1153))
	(_version vc6)
	(_time 1463739882417 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 474216444511175442465718164447444141144042)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1155(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739882422 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1174))
	(_version vc6)
	(_time 1463739882423 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 474216444511175442465718164447444041144042)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1176(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110000011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110000011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739882461 Structure
(_unit VHDL (slice_6 0 1038(structure 0 1221))
	(_version vc6)
	(_time 1463739882462 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7672777723212b607d74632f71757071757025707f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412751)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -4 0 1236(_ent (_in))))
				(_port (_int B -4 0 1236(_ent (_in))))
				(_port (_int C -4 0 1236(_ent (_in))))
				(_port (_int D -4 0 1236(_ent (_in))))
				(_port (_int Z -4 0 1237(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 1240(_ent (_in))))
				(_port (_int B -4 0 1240(_ent (_in))))
				(_port (_int C -4 0 1240(_ent (_in))))
				(_port (_int D -4 0 1240(_ent (_in))))
				(_port (_int Z -4 0 1241(_ent (_out))))
			)
		)
	)
	(_inst i946_2_lut_3_lut_4_lut 0 1244(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst i945_2_lut_3_lut_4_lut 0 1246(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 1250
		(_object
			(_prcs
				(line__1252(_arch 0 0 1252(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1253(_arch 1 0 1253(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1254(_arch 2 0 1254(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1255(_arch 3 0 1255(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1256(_arch 4 0 1256(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1257(_arch 5 0 1257(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1258(_arch 6 0 1258(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1259(_arch 7 0 1259(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1224(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1225(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1227(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1228(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1232(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1233(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1264(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1265(_prcs 0)))
		(_var (_int F1_zd -4 0 1266(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1267(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1262(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882494 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1330))
	(_version vc6)
	(_time 1463739882495 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9590c49b95c3c586909485cac49695969d93c69290)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1332(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739882500 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1351))
	(_version vc6)
	(_time 1463739882501 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9590c49b95c3c586909485cac49695969c93c69290)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739882539 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1398))
	(_version vc6)
	(_time 1463739882540 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c4c0c591939399d2cfc6d19dc3c7c3c3c7c297c2cd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412796)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 1413(_ent (_in))))
				(_port (_int B -4 0 1413(_ent (_in))))
				(_port (_int C -4 0 1413(_ent (_in))))
				(_port (_int D -4 0 1413(_ent (_in))))
				(_port (_int Z -4 0 1414(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -4 0 1417(_ent (_in))))
				(_port (_int B -4 0 1417(_ent (_in))))
				(_port (_int C -4 0 1417(_ent (_in))))
				(_port (_int D -4 0 1417(_ent (_in))))
				(_port (_int Z -4 0 1418(_ent (_out))))
			)
		)
	)
	(_inst i940_2_lut_3_lut_4_lut 0 1421(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst i944_2_lut_3_lut_4_lut 0 1423(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_block WireDelay 0 1427
		(_object
			(_prcs
				(line__1429(_arch 0 0 1429(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1430(_arch 1 0 1430(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1431(_arch 2 0 1431(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1432(_arch 3 0 1432(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1433(_arch 4 0 1433(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1434(_arch 5 0 1434(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1435(_arch 6 0 1435(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1436(_arch 7 0 1436(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1402(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1403(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1404(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1405(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1406(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1407(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1408(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1409(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1410(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1441(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1442(_prcs 0)))
		(_var (_int F1_zd -4 0 1443(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1444(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1439(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882570 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1507))
	(_version vc6)
	(_time 1463739882571 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e3e6b2b1e5b5b3f0e6e2f3bcb2e0e2e0e3e5b0e4e6)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1509(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739882601 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1554))
	(_version vc6)
	(_time 1463739882602 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0206020453555f140900175b05010a05010451040b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1569(_ent (_in))))
				(_port (_int B -4 0 1569(_ent (_in))))
				(_port (_int C -4 0 1569(_ent (_in))))
				(_port (_int D -4 0 1569(_ent (_in))))
				(_port (_int Z -4 0 1570(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1573(_ent (_in))))
				(_port (_int B -4 0 1573(_ent (_in))))
				(_port (_int C -4 0 1573(_ent (_in))))
				(_port (_int D -4 0 1573(_ent (_in))))
				(_port (_int Z -4 0 1574(_ent (_out))))
			)
		)
	)
	(_inst i947_2_lut_3_lut_4_lut 0 1577(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i943_2_lut_3_lut_4_lut 0 1579(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1583
		(_object
			(_prcs
				(line__1585(_arch 0 0 1585(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1586(_arch 1 0 1586(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1587(_arch 2 0 1587(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1588(_arch 3 0 1588(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1589(_arch 4 0 1589(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1590(_arch 5 0 1590(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1591(_arch 6 0 1591(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1592(_arch 7 0 1592(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1560(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1565(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1566(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1597(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1598(_prcs 0)))
		(_var (_int F1_zd -4 0 1599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1600(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1595(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882635 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1663))
	(_version vc6)
	(_time 1463739882636 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 21247124257771322420317e702220222027722624)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1665(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739882666 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1684))
	(_version vc6)
	(_time 1463739882667 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41441142451711524440511e104240424347124644)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1686(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5758          1463739882726 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1731))
	(_version vc6)
	(_time 1463739882727 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7f7b7f7e7a282269747d6a26787c76787c792c7976)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1746(_ent (_in))))
				(_port (_int B -4 0 1746(_ent (_in))))
				(_port (_int C -4 0 1746(_ent (_in))))
				(_port (_int D -4 0 1746(_ent (_in))))
				(_port (_int Z -4 0 1747(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1750(_ent (_in))))
				(_port (_int B -4 0 1750(_ent (_in))))
				(_port (_int C -4 0 1750(_ent (_in))))
				(_port (_int D -4 0 1750(_ent (_in))))
				(_port (_int Z -4 0 1751(_ent (_out))))
			)
		)
	)
	(_inst i952_2_lut_3_lut_4_lut 0 1754(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i942_2_lut_3_lut_4_lut 0 1756(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1760
		(_object
			(_prcs
				(line__1762(_arch 0 0 1762(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1763(_arch 1 0 1763(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1764(_arch 2 0 1764(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1765(_arch 3 0 1765(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1766(_arch 4 0 1766(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1767(_arch 5 0 1767(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1768(_arch 6 0 1768(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1769(_arch 7 0 1769(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1734(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1735(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1736(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1737(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1738(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1741(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1743(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1774(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1775(_prcs 0)))
		(_var (_int F1_zd -4 0 1776(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1777(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1772(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882757 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1840))
	(_version vc6)
	(_time 1463739882758 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9e9bce90cec8ce8d9b9f8ec1cf9d9f9d9d98cd999b)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1842(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5663          1463739882791 Structure
(_unit VHDL (slice_10 0 1853(structure 0 1884))
	(_version vc6)
	(_time 1463739882792 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bdb9bde9baeae0abb6b9a8e4babebcbebdbabebbee)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739882789)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 1906(_ent (_in))))
				(_port (_int B -4 0 1906(_ent (_in))))
				(_port (_int C -4 0 1906(_ent (_in))))
				(_port (_int D -4 0 1906(_ent (_in))))
				(_port (_int Z -4 0 1907(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1899(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1902(_ent (_in))))
				(_port (_int B -4 0 1902(_ent (_in))))
				(_port (_int C -4 0 1902(_ent (_in))))
				(_port (_int D -4 0 1902(_ent (_in))))
				(_port (_int Z -4 0 1903(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_3_lut_3_lut 0 1910(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 1912(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i941_2_lut_3_lut_4_lut 0 1914(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1918
		(_object
			(_prcs
				(line__1920(_arch 0 0 1920(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1921(_arch 1 0 1921(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1922(_arch 2 0 1922(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1923(_arch 3 0 1923(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1924(_arch 4 0 1924(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1925(_arch 5 0 1925(_procedure_call (_trgt(14))(_sens(5)))))
				(line__1926(_arch 6 0 1926(_procedure_call (_trgt(15))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1856 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1857 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1858 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1859(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1859(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1861(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1862(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1863(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1866(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1867(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1868(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1870(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1871(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1872(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1873(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1874(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1876(_ent(_in))))
		(_port (_int B1 -4 0 1876(_ent(_in))))
		(_port (_int A1 -4 0 1876(_ent(_in))))
		(_port (_int D0 -4 0 1877(_ent(_in))))
		(_port (_int C0 -4 0 1877(_ent(_in))))
		(_port (_int B0 -4 0 1877(_ent(_in))))
		(_port (_int A0 -4 0 1878(_ent(_in))))
		(_port (_int F0 -4 0 1878(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1878(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1890(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1891(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1892(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1893(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1894(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1895(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1897(_arch(_uni))))
		(_var (_int F0_zd -4 0 1931(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1932(_prcs 0)))
		(_var (_int F1_zd -4 0 1933(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1934(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 1929(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(13)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 5760          1463739882867 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2020))
	(_version vc6)
	(_time 1463739882868 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0b0f0c0d0a5c561d00091e520c080a080a0c080d58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -4 0 2035(_ent (_in))))
				(_port (_int B -4 0 2035(_ent (_in))))
				(_port (_int C -4 0 2035(_ent (_in))))
				(_port (_int D -4 0 2035(_ent (_in))))
				(_port (_int Z -4 0 2036(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -4 0 2039(_ent (_in))))
				(_port (_int B -4 0 2039(_ent (_in))))
				(_port (_int C -4 0 2039(_ent (_in))))
				(_port (_int D -4 0 2039(_ent (_in))))
				(_port (_int Z -4 0 2040(_ent (_out))))
			)
		)
	)
	(_inst i951_2_lut_3_lut_4_lut 0 2043(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst i955_2_lut_3_lut_4_lut 0 2045(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_block WireDelay 0 2049
		(_object
			(_prcs
				(line__2051(_arch 0 0 2051(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2052(_arch 1 0 2052(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2053(_arch 2 0 2053(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2054(_arch 3 0 2054(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2055(_arch 4 0 2055(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2056(_arch 5 0 2056(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2057(_arch 6 0 2057(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2058(_arch 7 0 2058(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2025(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2026(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2028(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2029(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2030(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2031(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2032(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2063(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2064(_prcs 0)))
		(_var (_int F1_zd -4 0 2065(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2066(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2061(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739882900 Structure
(_unit VHDL (lut40014 0 1959(structure 0 2129))
	(_version vc6)
	(_time 1463739882901 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2b2e7c2e7c7d7b382e2a3b747a282a282f2d782c2e)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2131(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463739882931 Structure
(_unit VHDL (lut40015 0 2655(structure 0 2150))
	(_version vc6)
	(_time 1463739882932 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a4f1d491e1c1a594f4b5a151b494b494f4c194d4f)
	(_ent
		(_time 1463737468529)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2152(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2656(_ent(_in))))
		(_port (_int B -1 0 2656(_ent(_in))))
		(_port (_int C -1 0 2656(_ent(_in))))
		(_port (_int D -1 0 2656(_ent(_in))))
		(_port (_int Z -1 0 2657(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5760          1463739882976 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2197))
	(_version vc6)
	(_time 1463739882977 2016.05.20 12:24:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 797d7e78232e246f727b6c207e7a787a7b7e7a7f2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40014
			(_object
				(_port (_int A -4 0 2212(_ent (_in))))
				(_port (_int B -4 0 2212(_ent (_in))))
				(_port (_int C -4 0 2212(_ent (_in))))
				(_port (_int D -4 0 2212(_ent (_in))))
				(_port (_int Z -4 0 2213(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -4 0 2216(_ent (_in))))
				(_port (_int B -4 0 2216(_ent (_in))))
				(_port (_int C -4 0 2216(_ent (_in))))
				(_port (_int D -4 0 2216(_ent (_in))))
				(_port (_int Z -4 0 2217(_ent (_out))))
			)
		)
	)
	(_inst i948_2_lut_3_lut_4_lut 0 2220(_comp lut40014)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst i954_2_lut_3_lut_4_lut 0 2222(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_block WireDelay 0 2226
		(_object
			(_prcs
				(line__2228(_arch 0 0 2228(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2229(_arch 1 0 2229(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2230(_arch 2 0 2230(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2231(_arch 3 0 2231(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2232(_arch 4 0 2232(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2233(_arch 5 0 2233(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2234(_arch 6 0 2234(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2235(_arch 7 0 2235(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2202(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2203(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2208(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2209(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2240(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2241(_prcs 0)))
		(_var (_int F1_zd -4 0 2242(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2243(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2238(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739883009 Structure
(_unit VHDL (lut40016 0 2298(structure 0 2306))
	(_version vc6)
	(_time 1463739883022 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7a2f0f1a5f1f7b4a2a6b7f8f6a4a6a4a1a1f4a0a2)
	(_ent
		(_time 1463739883007)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2308(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2299(_ent(_in))))
		(_port (_int B -1 0 2299(_ent(_in))))
		(_port (_int C -1 0 2299(_ent(_in))))
		(_port (_int D -1 0 2299(_ent(_in))))
		(_port (_int Z -1 0 2300(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739883040 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2327))
	(_version vc6)
	(_time 1463739883041 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b7b2e0e2b5e1e7a4b2b6a7e8e6b4b6b4b0b1e4b0b2)
	(_ent
		(_time 1463737468653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2329(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5657          1463739883056 Structure
(_unit VHDL (slice_13 0 2340(structure 0 2371))
	(_version vc6)
	(_time 1463739883057 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c7c3c09293909ad1ccc3d29ec0c4c6c4c4c0c4c194)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739883054)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 2389(_ent (_in))))
				(_port (_int B -4 0 2389(_ent (_in))))
				(_port (_int C -4 0 2389(_ent (_in))))
				(_port (_int D -4 0 2389(_ent (_in))))
				(_port (_int Z -4 0 2390(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2386(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 2393(_ent (_in))))
				(_port (_int B -4 0 2393(_ent (_in))))
				(_port (_int C -4 0 2393(_ent (_in))))
				(_port (_int D -4 0 2393(_ent (_in))))
				(_port (_int Z -4 0 2394(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut 0 2397(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst DRIVEGND 0 2399(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i953_2_lut_3_lut_4_lut 0 2401(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_block WireDelay 0 2405
		(_object
			(_prcs
				(line__2407(_arch 0 0 2407(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2408(_arch 1 0 2408(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2409(_arch 2 0 2409(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2410(_arch 3 0 2410(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2411(_arch 4 0 2411(_procedure_call (_trgt(13))(_sens(4)))))
				(line__2412(_arch 5 0 2412(_procedure_call (_trgt(14))(_sens(5)))))
				(line__2413(_arch 6 0 2413(_procedure_call (_trgt(15))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2343 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2344 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2345 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2346(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2346(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2348(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2349(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2350(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2351(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2352(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2353(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2354(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2361(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2363(_ent(_in))))
		(_port (_int B1 -4 0 2363(_ent(_in))))
		(_port (_int A1 -4 0 2363(_ent(_in))))
		(_port (_int D0 -4 0 2364(_ent(_in))))
		(_port (_int C0 -4 0 2364(_ent(_in))))
		(_port (_int B0 -4 0 2364(_ent(_in))))
		(_port (_int A0 -4 0 2365(_ent(_in))))
		(_port (_int F0 -4 0 2365(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2365(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2374(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2375(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2376(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2377(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2378(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2379(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2380(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2381(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2382(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2384(_arch(_uni))))
		(_var (_int F0_zd -4 0 2418(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2419(_prcs 0)))
		(_var (_int F1_zd -4 0 2420(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2421(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2416(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(13)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1712          1463739883087 Structure
(_unit VHDL (lut40018 0 2992(structure 0 2481))
	(_version vc6)
	(_time 1463739883088 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e6e3b1b4e5b0b6f5e3e7f6b9b7e5e7e5eee0b5e1e3)
	(_ent
		(_time 1463737468685)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2483(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463739883101 Structure
(_unit VHDL (lut40019 0 3139(structure 0 2502))
	(_version vc6)
	(_time 1463739883102 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f5f0a2a4f5a3a5e6f0f4e5aaa4f6f4f6fcf3a6f2f0)
	(_ent
		(_time 1463737468748)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2504(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463739883107 Structure
(_unit VHDL (vmuxregsre0020 0 2515(structure 0 2524))
	(_version vc6)
	(_time 1463739883108 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f5f1f7a5a4a3a4e2fcf1e7afa1f3f2f2f6f2f7f3f0)
	(_ent
		(_time 1463739883105)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2526(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2516(_ent(_in))))
		(_port (_int D1 -1 0 2516(_ent(_in))))
		(_port (_int SD -1 0 2516(_ent(_in))))
		(_port (_int SP -1 0 2517(_ent(_in))))
		(_port (_int CK -1 0 2517(_ent(_in))))
		(_port (_int LSR -1 0 2517(_ent(_in))))
		(_port (_int Q -1 0 2518(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9639          1463739883147 Structure
(_unit VHDL (slice_14 0 2537(structure 0 2586))
	(_version vc6)
	(_time 1463739883148 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 24202220737379327120317d232725272023272277)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739883132)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -5 0 2614(_ent (_in))))
				(_port (_int B -5 0 2614(_ent (_in))))
				(_port (_int C -5 0 2614(_ent (_in))))
				(_port (_int D -5 0 2614(_ent (_in))))
				(_port (_int Z -5 0 2615(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -5 0 2618(_ent (_in))))
				(_port (_int B -5 0 2618(_ent (_in))))
				(_port (_int C -5 0 2618(_ent (_in))))
				(_port (_int D -5 0 2618(_ent (_in))))
				(_port (_int Z -5 0 2619(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 2622(_ent (_in))))
				(_port (_int D1 -5 0 2622(_ent (_in))))
				(_port (_int SD -5 0 2622(_ent (_in))))
				(_port (_int SP -5 0 2623(_ent (_in))))
				(_port (_int CK -5 0 2623(_ent (_in))))
				(_port (_int LSR -5 0 2623(_ent (_in))))
				(_port (_int Q -5 0 2624(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2608(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2611(_ent (_out))))
			)
		)
	)
	(_inst i950_2_lut_3_lut_4_lut 0 2627(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 2629(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst fsm_state_ns_i_i1_816_817_set 0 2631(_comp vmuxregsre0020)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEGND 0 2634(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 2636(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2640
		(_object
			(_prcs
				(line__2642(_arch 0 0 2642(_procedure_call (_trgt(13))(_sens(0)))))
				(line__2643(_arch 1 0 2643(_procedure_call (_trgt(14))(_sens(1)))))
				(line__2644(_arch 2 0 2644(_procedure_call (_trgt(15))(_sens(2)))))
				(line__2645(_arch 3 0 2645(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2646(_arch 4 0 2646(_procedure_call (_trgt(17))(_sens(4)))))
				(line__2647(_arch 5 0 2647(_procedure_call (_trgt(18))(_sens(5)))))
				(line__2648(_arch 6 0 2648(_procedure_call (_trgt(19))(_sens(6)))))
				(line__2649(_arch 7 0 2649(_procedure_call (_trgt(20))(_sens(7)))))
				(line__2650(_arch 8 0 2650(_procedure_call (_trgt(21))(_sens(8)))))
				(line__2651(_arch 9 0 2651(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 2655
		(_object
			(_prcs
				(line__2657(_arch 10 0 2657(_procedure_call (_trgt(22))(_sens(21)))))
				(line__2658(_arch 11 0 2658(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2540 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2541 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2542 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2543(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2543(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2546(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2547(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2548(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2549(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2550(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2551(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2552(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2553(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2554(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2555(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2556(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2558(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2559(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2560(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2561(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2562(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2563(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2564(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2565 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2566 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2567 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2568 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2569 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2570 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2571 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2572 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2573 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2574 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2576(_ent(_in))))
		(_port (_int C1 -5 0 2576(_ent(_in))))
		(_port (_int B1 -5 0 2576(_ent(_in))))
		(_port (_int A1 -5 0 2577(_ent(_in))))
		(_port (_int D0 -5 0 2577(_ent(_in))))
		(_port (_int C0 -5 0 2577(_ent(_in))))
		(_port (_int B0 -5 0 2578(_ent(_in))))
		(_port (_int A0 -5 0 2578(_ent(_in))))
		(_port (_int LSR -5 0 2578(_ent(_in))))
		(_port (_int CLK -5 0 2579(_ent(_in))))
		(_port (_int F0 -5 0 2579(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2579(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2580(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2590(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2591(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2592(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2593(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2594(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2595(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2596(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 2597(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2598(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2599(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2600(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2601(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2602(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2603(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2605(_arch(_uni))))
		(_sig (_int VCCI -5 0 2606(_arch(_uni))))
		(_var (_int F0_zd -5 0 2663(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2664(_prcs 0)))
		(_var (_int Q0_zd -5 0 2665(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2666(_prcs 0)))
		(_var (_int F1_zd -5 0 2667(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2668(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2670(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2671(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2672(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2673(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2674(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2675(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 2661(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1712          1463739883212 Structure
(_unit VHDL (lut40021 0 2782(structure 0 2790))
	(_version vc6)
	(_time 1463739883213 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 63663562653533706662733c326061606265306466)
	(_ent
		(_time 1463739883210)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2792(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110011000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110011000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2783(_ent(_in))))
		(_port (_int B -1 0 2783(_ent(_in))))
		(_port (_int C -1 0 2783(_ent(_in))))
		(_port (_int D -1 0 2783(_ent(_in))))
		(_port (_int Z -1 0 2784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5764          1463739883241 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2837))
	(_version vc6)
	(_time 1463739883242 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8286848cd3d5df94898097db8581838187858184d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468497)
	)
	(_vital vital_level0)
	(_comp
		(lut40021
			(_object
				(_port (_int A -4 0 2856(_ent (_in))))
				(_port (_int B -4 0 2856(_ent (_in))))
				(_port (_int C -4 0 2856(_ent (_in))))
				(_port (_int D -4 0 2856(_ent (_in))))
				(_port (_int Z -4 0 2857(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 2852(_ent (_in))))
				(_port (_int B -4 0 2852(_ent (_in))))
				(_port (_int C -4 0 2852(_ent (_in))))
				(_port (_int D -4 0 2852(_ent (_in))))
				(_port (_int Z -4 0 2853(_ent (_out))))
			)
		)
	)
	(_inst i949_2_lut_3_lut_4_lut 0 2860(_comp lut40021)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_1 0 2862(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 2866
		(_object
			(_prcs
				(line__2868(_arch 0 0 2868(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2869(_arch 1 0 2869(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2870(_arch 2 0 2870(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2871(_arch 3 0 2871(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2872(_arch 4 0 2872(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2873(_arch 5 0 2873(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2874(_arch 6 0 2874(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2875(_arch 7 0 2875(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2848(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2849(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2880(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2881(_prcs 0)))
		(_var (_int F1_zd -4 0 2882(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2883(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2878(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463739883272 Structure
(_unit VHDL (lut40022 0 2938(structure 0 2946))
	(_version vc6)
	(_time 1463739883273 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1a4f7f7a5f7f1b2a4a0b1fef0a2a3a2a3a7f2a6a4)
	(_ent
		(_time 1463739883257)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2948(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2939(_ent(_in))))
		(_port (_int B -1 0 2939(_ent(_in))))
		(_port (_int C -1 0 2939(_ent(_in))))
		(_port (_int D -1 0 2939(_ent(_in))))
		(_port (_int Z -1 0 2940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5334          1463739883303 Structure
(_unit VHDL (slice_16 0 2959(structure 0 2988))
	(_version vc6)
	(_time 1463739883304 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c0c4c69593979dd6c494d599c7c3c1c3c6c7c3c693)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739883288)
	)
	(_vital vital_level0)
	(_comp
		(lut40022
			(_object
				(_port (_int A -4 0 3009(_ent (_in))))
				(_port (_int B -4 0 3009(_ent (_in))))
				(_port (_int C -4 0 3009(_ent (_in))))
				(_port (_int D -4 0 3009(_ent (_in))))
				(_port (_int Z -4 0 3010(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3002(_ent (_out))))
			)
		)
		(lut40018
			(_object
				(_port (_int A -4 0 3005(_ent (_in))))
				(_port (_int B -4 0 3005(_ent (_in))))
				(_port (_int C -4 0 3005(_ent (_in))))
				(_port (_int D -4 0 3005(_ent (_in))))
				(_port (_int Z -4 0 3006(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut 0 3013(_comp lut40022)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_inst DRIVEGND 0 3015(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 3017(_comp lut40018)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_block WireDelay 0 3021
		(_object
			(_prcs
				(line__3023(_arch 0 0 3023(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3024(_arch 1 0 3024(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3025(_arch 2 0 3025(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3026(_arch 3 0 3026(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3027(_arch 4 0 3027(_procedure_call (_trgt(12))(_sens(4)))))
				(line__3028(_arch 5 0 3028(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2962 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2963 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2964 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2965(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2965(_ent(_string \"SLICE_16"\))))
		(_gen (_int tipd_D1 -3 0 2967(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2968(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2969(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2980(_ent(_in))))
		(_port (_int C1 -4 0 2980(_ent(_in))))
		(_port (_int D0 -4 0 2980(_ent(_in))))
		(_port (_int C0 -4 0 2981(_ent(_in))))
		(_port (_int B0 -4 0 2981(_ent(_in))))
		(_port (_int A0 -4 0 2981(_ent(_in))))
		(_port (_int F0 -4 0 2982(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2982(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2991(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2992(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2993(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2994(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2995(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2996(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2997(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2998(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3000(_arch(_uni))))
		(_var (_int F0_zd -4 0 3033(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 3034(_prcs 0)))
		(_var (_int F1_zd -4 0 3035(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 3036(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3031(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 986           1463739883368 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 3092))
	(_version vc6)
	(_time 1463739883369 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fffbf2afffada9e9f7f9b9a5acf8faf9f9f8f7f9a9)
	(_ent
		(_time 1463739413057)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3094(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463739883412 Structure
(_unit VHDL (gob 0 3536(structure 0 3124))
	(_version vc6)
	(_time 1463739883413 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d282c292f7a7b3b2f2a6b777e2b2a2b7b2b2f2b2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 3131(_ent (_out))))
				(_port (_int PAD -5 0 3131(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3134(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 3138
		(_object
			(_prcs
				(line__3140(_arch 0 0 3140(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3127(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3128(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3144(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3145(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3147(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3148(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3143(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739883446 Structure
(_unit VHDL (rstb 0 3620(structure 0 3208))
	(_version vc6)
	(_time 1463739883447 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d49494e1a1b1d5b4a4b5f161f4a494b4f4a4f4a4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 3215(_ent (_out))))
				(_port (_int PAD -5 0 3215(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3218(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 3222
		(_object
			(_prcs
				(line__3224(_arch 0 0 3224(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3211(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3228(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3229(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3231(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3232(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3227(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463739883477 Structure
(_unit VHDL (clkb 0 3704(structure 0 3292))
	(_version vc6)
	(_time 1463739883478 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c69696c6c3b6a7a6b6b7f366e6a3e6a6e6a6f6a3f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 3299(_ent (_out))))
				(_port (_int PAD -5 0 3299(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3302(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 3306
		(_object
			(_prcs
				(line__3308(_arch 0 0 3308(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3295(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3296(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3312(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3313(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3311(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1112          1463739883508 Structure
(_unit VHDL (xo2iobuf0023 0 3356(structure 0 3363))
	(_version vc6)
	(_time 1463739883509 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8b8f85858fd9dd9d838dcdd1d88c8e8d8d888b888b)
	(_ent
		(_time 1463739883506)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3365(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3357(_ent(_in))))
		(_port (_int T -1 0 3357(_ent(_in))))
		(_port (_int PAD -1 0 3357(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463739883539 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3392))
	(_version vc6)
	(_time 1463739883540 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code aaafa8fdfafcfabcafa9ecf0adadafadaeaffca9aa)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3403(_ent (_in))))
				(_port (_int T -4 0 3403(_ent (_in))))
				(_port (_int PAD -4 0 3403(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3400(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3406(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3408(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3412
		(_object
			(_prcs
				(line__3414(_arch 0 0 3414(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3396(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3398(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3418(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3419(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3417(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883584 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3465))
	(_version vc6)
	(_time 1463739883585 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d9dcdb8bd18f89cfdcda9f83dededcdedddc8fdad8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3476(_ent (_in))))
				(_port (_int T -4 0 3476(_ent (_in))))
				(_port (_int PAD -4 0 3476(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3473(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3479(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3481(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3485
		(_object
			(_prcs
				(line__3487(_arch 0 0 3487(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3468(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3469(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3471(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3491(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3492(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3490(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883615 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3538))
	(_version vc6)
	(_time 1463739883616 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f8fdfaa8f1aea8eefdfbbea2fffffdfffcfdaefbfa)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3549(_ent (_in))))
				(_port (_int T -4 0 3549(_ent (_in))))
				(_port (_int PAD -4 0 3549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3546(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3552(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3554(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3558
		(_object
			(_prcs
				(line__3560(_arch 0 0 3560(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3541(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3542(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3544(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3564(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3565(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3563(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883664 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 3611))
	(_version vc6)
	(_time 1463739883665 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 27222423217177312224617d202022202322712424)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3622(_ent (_in))))
				(_port (_int T -4 0 3622(_ent (_in))))
				(_port (_int PAD -4 0 3622(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3619(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 3625(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3627(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3631
		(_object
			(_prcs
				(line__3633(_arch 0 0 3633(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3614(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 3615(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3617(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 3637(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 3638(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3636(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883680 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 3684))
	(_version vc6)
	(_time 1463739883681 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 37323432316167213234716d303032303332613433)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3695(_ent (_in))))
				(_port (_int T -4 0 3695(_ent (_in))))
				(_port (_int PAD -4 0 3695(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3692(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 3698(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3700(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3704
		(_object
			(_prcs
				(line__3706(_arch 0 0 3706(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3687(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 3688(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3690(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 3710(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 3711(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3709(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883711 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 3757))
	(_version vc6)
	(_time 1463739883724 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 65606665613335736066233f626260626160336660)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3768(_ent (_in))))
				(_port (_int T -4 0 3768(_ent (_in))))
				(_port (_int PAD -4 0 3768(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3765(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 3771(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3773(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3777
		(_object
			(_prcs
				(line__3779(_arch 0 0 3779(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 3761(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3763(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 3783(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 3784(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3782(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883756 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 3830))
	(_version vc6)
	(_time 1463739883757 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8580868b81d3d5938086c3df828280828180d38683)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3841(_ent (_in))))
				(_port (_int T -4 0 3841(_ent (_in))))
				(_port (_int PAD -4 0 3841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3838(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 3844(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3846(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 0 0 3852(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3833(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 3834(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3836(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 3856(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 3857(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3855(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883787 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 3903))
	(_version vc6)
	(_time 1463739883788 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a4a1a7f3a1f2f4b2a1a7e2fea3a3a1a3a0a1f2a7a3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3914(_ent (_in))))
				(_port (_int T -4 0 3914(_ent (_in))))
				(_port (_int PAD -4 0 3914(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3911(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 3917(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3919(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3923
		(_object
			(_prcs
				(line__3925(_arch 0 0 3925(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3906(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 3907(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3909(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 3929(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 3930(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3928(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883820 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 3976))
	(_version vc6)
	(_time 1463739883821 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c3c6c096c19593d5c6c08599c4c4c6c4c7c695c0cb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3987(_ent (_in))))
				(_port (_int T -4 0 3987(_ent (_in))))
				(_port (_int PAD -4 0 3987(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3984(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 3990(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3992(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3996
		(_object
			(_prcs
				(line__3998(_arch 0 0 3998(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3979(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 3980(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3982(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 4002(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 4003(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4001(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463739883851 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 4049))
	(_version vc6)
	(_time 1463739883852 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e2e7e1b1e1b4b2f4e7e1a4b8e5e5e7e5e6e7b4e1eb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4060(_ent (_in))))
				(_port (_int T -4 0 4060(_ent (_in))))
				(_port (_int PAD -4 0 4060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4057(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 4063(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4065(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4069
		(_object
			(_prcs
				(line__4071(_arch 0 0 4071(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4052(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 4053(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4055(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 4075(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 4076(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4074(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739883896 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 4122))
	(_version vc6)
	(_time 1463739883897 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 11141d16114741071412574b161614161514471210)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4133(_ent (_in))))
				(_port (_int T -4 0 4133(_ent (_in))))
				(_port (_int PAD -4 0 4133(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4130(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 4136(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4138(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4142
		(_object
			(_prcs
				(line__4144(_arch 0 0 4144(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4125(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 4126(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4128(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 4148(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 4149(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4147(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739883928 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 4195))
	(_version vc6)
	(_time 1463739883929 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 30353c35316660263533766a373735373435663331)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4206(_ent (_in))))
				(_port (_int T -4 0 4206(_ent (_in))))
				(_port (_int PAD -4 0 4206(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4203(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 4209(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4211(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4215
		(_object
			(_prcs
				(line__4217(_arch 0 0 4217(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 4199(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4201(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 4221(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 4222(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4220(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739883961 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 4268))
	(_version vc6)
	(_time 1463739883962 2016.05.20 12:24:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f4a434d18191f594a4c091548484a484b4a194c4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4279(_ent (_in))))
				(_port (_int T -4 0 4279(_ent (_in))))
				(_port (_int PAD -4 0 4279(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4276(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 4282(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4284(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4288
		(_object
			(_prcs
				(line__4290(_arch 0 0 4290(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 4272(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4274(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 4294(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 4295(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4293(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739884005 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 4341))
	(_version vc6)
	(_time 1463739884006 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e7b727f2a282e687b7d382479797b797a7b287d7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4352(_ent (_in))))
				(_port (_int T -4 0 4352(_ent (_in))))
				(_port (_int PAD -4 0 4352(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4349(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 4355(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4357(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4361
		(_object
			(_prcs
				(line__4363(_arch 0 0 4363(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4344(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 4345(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4347(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4367(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4368(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4366(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739884037 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4414))
	(_version vc6)
	(_time 1463739884038 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9d989192c8cbcd8b989edbc79a9a989a9998cb9e9c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4425(_ent (_in))))
				(_port (_int T -4 0 4425(_ent (_in))))
				(_port (_int PAD -4 0 4425(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4422(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4428(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4430(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4434
		(_object
			(_prcs
				(line__4436(_arch 0 0 4436(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4418(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4420(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4440(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4441(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4439(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463739884068 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4487))
	(_version vc6)
	(_time 1463739884069 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bdb8b1e9e8ebedabb8befbe7babab8bab9b8ebbebc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4498(_ent (_in))))
				(_port (_int T -4 0 4498(_ent (_in))))
				(_port (_int PAD -4 0 4498(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4495(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4501(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4503(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4507
		(_object
			(_prcs
				(line__4509(_arch 0 0 4509(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4491(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4493(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4513(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4514(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4512(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739884099 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4560))
	(_version vc6)
	(_time 1463739884100 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dcd9878e8c8b8cc98eddce878edadeda8fdadfdad8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4571(_ent (_in))))
				(_port (_int T -4 0 4571(_ent (_in))))
				(_port (_int PAD -4 0 4571(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4568(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4574(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4576(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4580
		(_object
			(_prcs
				(line__4582(_arch 0 0 4582(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4566(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4586(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4587(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4585(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463739884130 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 4633))
	(_version vc6)
	(_time 1463739884131 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fbfea0abaaacabeea9faeca0a8fdf9fda8fdf8fdff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4644(_ent (_in))))
				(_port (_int T -4 0 4644(_ent (_in))))
				(_port (_int PAD -4 0 4644(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4641(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 4647(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4649(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 0 0 4655(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4636(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 4637(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4639(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 4659(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 4660(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4658(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463739884164 Structure
(_unit VHDL (busyb 0 5102(structure 0 4706))
	(_version vc6)
	(_time 1463739884165 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1a1f111c4e4c4d0d171a0840491d1f1d191d131c18)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4717(_ent (_in))))
				(_port (_int T -4 0 4717(_ent (_in))))
				(_port (_int PAD -4 0 4717(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4714(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4720(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4722(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4726
		(_object
			(_prcs
				(line__4728(_arch 0 0 4728(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4710(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4712(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4732(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4733(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4731(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739884208 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 4779))
	(_version vc6)
	(_time 1463739884209 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 494c464a431e495c1b485a121c4f484e4d4f4c4c1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4790(_ent (_in))))
				(_port (_int T -4 0 4790(_ent (_in))))
				(_port (_int PAD -4 0 4790(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4787(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 4793(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4795(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4799
		(_object
			(_prcs
				(line__4801(_arch 0 0 4801(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 4783(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4785(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 4805(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 4806(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4804(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463739884240 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 4852))
	(_version vc6)
	(_time 1463739884241 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 686d6769633f687d3a697b333d6e696f6c6e6d6d3e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4863(_ent (_in))))
				(_port (_int T -4 0 4863(_ent (_in))))
				(_port (_int PAD -4 0 4863(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4860(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 4866(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4868(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4872
		(_object
			(_prcs
				(line__4874(_arch 0 0 4874(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4855(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 4856(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4858(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 4878(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 4879(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4877(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463739884304 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 4915))
	(_version vc6)
	(_time 1463739884305 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7a2a9f1a3f1f1b4a3a2e3fda0a1a3a1a2a1a0a0a4)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 4918(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 4920(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 4916(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463739884335 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 4946))
	(_version vc6)
	(_time 1463739884336 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c6c3c892c39090d393c4df9cc2c1c5c1c2c0c4c0c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 4952(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 4955(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 4959
		(_object
			(_prcs
				(line__4961(_arch 0 0 4961(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 4949(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 4964(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 22935         1463739884380 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 4996))
	(_version vc6)
	(_time 1463739884381 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 040106020353541152020200115e000200020103060257)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int B0 -1 0 5036(_ent (_in))))
				(_port (_int A0 -1 0 5036(_ent (_in))))
				(_port (_int DI0 -1 0 5036(_ent (_in))))
				(_port (_int CLK -1 0 5037(_ent (_in))))
				(_port (_int F0 -1 0 5037(_ent (_out))))
				(_port (_int Q0 -1 0 5037(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 5040(_ent (_in))))
				(_port (_int A0 -1 0 5040(_ent (_in))))
				(_port (_int DI0 -1 0 5040(_ent (_in))))
				(_port (_int CLK -1 0 5041(_ent (_in))))
				(_port (_int F0 -1 0 5041(_ent (_out))))
				(_port (_int Q0 -1 0 5041(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 5044(_ent (_in))))
				(_port (_int LSR -1 0 5044(_ent (_in))))
				(_port (_int CLK -1 0 5044(_ent (_in))))
				(_port (_int F0 -1 0 5045(_ent (_out))))
				(_port (_int Q0 -1 0 5045(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int DI0 -1 0 5048(_ent (_in))))
				(_port (_int LSR -1 0 5048(_ent (_in))))
				(_port (_int CLK -1 0 5048(_ent (_in))))
				(_port (_int F0 -1 0 5049(_ent (_out))))
				(_port (_int Q0 -1 0 5049(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 5052(_ent (_in))))
				(_port (_int A1 -1 0 5052(_ent (_in))))
				(_port (_int DI0 -1 0 5052(_ent (_in))))
				(_port (_int LSR -1 0 5053(_ent (_in))))
				(_port (_int CLK -1 0 5053(_ent (_in))))
				(_port (_int F0 -1 0 5053(_ent (_out))))
				(_port (_int Q0 -1 0 5054(_ent (_out))))
				(_port (_int F1 -1 0 5054(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 5057(_ent (_in))))
				(_port (_int C1 -1 0 5057(_ent (_in))))
				(_port (_int B1 -1 0 5057(_ent (_in))))
				(_port (_int A1 -1 0 5058(_ent (_in))))
				(_port (_int D0 -1 0 5058(_ent (_in))))
				(_port (_int C0 -1 0 5058(_ent (_in))))
				(_port (_int B0 -1 0 5059(_ent (_in))))
				(_port (_int A0 -1 0 5059(_ent (_in))))
				(_port (_int F0 -1 0 5059(_ent (_out))))
				(_port (_int F1 -1 0 5060(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 5063(_ent (_in))))
				(_port (_int C1 -1 0 5063(_ent (_in))))
				(_port (_int B1 -1 0 5063(_ent (_in))))
				(_port (_int A1 -1 0 5064(_ent (_in))))
				(_port (_int D0 -1 0 5064(_ent (_in))))
				(_port (_int C0 -1 0 5064(_ent (_in))))
				(_port (_int B0 -1 0 5065(_ent (_in))))
				(_port (_int A0 -1 0 5065(_ent (_in))))
				(_port (_int F0 -1 0 5065(_ent (_out))))
				(_port (_int F1 -1 0 5066(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 5069(_ent (_in))))
				(_port (_int C1 -1 0 5069(_ent (_in))))
				(_port (_int B1 -1 0 5069(_ent (_in))))
				(_port (_int A1 -1 0 5070(_ent (_in))))
				(_port (_int D0 -1 0 5070(_ent (_in))))
				(_port (_int C0 -1 0 5070(_ent (_in))))
				(_port (_int B0 -1 0 5071(_ent (_in))))
				(_port (_int A0 -1 0 5071(_ent (_in))))
				(_port (_int F0 -1 0 5071(_ent (_out))))
				(_port (_int F1 -1 0 5072(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 5075(_ent (_in))))
				(_port (_int C1 -1 0 5075(_ent (_in))))
				(_port (_int B1 -1 0 5075(_ent (_in))))
				(_port (_int A1 -1 0 5076(_ent (_in))))
				(_port (_int D0 -1 0 5076(_ent (_in))))
				(_port (_int C0 -1 0 5076(_ent (_in))))
				(_port (_int B0 -1 0 5077(_ent (_in))))
				(_port (_int A0 -1 0 5077(_ent (_in))))
				(_port (_int F0 -1 0 5077(_ent (_out))))
				(_port (_int F1 -1 0 5078(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 5081(_ent (_in))))
				(_port (_int B1 -1 0 5081(_ent (_in))))
				(_port (_int A1 -1 0 5081(_ent (_in))))
				(_port (_int D0 -1 0 5082(_ent (_in))))
				(_port (_int C0 -1 0 5082(_ent (_in))))
				(_port (_int B0 -1 0 5082(_ent (_in))))
				(_port (_int A0 -1 0 5083(_ent (_in))))
				(_port (_int F0 -1 0 5083(_ent (_out))))
				(_port (_int F1 -1 0 5083(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 5086(_ent (_in))))
				(_port (_int C1 -1 0 5086(_ent (_in))))
				(_port (_int B1 -1 0 5086(_ent (_in))))
				(_port (_int A1 -1 0 5087(_ent (_in))))
				(_port (_int D0 -1 0 5087(_ent (_in))))
				(_port (_int C0 -1 0 5087(_ent (_in))))
				(_port (_int B0 -1 0 5088(_ent (_in))))
				(_port (_int A0 -1 0 5088(_ent (_in))))
				(_port (_int F0 -1 0 5088(_ent (_out))))
				(_port (_int F1 -1 0 5089(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 5092(_ent (_in))))
				(_port (_int C1 -1 0 5092(_ent (_in))))
				(_port (_int B1 -1 0 5092(_ent (_in))))
				(_port (_int A1 -1 0 5093(_ent (_in))))
				(_port (_int D0 -1 0 5093(_ent (_in))))
				(_port (_int C0 -1 0 5093(_ent (_in))))
				(_port (_int B0 -1 0 5094(_ent (_in))))
				(_port (_int A0 -1 0 5094(_ent (_in))))
				(_port (_int F0 -1 0 5094(_ent (_out))))
				(_port (_int F1 -1 0 5095(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 5098(_ent (_in))))
				(_port (_int B1 -1 0 5098(_ent (_in))))
				(_port (_int A1 -1 0 5098(_ent (_in))))
				(_port (_int D0 -1 0 5099(_ent (_in))))
				(_port (_int C0 -1 0 5099(_ent (_in))))
				(_port (_int B0 -1 0 5099(_ent (_in))))
				(_port (_int A0 -1 0 5100(_ent (_in))))
				(_port (_int F0 -1 0 5100(_ent (_out))))
				(_port (_int F1 -1 0 5100(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 5103(_ent (_in))))
				(_port (_int C1 -1 0 5103(_ent (_in))))
				(_port (_int B1 -1 0 5103(_ent (_in))))
				(_port (_int A1 -1 0 5104(_ent (_in))))
				(_port (_int D0 -1 0 5104(_ent (_in))))
				(_port (_int C0 -1 0 5104(_ent (_in))))
				(_port (_int B0 -1 0 5105(_ent (_in))))
				(_port (_int A0 -1 0 5105(_ent (_in))))
				(_port (_int LSR -1 0 5105(_ent (_in))))
				(_port (_int CLK -1 0 5106(_ent (_in))))
				(_port (_int F0 -1 0 5106(_ent (_out))))
				(_port (_int Q0 -1 0 5106(_ent (_out))))
				(_port (_int F1 -1 0 5107(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 5110(_ent (_in))))
				(_port (_int C1 -1 0 5110(_ent (_in))))
				(_port (_int B1 -1 0 5110(_ent (_in))))
				(_port (_int A1 -1 0 5111(_ent (_in))))
				(_port (_int D0 -1 0 5111(_ent (_in))))
				(_port (_int C0 -1 0 5111(_ent (_in))))
				(_port (_int B0 -1 0 5112(_ent (_in))))
				(_port (_int A0 -1 0 5112(_ent (_in))))
				(_port (_int F0 -1 0 5112(_ent (_out))))
				(_port (_int F1 -1 0 5113(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int D1 -1 0 5116(_ent (_in))))
				(_port (_int C1 -1 0 5116(_ent (_in))))
				(_port (_int D0 -1 0 5116(_ent (_in))))
				(_port (_int C0 -1 0 5117(_ent (_in))))
				(_port (_int B0 -1 0 5117(_ent (_in))))
				(_port (_int A0 -1 0 5117(_ent (_in))))
				(_port (_int F0 -1 0 5118(_ent (_out))))
				(_port (_int F1 -1 0 5118(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 5121(_ent (_out))))
				(_port (_int goS -1 0 5121(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 5124(_ent (_out))))
				(_port (_int rstS -1 0 5124(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 5127(_ent (_out))))
				(_port (_int clkS -1 0 5127(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 5130(_ent (_in))))
				(_port (_int dataout0 -1 0 5130(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 5133(_ent (_in))))
				(_port (_int dataout1 -1 0 5133(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 5136(_ent (_in))))
				(_port (_int dataout2 -1 0 5136(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 5139(_ent (_in))))
				(_port (_int dataout3 -1 0 5139(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 5142(_ent (_in))))
				(_port (_int dataout4 -1 0 5142(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 5145(_ent (_in))))
				(_port (_int dataout5 -1 0 5145(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 5148(_ent (_in))))
				(_port (_int dataout6 -1 0 5148(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 5151(_ent (_in))))
				(_port (_int dataout7 -1 0 5151(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 5154(_ent (_in))))
				(_port (_int dataout8 -1 0 5154(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 5157(_ent (_in))))
				(_port (_int dataout9 -1 0 5157(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 5160(_ent (_in))))
				(_port (_int dataout10 -1 0 5160(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 5163(_ent (_in))))
				(_port (_int dataout11 -1 0 5163(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 5166(_ent (_in))))
				(_port (_int dataout12 -1 0 5166(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 5169(_ent (_in))))
				(_port (_int dataout13 -1 0 5169(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 5172(_ent (_in))))
				(_port (_int dataout14 -1 0 5172(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 5175(_ent (_in))))
				(_port (_int dataout15 -1 0 5175(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 5178(_ent (_in))))
				(_port (_int lcdrs -1 0 5178(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 5181(_ent (_in))))
				(_port (_int lcdwr -1 0 5181(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 5184(_ent (_in))))
				(_port (_int busyS -1 0 5184(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 5187(_ent (_in))))
				(_port (_int fsmstate0 -1 0 5187(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 5190(_ent (_in))))
				(_port (_int fsmstate1 -1 0 5190(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 5193(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 5196(_comp SLICE_0)
		(_port
			((B0)(n1235))
			((A0)(n1236))
			((DI0)(fsm_state_ns_i_1))
			((CLK)(clk_c))
			((F0)(fsm_state_ns_i_1))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 5199(_comp SLICE_1)
		(_port
			((D0)(n1241))
			((A0)(n1239))
			((DI0)(fsm_state_ns_i_0))
			((CLK)(clk_c))
			((F0)(fsm_state_ns_i_0))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 5202(_comp SLICE_2)
		(_port
			((DI0)(n2107_000_BUF1))
			((LSR)(fsm_state_ns_i_1_N_26))
			((CLK)(fsm_state_ns_i_1_N_17))
			((F0)(n2107_000_BUF1))
			((Q0)(n1235))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 5205(_comp SLICE_4)
		(_port
			((DI0)(n2107))
			((LSR)(fsm_state_ns_i_1_N_29))
			((CLK)(fsm_state_ns_i_1_N_25))
			((F0)(n2107))
			((Q0)(n1239))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 5208(_comp SLICE_5)
		(_port
			((D1)(fsm_state_c_1))
			((A1)(fsm_state_ps_i_0))
			((DI0)(n2107_001_BUF1))
			((LSR)(fsm_state_ns_i_1_N_29))
			((CLK)(go_c))
			((F0)(n2107_001_BUF1))
			((Q0)(n1241))
			((F1)(fsm_state_ns_i_1_N_25))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 5212(_comp SLICE_6)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_7))
			((D0)(rst_c))
			((C0)(data_out_c_8))
			((B0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_8))
			((F1)(data_out_c_7))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 5217(_comp SLICE_7)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(rst_c))
			((B1)(data_out_c_0))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(fsm_state_c_1))
			((B0)(rst_c))
			((A0)(data_out_c_9))
			((F0)(data_out_c_9))
			((F1)(data_out_c_0))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 5222(_comp SLICE_8)
		(_port
			((D1)(fsm_state_ps_i_0))
			((C1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(data_out_c_6))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_10))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_10))
			((F1)(data_out_c_6))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 5227(_comp SLICE_9)
		(_port
			((D1)(data_out_c_1))
			((C1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(fsm_state_c_1))
			((A0)(data_out_c_11))
			((F0)(data_out_c_11))
			((F1)(data_out_c_1))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 5232(_comp SLICE_10)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((C0)(data_out_c_12))
			((B0)(rst_c))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_12))
			((F1)(fsm_state_ns_i_1_N_29))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 5237(_comp SLICE_11)
		(_port
			((D1)(rst_c))
			((C1)(fsm_state_c_1))
			((B1)(fsm_state_ps_i_0))
			((A1)(data_out_c_2))
			((D0)(rst_c))
			((C0)(data_out_c_13))
			((B0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((F0)(data_out_c_13))
			((F1)(data_out_c_2))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 5242(_comp SLICE_12)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(data_out_c_5))
			((B1)(fsm_state_ps_i_0))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(data_out_c_14))
			((F0)(data_out_c_14))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 5246(_comp SLICE_13)
		(_port
			((D1)(fsm_state_c_1))
			((B1)(rst_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(data_out_c_15))
			((B0)(rst_c))
			((A0)(fsm_state_ps_i_0))
			((F0)(data_out_c_15))
			((F1)(fsm_state_ns_i_1_N_26))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 5251(_comp SLICE_14)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(rst_c))
			((A1)(data_out_c_3))
			((D0)(fsm_state_c_1))
			((C0)(rst_c))
			((B0)(lcd_rs_c))
			((A0)(fsm_state_ps_i_0))
			((LSR)(fsm_state_ns_i_1_N_17))
			((CLK)(go_c))
			((F0)(lcd_rs_c))
			((Q0)(n1236))
			((F1)(data_out_c_3))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 5256(_comp SLICE_15)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((B1)(data_out_c_4))
			((A1)(rst_c))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(lcd_wr_c))
			((F0)(lcd_wr_c))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 5260(_comp SLICE_16)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((B0)(rst_c))
			((A0)(busy_c))
			((F0)(busy_c))
			((F1)(fsm_state_ns_i_1_N_17))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst goI 0 5264(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 5266(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst clkI 0 5268(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst data_out_0_I 0 5270(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 5272(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 5274(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 5276(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 5278(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 5280(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 5282(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 5284(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 5286(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 5288(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 5290(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 5292(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 5294(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 5296(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 5298(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 5300(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 5302(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 5304(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 5306(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 5308(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 5310(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 5312(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 5314(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 5316(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n1235 -1 0 4997(_arch(_uni))))
		(_sig (_int n1236 -1 0 4998(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1 -1 0 4999(_arch(_uni))))
		(_sig (_int clk_c -1 0 5000(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 5001(_arch(_uni))))
		(_sig (_int n1241 -1 0 5002(_arch(_uni))))
		(_sig (_int n1239 -1 0 5003(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_0 -1 0 5004(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 5005(_arch(_uni))))
		(_sig (_int n2107_000_BUF1 -1 0 5006(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_26 -1 0 5007(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_17 -1 0 5008(_arch(_uni))))
		(_sig (_int n2107 -1 0 5009(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_29 -1 0 5010(_arch(_uni))))
		(_sig (_int fsm_state_ns_i_1_N_25 -1 0 5011(_arch(_uni))))
		(_sig (_int n2107_001_BUF1 -1 0 5012(_arch(_uni))))
		(_sig (_int go_c -1 0 5013(_arch(_uni))))
		(_sig (_int rst_c -1 0 5014(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 5015(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 5016(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 5017(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 5018(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 5019(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 5020(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 5021(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 5022(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 5023(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 5024(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 5025(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 5026(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 5027(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 5028(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 5029(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 5030(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 5031(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 5032(_arch(_uni))))
		(_sig (_int busy_c -1 0 5033(_arch(_uni))))
		(_sig (_int VCCI -1 0 5034(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 5323 (lcd_sender))
	(_version vc6)
	(_time 1463739884411 2016.05.20 12:24:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 14104612144242031117074f411311131612111142)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2528          1463739911540 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463739911541 2016.05.20 12:25:11)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 0c5a0c0a5a5a5b1b0c031e56580a590a0f0a040b08)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1692          1463740061947 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740061948 2016.05.20 12:27:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8dde8882dcdbdd9e8889ced6d98a898e898bde8a88)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740061962 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740061975 2016.05.20 12:27:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code acfffdfbaafbfcbaaaaae9f6f9aaabaaf9aaa8aaab)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 2272          1463740061980 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740061981 2016.05.20 12:27:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code acfefcfbabfafdbba5adbef6f8aaababafabaeaaa9)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 69(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 71(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_sig (_int GATE -1 0 67(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740062009 Structure
(_unit VHDL (vcc 0 79(structure 0 89))
	(_version vc6)
	(_time 1463740062010 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cb999b9e9a9c9cdccccdd89199cccdcdc8cdc8cccd)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 91(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6879          1463740062023 Structure
(_unit VHDL (slice_0 0 101(structure 0 135))
	(_version vc6)
	(_time 1463740062024 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code db898e89da8c86cd8a88ce82dcd8dbdcd8dd88ddd2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062013)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 150(_ent (_in))))
				(_port (_int B -5 0 150(_ent (_in))))
				(_port (_int C -5 0 150(_ent (_in))))
				(_port (_int D -5 0 150(_ent (_in))))
				(_port (_int Z -5 0 151(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 154(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 157(_ent (_in))))
				(_port (_int D1 -5 0 157(_ent (_in))))
				(_port (_int SD -5 0 157(_ent (_in))))
				(_port (_int SP -5 0 158(_ent (_in))))
				(_port (_int CK -5 0 158(_ent (_in))))
				(_port (_int LSR -5 0 158(_ent (_in))))
				(_port (_int Q -5 0 159(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 162(_ent (_out))))
			)
		)
	)
	(_inst n2257_000_BUF1_BUF1 0 165(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 167(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i810 0 169(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 172(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 176
		(_object
			(_prcs
				(line__178(_arch 0 0 178(_procedure_call (_trgt(5))(_sens(0)))))
				(line__179(_arch 1 0 179(_procedure_call (_trgt(7))(_sens(1)))))
				(line__180(_arch 2 0 180(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 184
		(_object
			(_prcs
				(line__186(_arch 3 0 186(_procedure_call (_trgt(6))(_sens(5)))))
				(line__187(_arch 4 0 187(_procedure_call (_trgt(8))(_sens(7)))))
				(line__188(_arch 5 0 188(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 104 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 105 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 106 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 107(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 107(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_DI0 -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 128(_ent(_in))))
		(_port (_int LSR -5 0 128(_ent(_in))))
		(_port (_int CLK -5 0 128(_ent(_in))))
		(_port (_int F0 -5 0 129(_ent(_out))))
		(_port (_int Q0 -5 0 129(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 138(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 139(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 140(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 141(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 142(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 144(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 145(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 147(_arch(_uni))))
		(_sig (_int VCCI -5 0 148(_arch(_uni))))
		(_var (_int Q0_zd -5 0 192(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 193(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 195(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 196(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 197(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 198(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 199(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 200(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 201(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 202(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 191(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 2286          1463740062040 Structure
(_unit VHDL (vmuxregsre0001 0 294(structure 0 303))
	(_version vc6)
	(_time 1463740062041 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ebb9bbb8edbdbafce2eaf9b1bfedecece8ece9edee)
	(_ent
		(_time 1463740062038)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 306(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 308(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 295(_ent(_in))))
		(_port (_int D1 -1 0 295(_ent(_in))))
		(_port (_int SD -1 0 295(_ent(_in))))
		(_port (_int SP -1 0 296(_ent(_in))))
		(_port (_int CK -1 0 296(_ent(_in))))
		(_port (_int LSR -1 0 296(_ent(_in))))
		(_port (_int Q -1 0 297(_ent(_out))))
		(_sig (_int GATE -1 0 304(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5793          1463740062056 Structure
(_unit VHDL (slice_2 0 319(structure 0 345))
	(_version vc6)
	(_time 1463740062057 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code faa8afaaf8ada7ecf1a8efa3fdf9f8fdf9fca9fcf3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062054)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 358(_ent (_in))))
				(_port (_int B -5 0 358(_ent (_in))))
				(_port (_int C -5 0 358(_ent (_in))))
				(_port (_int D -5 0 358(_ent (_in))))
				(_port (_int Z -5 0 359(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 362(_ent (_out))))
			)
		)
		(vmuxregsre0001
			(_object
				(_port (_int D0 -5 0 368(_ent (_in))))
				(_port (_int D1 -5 0 368(_ent (_in))))
				(_port (_int SD -5 0 368(_ent (_in))))
				(_port (_int SP -5 0 369(_ent (_in))))
				(_port (_int CK -5 0 369(_ent (_in))))
				(_port (_int LSR -5 0 369(_ent (_in))))
				(_port (_int Q -5 0 370(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 365(_ent (_out))))
			)
		)
	)
	(_inst n2257_001_BUF1_BUF1 0 373(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 375(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i814 0 377(_comp vmuxregsre0001)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0001)
		)
	)
	(_inst DRIVEVCC 0 380(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 384
		(_object
			(_prcs
				(line__386(_arch 0 0 386(_procedure_call (_trgt(4))(_sens(0)))))
				(line__387(_arch 1 0 387(_procedure_call (_trgt(6))(_sens(1)))))
			)
		)
	)
	(_block SignalDelay 0 391
		(_object
			(_prcs
				(line__393(_arch 2 0 393(_procedure_call (_trgt(5))(_sens(4)))))
				(line__394(_arch 3 0 394(_procedure_call (_trgt(7))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 322 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 323 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 324 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 325(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 325(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 327(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 328(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 329(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 330 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 331 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 332 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 333 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 334 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 335 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 336 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 338(_ent(_in))))
		(_port (_int CLK -5 0 338(_ent(_in))))
		(_port (_int F0 -5 0 338(_ent(_out))))
		(_port (_int Q0 -5 0 339(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 348(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 349(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 350(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 351(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 352(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 353(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 355(_arch(_uni))))
		(_sig (_int VCCI -5 0 356(_arch(_uni))))
		(_var (_int Q0_zd -5 0 398(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 399(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 401(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 402(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 403(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 404(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 4 0 397(_prcs (_simple)(_trgt(2)(3))(_sens(5)(7)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12369)
	)
	(_model . Structure 5 -1)
)
I 000050 55 1704          1463740062072 Structure
(_unit VHDL (lut40002 0 465(structure 0 471))
	(_version vc6)
	(_time 1463740062084 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 19494a1f154f490a1c180946481a191a1b1f4a1e1c)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 473(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1911          1463740062103 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 493))
	(_version vc6)
	(_time 1463740062115 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 39683f3c646f682e303d2b636d3f3e3e3a3e3b3f3c)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 495(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7730          1463740062179 Structure
(_unit VHDL (slice_3 0 506(structure 0 541))
	(_version vc6)
	(_time 1463740062180 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7726747623202a612678622e70747470747124717e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062163)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 569(_ent (_in))))
				(_port (_int B -5 0 569(_ent (_in))))
				(_port (_int C -5 0 569(_ent (_in))))
				(_port (_int D -5 0 569(_ent (_in))))
				(_port (_int Z -5 0 570(_ent (_out))))
			)
		)
		(lut4
			(_object
				(_port (_int A -5 0 559(_ent (_in))))
				(_port (_int B -5 0 559(_ent (_in))))
				(_port (_int C -5 0 559(_ent (_in))))
				(_port (_int D -5 0 559(_ent (_in))))
				(_port (_int Z -5 0 560(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 563(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 573(_ent (_in))))
				(_port (_int D1 -5 0 573(_ent (_in))))
				(_port (_int SD -5 0 573(_ent (_in))))
				(_port (_int SP -5 0 574(_ent (_in))))
				(_port (_int CK -5 0 574(_ent (_in))))
				(_port (_int LSR -5 0 574(_ent (_in))))
				(_port (_int Q -5 0 575(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 566(_ent (_out))))
			)
		)
	)
	(_inst i1028_2_lut_3_lut_4_lut 0 578(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst m1_lut 0 580(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0_815_816_reset 0 584(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 587(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 591
		(_object
			(_prcs
				(line__593(_arch 0 0 593(_procedure_call (_trgt(9))(_sens(0)))))
				(line__594(_arch 1 0 594(_procedure_call (_trgt(10))(_sens(1)))))
				(line__595(_arch 2 0 595(_procedure_call (_trgt(11))(_sens(2)))))
				(line__596(_arch 3 0 596(_procedure_call (_trgt(12))(_sens(3)))))
				(line__597(_arch 4 0 597(_procedure_call (_trgt(13))(_sens(4)))))
				(line__598(_arch 5 0 598(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 602
		(_object
			(_prcs
				(line__604(_arch 6 0 604(_procedure_call (_trgt(14))(_sens(13)))))
				(line__605(_arch 7 0 605(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 509 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 510 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 511 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 512(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 512(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_D1 -3 0 514(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 515(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 516(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 517(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 518(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 524(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 531 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 533(_ent(_in))))
		(_port (_int C1 -5 0 533(_ent(_in))))
		(_port (_int B1 -5 0 533(_ent(_in))))
		(_port (_int A1 -5 0 534(_ent(_in))))
		(_port (_int DI0 -5 0 534(_ent(_in))))
		(_port (_int CLK -5 0 534(_ent(_in))))
		(_port (_int F0 -5 0 535(_ent(_out))))
		(_port (_int Q0 -5 0 535(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 535(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 545(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 546(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 552(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 553(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 554(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 556(_arch(_uni))))
		(_sig (_int VCCI -5 0 557(_arch(_uni))))
		(_var (_int Q0_zd -5 0 610(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 611(_prcs 0)))
		(_var (_int F1_zd -5 0 612(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 613(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 615(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 616(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 617(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 618(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 608(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(12)(14)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463740062241 Structure
(_unit VHDL (lut40004 0 704(structure 0 702))
	(_version vc6)
	(_time 1463740062242 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b5e5e6e0b5e3e5a6b0b4a5eae4b6b5b6b1b3e6b2b0)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 704(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101011111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101011111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740062304 Structure
(_unit VHDL (lut40005 0 686(structure 0 723))
	(_version vc6)
	(_time 1463740062305 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f4a4a7a5f5a2a4e7f1f5e4aba5f7f4f7f1f2a7f3f1)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 725(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110000011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110000011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5264          1463740062335 Structure
(_unit VHDL (slice_4 0 736(structure 0 765))
	(_version vc6)
	(_time 1463740062336 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1342111443444e051747064a14101714101540151a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062319)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -4 0 782(_ent (_in))))
				(_port (_int B -4 0 782(_ent (_in))))
				(_port (_int C -4 0 782(_ent (_in))))
				(_port (_int D -4 0 782(_ent (_in))))
				(_port (_int Z -4 0 783(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 779(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 786(_ent (_in))))
				(_port (_int B -4 0 786(_ent (_in))))
				(_port (_int C -4 0 786(_ent (_in))))
				(_port (_int D -4 0 786(_ent (_in))))
				(_port (_int Z -4 0 787(_ent (_out))))
			)
		)
	)
	(_inst i1030_2_lut_rep_4 0 790(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst DRIVEGND 0 792(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1011_2_lut_4_lut 0 794(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 798
		(_object
			(_prcs
				(line__800(_arch 0 0 800(_procedure_call (_trgt(8))(_sens(0)))))
				(line__801(_arch 1 0 801(_procedure_call (_trgt(9))(_sens(1)))))
				(line__802(_arch 2 0 802(_procedure_call (_trgt(10))(_sens(2)))))
				(line__803(_arch 3 0 803(_procedure_call (_trgt(11))(_sens(3)))))
				(line__804(_arch 4 0 804(_procedure_call (_trgt(12))(_sens(4)))))
				(line__805(_arch 5 0 805(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 739 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 740 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 741 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 742(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 742(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_C1 -3 0 744(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 746(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 747(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 748(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 749(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 755(_ent(((ns 0))((ns 0))))))
		(_port (_int C1 -4 0 757(_ent(_in))))
		(_port (_int A1 -4 0 757(_ent(_in))))
		(_port (_int D0 -4 0 757(_ent(_in))))
		(_port (_int C0 -4 0 758(_ent(_in))))
		(_port (_int B0 -4 0 758(_ent(_in))))
		(_port (_int A0 -4 0 758(_ent(_in))))
		(_port (_int F0 -4 0 759(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 759(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -4 0 768(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 769(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 770(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 771(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 772(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 773(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 774(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 775(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 777(_arch(_uni))))
		(_var (_int F0_zd -4 0 810(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 811(_prcs 0)))
		(_var (_int F1_zd -4 0 812(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 813(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 808(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1710          1463740062368 Structure
(_unit VHDL (lut40006 0 1163(structure 0 870))
	(_version vc6)
	(_time 1463740062369 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 32626036356462213733226d633132313434613537)
	(_ent
		(_time 1463737468107)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 872(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1164(_ent(_in))))
		(_port (_int B -1 0 1164(_ent(_in))))
		(_port (_int C -1 0 1164(_ent(_in))))
		(_port (_int D -1 0 1164(_ent(_in))))
		(_port (_int Z -1 0 1165(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5264          1463740062384 Structure
(_unit VHDL (slice_5 0 883(structure 0 912))
	(_version vc6)
	(_time 1463740062385 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4213404013151f544616571b45414745414411444b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062382)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -4 0 933(_ent (_in))))
				(_port (_int B -4 0 933(_ent (_in))))
				(_port (_int C -4 0 933(_ent (_in))))
				(_port (_int D -4 0 933(_ent (_in))))
				(_port (_int Z -4 0 934(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 926(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -4 0 929(_ent (_in))))
				(_port (_int B -4 0 929(_ent (_in))))
				(_port (_int C -4 0 929(_ent (_in))))
				(_port (_int D -4 0 929(_ent (_in))))
				(_port (_int Z -4 0 930(_ent (_out))))
			)
		)
	)
	(_inst i1027_2_lut_rep_3 0 937(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 939(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1020_2_lut_4_lut 0 941(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_block WireDelay 0 945
		(_object
			(_prcs
				(line__947(_arch 0 0 947(_procedure_call (_trgt(8))(_sens(0)))))
				(line__948(_arch 1 0 948(_procedure_call (_trgt(9))(_sens(1)))))
				(line__949(_arch 2 0 949(_procedure_call (_trgt(10))(_sens(2)))))
				(line__950(_arch 3 0 950(_procedure_call (_trgt(11))(_sens(3)))))
				(line__951(_arch 4 0 951(_procedure_call (_trgt(12))(_sens(4)))))
				(line__952(_arch 5 0 952(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 887 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 888 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 889(_ent(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 892(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 893(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 894(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 895(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 896(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 897(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 898(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 899(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 901(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 902(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 904(_ent(_in))))
		(_port (_int A1 -4 0 904(_ent(_in))))
		(_port (_int D0 -4 0 904(_ent(_in))))
		(_port (_int C0 -4 0 905(_ent(_in))))
		(_port (_int B0 -4 0 905(_ent(_in))))
		(_port (_int A0 -4 0 905(_ent(_in))))
		(_port (_int F0 -4 0 906(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 906(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 915(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 917(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 918(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 919(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 920(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 921(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 922(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 924(_arch(_uni))))
		(_var (_int F0_zd -4 0 957(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 958(_prcs 0)))
		(_var (_int F1_zd -4 0 959(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 960(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 955(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1712          1463740062415 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1017))
	(_version vc6)
	(_time 1463740062416 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 61313360653731726460713e306261626667326664)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1019(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463740062428 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1038))
	(_version vc6)
	(_time 1463740062429 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 71212371752721627470612e207271727977227674)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1040(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011111111010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011111111010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5766          1463740062444 Structure
(_unit VHDL (slice_6 0 1038(structure 0 1085))
	(_version vc6)
	(_time 1463740062445 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 80d1828ed3d7dd968b8295d9878386878386d38689)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412751)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -4 0 1100(_ent (_in))))
				(_port (_int B -4 0 1100(_ent (_in))))
				(_port (_int C -4 0 1100(_ent (_in))))
				(_port (_int D -4 0 1100(_ent (_in))))
				(_port (_int Z -4 0 1101(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -4 0 1104(_ent (_in))))
				(_port (_int B -4 0 1104(_ent (_in))))
				(_port (_int C -4 0 1104(_ent (_in))))
				(_port (_int D -4 0 1104(_ent (_in))))
				(_port (_int Z -4 0 1105(_ent (_out))))
			)
		)
	)
	(_inst i1336_2_lut_3_lut_4_lut 0 1108(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst fsm_state_c_1_bdd_3_lut_4_lut 0 1110(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_block WireDelay 0 1114
		(_object
			(_prcs
				(line__1116(_arch 0 0 1116(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1117(_arch 1 0 1117(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1118(_arch 2 0 1118(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1119(_arch 3 0 1119(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1120(_arch 4 0 1120(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1121(_arch 5 0 1121(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1122(_arch 6 0 1122(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1123(_arch 7 0 1123(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1042 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1043 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1044(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1057(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1058(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1059(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1060(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1061(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1063(_ent(_in))))
		(_port (_int C1 -4 0 1063(_ent(_in))))
		(_port (_int B1 -4 0 1063(_ent(_in))))
		(_port (_int A1 -4 0 1064(_ent(_in))))
		(_port (_int D0 -4 0 1064(_ent(_in))))
		(_port (_int C0 -4 0 1064(_ent(_in))))
		(_port (_int B0 -4 0 1065(_ent(_in))))
		(_port (_int A0 -4 0 1065(_ent(_in))))
		(_port (_int F0 -4 0 1065(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1088(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1089(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1090(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1091(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1092(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1093(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1094(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1095(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1096(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1097(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1128(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1129(_prcs 0)))
		(_var (_int F1_zd -4 0 1130(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1131(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1126(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740062475 Structure
(_unit VHDL (lut40009 0 1584(structure 0 1194))
	(_version vc6)
	(_time 1463740062476 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9fcfcd91ccc9cf8c9a9e8fc0ce9c9f9c9699cc989a)
	(_ent
		(_time 1463737468191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1196(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1585(_ent(_in))))
		(_port (_int B -1 0 1585(_ent(_in))))
		(_port (_int C -1 0 1585(_ent(_in))))
		(_port (_int D -1 0 1585(_ent(_in))))
		(_port (_int Z -1 0 1586(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463740062493 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1215))
	(_version vc6)
	(_time 1463740062505 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bfefedeaece9efacbabeafe0eebcbebcbfb9ecb8ba)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1217(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011011011111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011011011111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5766          1463740062538 Structure
(_unit VHDL (slice_7 0 1194(structure 0 1262))
	(_version vc6)
	(_time 1463740062539 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code de8fdc8cd88983c8d5dccb87d9ddd9d9ddd88dd8d7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463739412796)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -4 0 1277(_ent (_in))))
				(_port (_int B -4 0 1277(_ent (_in))))
				(_port (_int C -4 0 1277(_ent (_in))))
				(_port (_int D -4 0 1277(_ent (_in))))
				(_port (_int Z -4 0 1278(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -4 0 1281(_ent (_in))))
				(_port (_int B -4 0 1281(_ent (_in))))
				(_port (_int C -4 0 1281(_ent (_in))))
				(_port (_int D -4 0 1281(_ent (_in))))
				(_port (_int Z -4 0 1282(_ent (_out))))
			)
		)
	)
	(_inst i1492_2_lut_2_lut_3_lut_4_lut 0 1285(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i1451_2_lut_3_lut_4_lut 0 1287(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_block WireDelay 0 1291
		(_object
			(_prcs
				(line__1293(_arch 0 0 1293(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1294(_arch 1 0 1294(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1295(_arch 2 0 1295(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1296(_arch 3 0 1296(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1297(_arch 4 0 1297(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1298(_arch 5 0 1298(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1299(_arch 6 0 1299(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1300(_arch 7 0 1300(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1197 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1198 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1199 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1200(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1200(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1206(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1207(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1210(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1211(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1212(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1213(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1215(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1216(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1217(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1219(_ent(_in))))
		(_port (_int C1 -4 0 1219(_ent(_in))))
		(_port (_int B1 -4 0 1219(_ent(_in))))
		(_port (_int A1 -4 0 1220(_ent(_in))))
		(_port (_int D0 -4 0 1220(_ent(_in))))
		(_port (_int C0 -4 0 1220(_ent(_in))))
		(_port (_int B0 -4 0 1221(_ent(_in))))
		(_port (_int A0 -4 0 1221(_ent(_in))))
		(_port (_int F0 -4 0 1221(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1222(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1273(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1274(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1305(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1306(_prcs 0)))
		(_var (_int F1_zd -4 0 1307(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1308(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1303(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1712          1463740062555 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1371))
	(_version vc6)
	(_time 1463740062556 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code edbdbfbfbcbbbdfee8ecfdb2bceeeceeecebbeeae8)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1373(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740062571 Structure
(_unit VHDL (lut40012 0 1782(structure 0 1392))
	(_version vc6)
	(_time 1463740062572 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fdadafacacabadeef8fceda2acfefcfefffbaefaf8)
	(_ent
		(_time 1463737468263)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1394(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000010110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000010110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1783(_ent(_in))))
		(_port (_int B -1 0 1783(_ent(_in))))
		(_port (_int C -1 0 1783(_ent(_in))))
		(_port (_int D -1 0 1783(_ent(_in))))
		(_port (_int Z -1 0 1784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5748          1463740062600 Structure
(_unit VHDL (slice_8 0 1449(structure 0 1439))
	(_version vc6)
	(_time 1463740062601 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c4d1d1b1c4b410a171e09451b1f141b1f1a4f1a15)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468185)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 1454(_ent (_in))))
				(_port (_int B -4 0 1454(_ent (_in))))
				(_port (_int C -4 0 1454(_ent (_in))))
				(_port (_int D -4 0 1454(_ent (_in))))
				(_port (_int Z -4 0 1455(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 1458(_ent (_in))))
				(_port (_int B -4 0 1458(_ent (_in))))
				(_port (_int C -4 0 1458(_ent (_in))))
				(_port (_int D -4 0 1458(_ent (_in))))
				(_port (_int Z -4 0 1459(_ent (_out))))
			)
		)
	)
	(_inst i1023_2_lut_4_lut 0 1462(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i1021_2_lut_4_lut 0 1464(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 1468
		(_object
			(_prcs
				(line__1470(_arch 0 0 1470(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1471(_arch 1 0 1471(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1472(_arch 2 0 1472(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1473(_arch 3 0 1473(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1474(_arch 4 0 1474(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1475(_arch 5 0 1475(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1476(_arch 6 0 1476(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1477(_arch 7 0 1477(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1452 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1453 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1454 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1455(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1455(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_D1 -3 0 1457(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1459(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1460(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1461(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1474(_ent(_in))))
		(_port (_int C1 -4 0 1474(_ent(_in))))
		(_port (_int B1 -4 0 1474(_ent(_in))))
		(_port (_int A1 -4 0 1475(_ent(_in))))
		(_port (_int D0 -4 0 1475(_ent(_in))))
		(_port (_int C0 -4 0 1475(_ent(_in))))
		(_port (_int B0 -4 0 1476(_ent(_in))))
		(_port (_int A0 -4 0 1476(_ent(_in))))
		(_port (_int F0 -4 0 1476(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1477(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1442(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1443(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1444(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1445(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1446(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1447(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1448(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1449(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1450(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1451(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1483(_prcs 0)))
		(_var (_int F1_zd -4 0 1484(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1485(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1480(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740062618 Structure
(_unit VHDL (lut40013 0 1938(structure 0 1548))
	(_version vc6)
	(_time 1463740062619 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2c7c7d297a7a7c3f292d3c737d2f2d2f2f2a7f2b29)
	(_ent
		(_time 1463737468326)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1550(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1939(_ent(_in))))
		(_port (_int B -1 0 1939(_ent(_in))))
		(_port (_int C -1 0 1939(_ent(_in))))
		(_port (_int D -1 0 1939(_ent(_in))))
		(_port (_int Z -1 0 1940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5748          1463740062662 Structure
(_unit VHDL (slice_9 0 1626(structure 0 1595))
	(_version vc6)
	(_time 1463740062663 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5b0a5a585a0c064d50594e025c58525c585d085d52)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468223)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -4 0 1614(_ent (_in))))
				(_port (_int B -4 0 1614(_ent (_in))))
				(_port (_int C -4 0 1614(_ent (_in))))
				(_port (_int D -4 0 1614(_ent (_in))))
				(_port (_int Z -4 0 1615(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -4 0 1610(_ent (_in))))
				(_port (_int B -4 0 1610(_ent (_in))))
				(_port (_int C -4 0 1610(_ent (_in))))
				(_port (_int D -4 0 1610(_ent (_in))))
				(_port (_int Z -4 0 1611(_ent (_out))))
			)
		)
	)
	(_inst i1018_2_lut_4_lut 0 1618(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst i1022_2_lut_4_lut 0 1620(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_block WireDelay 0 1624
		(_object
			(_prcs
				(line__1626(_arch 0 0 1626(_procedure_call (_trgt(10))(_sens(0)))))
				(line__1627(_arch 1 0 1627(_procedure_call (_trgt(11))(_sens(1)))))
				(line__1628(_arch 2 0 1628(_procedure_call (_trgt(12))(_sens(2)))))
				(line__1629(_arch 3 0 1629(_procedure_call (_trgt(13))(_sens(3)))))
				(line__1630(_arch 4 0 1630(_procedure_call (_trgt(14))(_sens(4)))))
				(line__1631(_arch 5 0 1631(_procedure_call (_trgt(15))(_sens(5)))))
				(line__1632(_arch 6 0 1632(_procedure_call (_trgt(16))(_sens(6)))))
				(line__1633(_arch 7 0 1633(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1629 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1630 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1631 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1632(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1632(_ent(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1651(_ent(_in))))
		(_port (_int C1 -4 0 1651(_ent(_in))))
		(_port (_int B1 -4 0 1651(_ent(_in))))
		(_port (_int A1 -4 0 1652(_ent(_in))))
		(_port (_int D0 -4 0 1652(_ent(_in))))
		(_port (_int C0 -4 0 1652(_ent(_in))))
		(_port (_int B0 -4 0 1653(_ent(_in))))
		(_port (_int A0 -4 0 1653(_ent(_in))))
		(_port (_int F0 -4 0 1653(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1654(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1598(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 1599(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1600(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1601(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1602(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 1603(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1604(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1605(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1606(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1607(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 1638(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1639(_prcs 0)))
		(_var (_int F1_zd -4 0 1640(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1641(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1636(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740062694 Structure
(_unit VHDL (lut40014 0 1959(structure 0 1704))
	(_version vc6)
	(_time 1463740062695 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7a2a2b7a2e2c2a697f7b6a252b797b797e7c297d7f)
	(_ent
		(_time 1463737468357)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1706(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1960(_ent(_in))))
		(_port (_int B -1 0 1960(_ent(_in))))
		(_port (_int C -1 0 1960(_ent(_in))))
		(_port (_int D -1 0 1960(_ent(_in))))
		(_port (_int Z -1 0 1961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463740062711 Structure
(_unit VHDL (vmuxregsre0015 0 1717(structure 0 1726))
	(_version vc6)
	(_time 1463740062724 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 99c89d96c4cfc88e909d8bc3cd9f9e9e9a9e9b9f9c)
	(_ent
		(_time 1463740062709)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1728(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1718(_ent(_in))))
		(_port (_int D1 -1 0 1718(_ent(_in))))
		(_port (_int SD -1 0 1718(_ent(_in))))
		(_port (_int SP -1 0 1719(_ent(_in))))
		(_port (_int CK -1 0 1719(_ent(_in))))
		(_port (_int LSR -1 0 1719(_ent(_in))))
		(_port (_int Q -1 0 1720(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9631          1463740062756 Structure
(_unit VHDL (slice_10 0 1739(structure 0 1788))
	(_version vc6)
	(_time 1463740062771 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c899c99d939f95de9dccdd91cfcbc9cbc8cfcbce9b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740062740)
	)
	(_vital vital_level0)
	(_comp
		(lut40014
			(_object
				(_port (_int A -5 0 1820(_ent (_in))))
				(_port (_int B -5 0 1820(_ent (_in))))
				(_port (_int C -5 0 1820(_ent (_in))))
				(_port (_int D -5 0 1820(_ent (_in))))
				(_port (_int Z -5 0 1821(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 1816(_ent (_in))))
				(_port (_int B -5 0 1816(_ent (_in))))
				(_port (_int C -5 0 1816(_ent (_in))))
				(_port (_int D -5 0 1816(_ent (_in))))
				(_port (_int Z -5 0 1817(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 1824(_ent (_in))))
				(_port (_int D1 -5 0 1824(_ent (_in))))
				(_port (_int SD -5 0 1824(_ent (_in))))
				(_port (_int SP -5 0 1825(_ent (_in))))
				(_port (_int CK -5 0 1825(_ent (_in))))
				(_port (_int LSR -5 0 1825(_ent (_in))))
				(_port (_int Q -5 0 1826(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1810(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1813(_ent (_out))))
			)
		)
	)
	(_inst i1010_2_lut_4_lut 0 1829(_comp lut40014)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst i1006_2_lut_4_lut 0 1831(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i1_811_812_set 0 1833(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 1836(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 1838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1842
		(_object
			(_prcs
				(line__1844(_arch 0 0 1844(_procedure_call (_trgt(13))(_sens(0)))))
				(line__1845(_arch 1 0 1845(_procedure_call (_trgt(14))(_sens(1)))))
				(line__1846(_arch 2 0 1846(_procedure_call (_trgt(15))(_sens(2)))))
				(line__1847(_arch 3 0 1847(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1848(_arch 4 0 1848(_procedure_call (_trgt(17))(_sens(4)))))
				(line__1849(_arch 5 0 1849(_procedure_call (_trgt(18))(_sens(5)))))
				(line__1850(_arch 6 0 1850(_procedure_call (_trgt(19))(_sens(6)))))
				(line__1851(_arch 7 0 1851(_procedure_call (_trgt(20))(_sens(7)))))
				(line__1852(_arch 8 0 1852(_procedure_call (_trgt(21))(_sens(8)))))
				(line__1853(_arch 9 0 1853(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 1857
		(_object
			(_prcs
				(line__1859(_arch 10 0 1859(_procedure_call (_trgt(22))(_sens(21)))))
				(line__1860(_arch 11 0 1860(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1742 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1743 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1744 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1745(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1745(_ent gms(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1747(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1748(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1749(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1750(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1751(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1752(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1753(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1766(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1776 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1778(_ent(_in))))
		(_port (_int C1 -5 0 1778(_ent(_in))))
		(_port (_int B1 -5 0 1778(_ent(_in))))
		(_port (_int A1 -5 0 1779(_ent(_in))))
		(_port (_int D0 -5 0 1779(_ent(_in))))
		(_port (_int C0 -5 0 1779(_ent(_in))))
		(_port (_int B0 -5 0 1780(_ent(_in))))
		(_port (_int A0 -5 0 1780(_ent(_in))))
		(_port (_int LSR -5 0 1780(_ent(_in))))
		(_port (_int CLK -5 0 1781(_ent(_in))))
		(_port (_int F0 -5 0 1781(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1781(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1782(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1791(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1792(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1793(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1797(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1798(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 1799(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1802(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1803(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1804(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1805(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1807(_arch(_uni))))
		(_sig (_int VCCI -5 0 1808(_arch(_uni))))
		(_var (_int F0_zd -5 0 1865(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1866(_prcs 0)))
		(_var (_int Q0_zd -5 0 1867(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1868(_prcs 0)))
		(_var (_int F1_zd -5 0 1869(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1870(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1872(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1873(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1874(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1875(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1876(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1877(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 1863(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1712          1463740062820 Structure
(_unit VHDL (lut40016 0 2298(structure 0 1992))
	(_version vc6)
	(_time 1463740062821 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f7a7a6a6f5a1a7e4f2f6e7a8a6f4f6f4f1f1a4f0f2)
	(_ent
		(_time 1463739883006)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1994(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2299(_ent(_in))))
		(_port (_int B -1 0 2299(_ent(_in))))
		(_port (_int C -1 0 2299(_ent(_in))))
		(_port (_int D -1 0 2299(_ent(_in))))
		(_port (_int Z -1 0 2300(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740062852 Structure
(_unit VHDL (lut40017 0 2971(structure 0 2013))
	(_version vc6)
	(_time 1463740062853 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 164646101540460513170649471517151110451113)
	(_ent
		(_time 1463737468653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2015(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2972(_ent(_in))))
		(_port (_int B -1 0 2972(_ent(_in))))
		(_port (_int C -1 0 2972(_ent(_in))))
		(_port (_int D -1 0 2972(_ent(_in))))
		(_port (_int Z -1 0 2973(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5750          1463740062912 Structure
(_unit VHDL (slice_11 0 1980(structure 0 2060))
	(_version vc6)
	(_time 1463740062913 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 54055457030309425f56410d535755575553575207)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468373)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 2075(_ent (_in))))
				(_port (_int B -4 0 2075(_ent (_in))))
				(_port (_int C -4 0 2075(_ent (_in))))
				(_port (_int D -4 0 2075(_ent (_in))))
				(_port (_int Z -4 0 2076(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 2079(_ent (_in))))
				(_port (_int B -4 0 2079(_ent (_in))))
				(_port (_int C -4 0 2079(_ent (_in))))
				(_port (_int D -4 0 2079(_ent (_in))))
				(_port (_int Z -4 0 2080(_ent (_out))))
			)
		)
	)
	(_inst i1009_2_lut_4_lut 0 2083(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i1016_2_lut_4_lut 0 2085(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_block WireDelay 0 2089
		(_object
			(_prcs
				(line__2091(_arch 0 0 2091(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2092(_arch 1 0 2092(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2093(_arch 2 0 2093(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2094(_arch 3 0 2094(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2095(_arch 4 0 2095(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2096(_arch 5 0 2096(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2097(_arch 6 0 2097(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2098(_arch 7 0 2098(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1983 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1984 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1985 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1986(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1986(_ent(_string \"SLICE_11"\))))
		(_gen (_int tipd_D1 -3 0 1988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2003(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2005(_ent(_in))))
		(_port (_int C1 -4 0 2005(_ent(_in))))
		(_port (_int B1 -4 0 2005(_ent(_in))))
		(_port (_int A1 -4 0 2006(_ent(_in))))
		(_port (_int D0 -4 0 2006(_ent(_in))))
		(_port (_int C0 -4 0 2006(_ent(_in))))
		(_port (_int B0 -4 0 2007(_ent(_in))))
		(_port (_int A0 -4 0 2007(_ent(_in))))
		(_port (_int F0 -4 0 2007(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2008(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2063(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2064(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2065(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2066(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2067(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2068(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2069(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2070(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2071(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2072(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2103(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2104(_prcs 0)))
		(_var (_int F1_zd -4 0 2105(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2106(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2101(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 5750          1463740062945 Structure
(_unit VHDL (slice_12 0 2115(structure 0 2195))
	(_version vc6)
	(_time 1463740062946 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7322737223242e657871662a747072707174707520)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468435)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 2210(_ent (_in))))
				(_port (_int B -4 0 2210(_ent (_in))))
				(_port (_int C -4 0 2210(_ent (_in))))
				(_port (_int D -4 0 2210(_ent (_in))))
				(_port (_int Z -4 0 2211(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -4 0 2214(_ent (_in))))
				(_port (_int B -4 0 2214(_ent (_in))))
				(_port (_int C -4 0 2214(_ent (_in))))
				(_port (_int D -4 0 2214(_ent (_in))))
				(_port (_int Z -4 0 2215(_ent (_out))))
			)
		)
	)
	(_inst i1013_2_lut_4_lut 0 2218(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i1012_2_lut_4_lut 0 2220(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_block WireDelay 0 2224
		(_object
			(_prcs
				(line__2226(_arch 0 0 2226(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2227(_arch 1 0 2227(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2228(_arch 2 0 2228(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2229(_arch 3 0 2229(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2230(_arch 4 0 2230(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2231(_arch 5 0 2231(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2232(_arch 6 0 2232(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2233(_arch 7 0 2233(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2121(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_D1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2140(_ent(_in))))
		(_port (_int C1 -4 0 2140(_ent(_in))))
		(_port (_int B1 -4 0 2140(_ent(_in))))
		(_port (_int A1 -4 0 2141(_ent(_in))))
		(_port (_int D0 -4 0 2141(_ent(_in))))
		(_port (_int C0 -4 0 2141(_ent(_in))))
		(_port (_int B0 -4 0 2142(_ent(_in))))
		(_port (_int A0 -4 0 2142(_ent(_in))))
		(_port (_int F0 -4 0 2142(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2143(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2199(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2202(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2203(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2206(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2207(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2238(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2239(_prcs 0)))
		(_var (_int F1_zd -4 0 2240(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2241(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2236(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740062976 Structure
(_unit VHDL (lut40018 0 2992(structure 0 2304))
	(_version vc6)
	(_time 1463740062977 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 93c3c39d95c5c380969283ccc29092909b95c09496)
	(_ent
		(_time 1463737468685)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2306(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110010001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110010001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2993(_ent(_in))))
		(_port (_int B -1 0 2993(_ent(_in))))
		(_port (_int C -1 0 2993(_ent(_in))))
		(_port (_int D -1 0 2993(_ent(_in))))
		(_port (_int Z -1 0 2994(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740062990 Structure
(_unit VHDL (lut40019 0 3139(structure 0 2325))
	(_version vc6)
	(_time 1463740062991 2016.05.20 12:27:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a2f2f2f4a5f4f2b1a7a3b2fdf3a1a3a1aba4f1a5a7)
	(_ent
		(_time 1463737468748)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2327(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101010001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101010001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3140(_ent(_in))))
		(_port (_int B -1 0 3140(_ent(_in))))
		(_port (_int C -1 0 3140(_ent(_in))))
		(_port (_int D -1 0 3140(_ent(_in))))
		(_port (_int Z -1 0 3141(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5756          1463740063021 Structure
(_unit VHDL (slice_13 0 2338(structure 0 2372))
	(_version vc6)
	(_time 1463740063022 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c190c19493969cd7cac3d498c6c2c0c2c2c6c2c792)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740063006)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 2387(_ent (_in))))
				(_port (_int B -4 0 2387(_ent (_in))))
				(_port (_int C -4 0 2387(_ent (_in))))
				(_port (_int D -4 0 2387(_ent (_in))))
				(_port (_int Z -4 0 2388(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 2391(_ent (_in))))
				(_port (_int B -4 0 2391(_ent (_in))))
				(_port (_int C -4 0 2391(_ent (_in))))
				(_port (_int D -4 0 2391(_ent (_in))))
				(_port (_int Z -4 0 2392(_ent (_out))))
			)
		)
	)
	(_inst i1024_2_lut_4_lut 0 2395(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i1029_2_lut_3_lut_4_lut 0 2397(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_block WireDelay 0 2401
		(_object
			(_prcs
				(line__2403(_arch 0 0 2403(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2404(_arch 1 0 2404(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2405(_arch 2 0 2405(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2406(_arch 3 0 2406(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2407(_arch 4 0 2407(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2408(_arch 5 0 2408(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2409(_arch 6 0 2409(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2410(_arch 7 0 2410(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2341 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2342 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2343 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2344(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2344(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2346(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2347(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2348(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2349(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2350(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2351(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2352(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2353(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2354(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2361(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2363(_ent(_in))))
		(_port (_int C1 -4 0 2363(_ent(_in))))
		(_port (_int B1 -4 0 2363(_ent(_in))))
		(_port (_int A1 -4 0 2364(_ent(_in))))
		(_port (_int D0 -4 0 2364(_ent(_in))))
		(_port (_int C0 -4 0 2364(_ent(_in))))
		(_port (_int B0 -4 0 2365(_ent(_in))))
		(_port (_int A0 -4 0 2365(_ent(_in))))
		(_port (_int F0 -4 0 2365(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2366(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2375(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2376(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2377(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2378(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2379(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2380(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2381(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2382(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2383(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2384(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2415(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2416(_prcs 0)))
		(_var (_int F1_zd -4 0 2417(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2418(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2413(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740063086 Structure
(_unit VHDL (lut40020 0 3160(structure 0 2481))
	(_version vc6)
	(_time 1463740063087 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 00505707055650130501105f510302030006530705)
	(_ent
		(_time 1463737468764)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2483(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110000011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110000011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3161(_ent(_in))))
		(_port (_int B -1 0 3161(_ent(_in))))
		(_port (_int C -1 0 3161(_ent(_in))))
		(_port (_int D -1 0 3161(_ent(_in))))
		(_port (_int Z -1 0 3162(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740063117 Structure
(_unit VHDL (lut40021 0 2782(structure 0 2502))
	(_version vc6)
	(_time 1463740063118 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1f4f48194c494f0c1a1e0f404e1c1d1c1e194c181a)
	(_ent
		(_time 1463739883209)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2504(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2783(_ent(_in))))
		(_port (_int B -1 0 2783(_ent(_in))))
		(_port (_int C -1 0 2783(_ent(_in))))
		(_port (_int D -1 0 2783(_ent(_in))))
		(_port (_int Z -1 0 2784(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5750          1463740063162 Structure
(_unit VHDL (slice_14 0 2515(structure 0 2549))
	(_version vc6)
	(_time 1463740063163 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4e1f494c48191358454c5b17494d4f4d4a494d481d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740063146)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -4 0 2564(_ent (_in))))
				(_port (_int B -4 0 2564(_ent (_in))))
				(_port (_int C -4 0 2564(_ent (_in))))
				(_port (_int D -4 0 2564(_ent (_in))))
				(_port (_int Z -4 0 2565(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -4 0 2568(_ent (_in))))
				(_port (_int B -4 0 2568(_ent (_in))))
				(_port (_int C -4 0 2568(_ent (_in))))
				(_port (_int D -4 0 2568(_ent (_in))))
				(_port (_int Z -4 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i1031_2_lut_4_lut 0 2572(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i1017_2_lut_4_lut 0 2574(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_block WireDelay 0 2578
		(_object
			(_prcs
				(line__2580(_arch 0 0 2580(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2581(_arch 1 0 2581(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2582(_arch 2 0 2582(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2583(_arch 3 0 2583(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2584(_arch 4 0 2584(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2585(_arch 5 0 2585(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2586(_arch 6 0 2586(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2587(_arch 7 0 2587(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2518 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2519 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2520 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2521(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2521(_ent(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2540(_ent(_in))))
		(_port (_int C1 -4 0 2540(_ent(_in))))
		(_port (_int B1 -4 0 2540(_ent(_in))))
		(_port (_int A1 -4 0 2541(_ent(_in))))
		(_port (_int D0 -4 0 2541(_ent(_in))))
		(_port (_int C0 -4 0 2541(_ent(_in))))
		(_port (_int B0 -4 0 2542(_ent(_in))))
		(_port (_int A0 -4 0 2542(_ent(_in))))
		(_port (_int F0 -4 0 2542(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2543(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2556(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2558(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2559(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2560(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2561(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2592(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2593(_prcs 0)))
		(_var (_int F1_zd -4 0 2594(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2595(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2590(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740063226 Structure
(_unit VHDL (lut40022 0 2938(structure 0 2658))
	(_version vc6)
	(_time 1463740063239 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9ccccb92cacacc8f999d8cc3cd9f9e9f9e9acf9b99)
	(_ent
		(_time 1463739883256)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2660(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000011010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000011010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2939(_ent(_in))))
		(_port (_int B -1 0 2939(_ent(_in))))
		(_port (_int C -1 0 2939(_ent(_in))))
		(_port (_int D -1 0 2939(_ent(_in))))
		(_port (_int Z -1 0 2940(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5756          1463740063271 Structure
(_unit VHDL (slice_15 0 2520(structure 0 2705))
	(_version vc6)
	(_time 1463740063272 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bbeabcefbaece6adb0b9aee2bcb8bab8bebcb8bde8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468497)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -4 0 2720(_ent (_in))))
				(_port (_int B -4 0 2720(_ent (_in))))
				(_port (_int C -4 0 2720(_ent (_in))))
				(_port (_int D -4 0 2720(_ent (_in))))
				(_port (_int Z -4 0 2721(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 2724(_ent (_in))))
				(_port (_int B -4 0 2724(_ent (_in))))
				(_port (_int C -4 0 2724(_ent (_in))))
				(_port (_int D -4 0 2724(_ent (_in))))
				(_port (_int Z -4 0 2725(_ent (_out))))
			)
		)
	)
	(_inst i1019_2_lut_4_lut 0 2728(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i1026_2_lut_3_lut_4_lut 0 2730(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 2734
		(_object
			(_prcs
				(line__2736(_arch 0 0 2736(_procedure_call (_trgt(10))(_sens(0)))))
				(line__2737(_arch 1 0 2737(_procedure_call (_trgt(11))(_sens(1)))))
				(line__2738(_arch 2 0 2738(_procedure_call (_trgt(12))(_sens(2)))))
				(line__2739(_arch 3 0 2739(_procedure_call (_trgt(13))(_sens(3)))))
				(line__2740(_arch 4 0 2740(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2741(_arch 5 0 2741(_procedure_call (_trgt(15))(_sens(5)))))
				(line__2742(_arch 6 0 2742(_procedure_call (_trgt(16))(_sens(6)))))
				(line__2743(_arch 7 0 2743(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2523 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2524 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2525 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2526(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2526(_ent(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2539(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2540(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 2545(_ent(_in))))
		(_port (_int C1 -4 0 2545(_ent(_in))))
		(_port (_int B1 -4 0 2545(_ent(_in))))
		(_port (_int A1 -4 0 2546(_ent(_in))))
		(_port (_int D0 -4 0 2546(_ent(_in))))
		(_port (_int C0 -4 0 2546(_ent(_in))))
		(_port (_int B0 -4 0 2547(_ent(_in))))
		(_port (_int A0 -4 0 2547(_ent(_in))))
		(_port (_int F0 -4 0 2547(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 2548(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 2708(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 2709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 2710(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2711(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 2712(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 2713(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2714(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 2716(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 2717(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 2748(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 2749(_prcs 0)))
		(_var (_int F1_zd -4 0 2750(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 2751(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2746(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 986           1463740063302 Structure
(_unit VHDL (xo2iobuf 0 2088(structure 0 2813))
	(_version vc6)
	(_time 1463740063303 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code da8bd688dd888cccd2dc9c8089dddfdcdcddd2dc8c)
	(_ent
		(_time 1463739413057)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2815(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2089(_ent(_out))))
		(_port (_int PAD -1 0 2089(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3309          1463740063333 Structure
(_unit VHDL (gob 0 3536(structure 0 2845))
	(_version vc6)
	(_time 1463740063334 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f9a9faa9a6aeafeffbfebfa3aafffeffaffffbfffe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2852(_ent (_out))))
				(_port (_int PAD -5 0 2852(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2855(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2859
		(_object
			(_prcs
				(line__2861(_arch 0 0 2861(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2848(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2849(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2865(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2866(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2868(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2869(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2864(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3326          1463740063380 Structure
(_unit VHDL (rstb 0 3620(structure 0 2929))
	(_version vc6)
	(_time 1463740063381 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 28792f2d237e783e2f2e3a737a2f2c2e2a2f2a2f2b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int Z -5 0 2936(_ent (_out))))
				(_port (_int PAD -5 0 2936(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2939(_comp xo2iobuf)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_block WireDelay 0 2943
		(_object
			(_prcs
				(line__2945(_arch 0 0 2945(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2932(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2933(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2949(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2950(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2952(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2953(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2948(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1112          1463740063410 Structure
(_unit VHDL (xo2iobuf0023 0 3356(structure 0 3000))
	(_version vc6)
	(_time 1463740063411 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 47164a45161511514f41011d144042414144474447)
	(_ent
		(_time 1463739883505)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3002(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3357(_ent(_in))))
		(_port (_int T -1 0 3357(_ent(_in))))
		(_port (_int PAD -1 0 3357(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3032          1463740063442 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 3029))
	(_version vc6)
	(_time 1463740063443 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 67376667613137716264213d606062606362316467)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3040(_ent (_in))))
				(_port (_int T -4 0 3040(_ent (_in))))
				(_port (_int PAD -4 0 3040(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3037(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3043(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3045(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3049
		(_object
			(_prcs
				(line__3051(_arch 0 0 3051(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3032(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 3033(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3035(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3055(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3056(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3054(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063476 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 3102))
	(_version vc6)
	(_time 1463740063477 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 86d6878881d0d6908385c0dc818183818283d08587)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3113(_ent (_in))))
				(_port (_int T -4 0 3113(_ent (_in))))
				(_port (_int PAD -4 0 3113(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3110(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 3116(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3118(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3122
		(_object
			(_prcs
				(line__3124(_arch 0 0 3124(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3105(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 3106(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3108(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 3128(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 3129(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3127(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063536 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 3175))
	(_version vc6)
	(_time 1463740063537 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c494c591c19294d2c1c7829ec3c3c1c3c0c192c7c6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3186(_ent (_in))))
				(_port (_int T -4 0 3186(_ent (_in))))
				(_port (_int PAD -4 0 3186(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3183(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 3189(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3191(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3195
		(_object
			(_prcs
				(line__3197(_arch 0 0 3197(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 3179(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3181(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 3201(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 3202(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3200(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063583 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 3248))
	(_version vc6)
	(_time 1463740063584 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f3a3f2a3f1a5a3e5f6f0b5a9f4f4f6f4f7f6a5f0f0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3259(_ent (_in))))
				(_port (_int T -4 0 3259(_ent (_in))))
				(_port (_int PAD -4 0 3259(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3256(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 3262(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3264(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3268
		(_object
			(_prcs
				(line__3270(_arch 0 0 3270(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3251(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 3252(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3254(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 3274(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 3275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3273(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063630 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 3321))
	(_version vc6)
	(_time 1463740063631 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 227220262174723427216478252527252627742126)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3332(_ent (_in))))
				(_port (_int T -4 0 3332(_ent (_in))))
				(_port (_int PAD -4 0 3332(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3329(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 3335(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3337(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3341
		(_object
			(_prcs
				(line__3343(_arch 0 0 3343(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3324(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 3325(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3327(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 3347(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 3348(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3346(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063647 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 3394))
	(_version vc6)
	(_time 1463740063648 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 31613334316761273432776b363634363534673234)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3405(_ent (_in))))
				(_port (_int T -4 0 3405(_ent (_in))))
				(_port (_int PAD -4 0 3405(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3402(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 3408(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3410(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3414
		(_object
			(_prcs
				(line__3416(_arch 0 0 3416(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3397(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 3398(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3400(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 3420(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 3421(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3419(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063663 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 3467))
	(_version vc6)
	(_time 1463740063664 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 41114343411711574442071b464644464544174247)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3478(_ent (_in))))
				(_port (_int T -4 0 3478(_ent (_in))))
				(_port (_int PAD -4 0 3478(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3475(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 3481(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3483(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3487
		(_object
			(_prcs
				(line__3489(_arch 0 0 3489(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3470(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 3471(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3473(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 3493(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 3494(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3492(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063676 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 3540))
	(_version vc6)
	(_time 1463740063677 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 51015352510701475452170b565654565554075256)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3551(_ent (_in))))
				(_port (_int T -4 0 3551(_ent (_in))))
				(_port (_int PAD -4 0 3551(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3548(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 3554(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3556(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3560
		(_object
			(_prcs
				(line__3562(_arch 0 0 3562(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 3544(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3546(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 3566(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 3567(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3565(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063710 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 3613))
	(_version vc6)
	(_time 1463740063711 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 70207271712620667573362a777775777475267378)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3624(_ent (_in))))
				(_port (_int T -4 0 3624(_ent (_in))))
				(_port (_int PAD -4 0 3624(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3621(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 3627(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3629(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3633
		(_object
			(_prcs
				(line__3635(_arch 0 0 3635(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3616(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 3617(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3619(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 3639(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 3640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3638(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740063741 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3686))
	(_version vc6)
	(_time 1463740063742 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8fdf8d81d8d9df998a8cc9d588888a888b8ad98c86)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3697(_ent (_in))))
				(_port (_int T -4 0 3697(_ent (_in))))
				(_port (_int PAD -4 0 3697(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3694(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3700(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3702(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3706
		(_object
			(_prcs
				(line__3708(_arch 0 0 3708(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3689(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3690(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3692(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3712(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3711(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063754 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3759))
	(_version vc6)
	(_time 1463740063755 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9fcf9d90c8c9cf899a9cd9c598989a989b9ac99c9e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3770(_ent (_in))))
				(_port (_int T -4 0 3770(_ent (_in))))
				(_port (_int PAD -4 0 3770(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3767(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3773(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3775(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3779
		(_object
			(_prcs
				(line__3781(_arch 0 0 3781(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3762(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3763(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3765(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3785(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3786(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3784(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063788 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3832))
	(_version vc6)
	(_time 1463740063789 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code beeebceaeae8eea8bbbdf8e4b9b9bbb9babbe8bdbf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3843(_ent (_in))))
				(_port (_int T -4 0 3843(_ent (_in))))
				(_port (_int PAD -4 0 3843(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3840(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3846(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3848(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3852
		(_object
			(_prcs
				(line__3854(_arch 0 0 3854(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3835(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3836(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3838(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3858(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3859(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3857(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063848 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3905))
	(_version vc6)
	(_time 1463740063849 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fcacfeacaeaaaceaf9ffbaa6fbfbf9fbf8f9aafffd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3916(_ent (_in))))
				(_port (_int T -4 0 3916(_ent (_in))))
				(_port (_int PAD -4 0 3916(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3913(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3919(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3921(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3925
		(_object
			(_prcs
				(line__3927(_arch 0 0 3927(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3908(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3909(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3911(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3931(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3932(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3930(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063881 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3978))
	(_version vc6)
	(_time 1463740063882 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b4b181c484d4b0d1e185d411c1c1e1c1f1e4d181a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 3989(_ent (_in))))
				(_port (_int T -4 0 3989(_ent (_in))))
				(_port (_int PAD -4 0 3989(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3986(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3992(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 3994(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3998
		(_object
			(_prcs
				(line__4000(_arch 0 0 4000(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3981(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3982(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3984(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 4004(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 4005(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4003(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063926 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 4051))
	(_version vc6)
	(_time 1463740063927 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4a1a49481a1c1a5c4f490c104d4d4f4d4e4f1c494b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4062(_ent (_in))))
				(_port (_int T -4 0 4062(_ent (_in))))
				(_port (_int PAD -4 0 4062(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4059(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 4065(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4067(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4071
		(_object
			(_prcs
				(line__4073(_arch 0 0 4073(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4054(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 4055(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4057(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 4077(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 4078(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4076(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3044          1463740063959 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 4124))
	(_version vc6)
	(_time 1463740063960 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 69396a69613f397f6c6a2f336e6e6c6e6d6c3f6a68)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4135(_ent (_in))))
				(_port (_int T -4 0 4135(_ent (_in))))
				(_port (_int PAD -4 0 4135(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4132(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 4138(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4140(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4144
		(_object
			(_prcs
				(line__4146(_arch 0 0 4146(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4127(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 4128(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4130(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 4150(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 4151(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4149(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463740063990 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 4197))
	(_version vc6)
	(_time 1463740063991 2016.05.20 12:27:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 89d9dd8783ded99cdb889bd2db8f8b8fda8f8a8f8d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4208(_ent (_in))))
				(_port (_int T -4 0 4208(_ent (_in))))
				(_port (_int PAD -4 0 4208(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4205(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4211(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4213(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4217
		(_object
			(_prcs
				(line__4219(_arch 0 0 4219(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4201(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4203(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4223(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4224(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4222(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2994          1463740064035 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 4270))
	(_version vc6)
	(_time 1463740064036 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7e7e3e3b3e0e7a2e5b6a0ece4b1b5b1e4b1b4b1b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4281(_ent (_in))))
				(_port (_int T -4 0 4281(_ent (_in))))
				(_port (_int PAD -4 0 4281(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4278(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 4284(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4286(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4290
		(_object
			(_prcs
				(line__4292(_arch 0 0 4292(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 4274(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4276(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 4296(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 4297(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4295(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2987          1463740064066 Structure
(_unit VHDL (busyb 0 5102(structure 0 4343))
	(_version vc6)
	(_time 1463740064067 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d787d284d58180c0dad7c58d84d0d2d0d4d0ded1d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4354(_ent (_in))))
				(_port (_int T -4 0 4354(_ent (_in))))
				(_port (_int PAD -4 0 4354(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4351(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4357(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4359(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4363
		(_object
			(_prcs
				(line__4365(_arch 0 0 4365(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4347(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4349(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4369(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4370(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4368(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463740064100 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 4416))
	(_version vc6)
	(_time 1463740064101 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f6a6f7a7f3a1f6e3a4f7e5ada3f0f7f1f2f0f3f3a0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4427(_ent (_in))))
				(_port (_int T -4 0 4427(_ent (_in))))
				(_port (_int PAD -4 0 4427(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4424(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 4430(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4432(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4436
		(_object
			(_prcs
				(line__4438(_arch 0 0 4438(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 4420(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4422(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 4442(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 4443(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4441(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3045          1463740064146 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 4489))
	(_version vc6)
	(_time 1463740064147 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 25752b20237225307724367e702324222123202073)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0023
			(_object
				(_port (_int I -4 0 4500(_ent (_in))))
				(_port (_int T -4 0 4500(_ent (_in))))
				(_port (_int PAD -4 0 4500(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4497(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 4503(_comp xo2iobuf0023)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf0023)
		)
	)
	(_inst DRIVEGND 0 4505(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4509
		(_object
			(_prcs
				(line__4511(_arch 0 0 4511(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 4493(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4495(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 4515(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 4516(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4514(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1277          1463740064176 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 4552))
	(_version vc6)
	(_time 1463740064177 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 44144b47431212574041001e434240424142434347)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.bufba
			(_object
				(_port (_int a -1 1 1565(_ent (_in((i 1))))))
				(_port (_int z -1 1 1566(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 4555(_comp .machxo2.components.bufba)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 bufba)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 4557(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 4553(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463740064222 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 4583))
	(_version vc6)
	(_time 1463740064223 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 73237c737325256626716a29777470747775717574)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 4589(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 4592(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 4596
		(_object
			(_prcs
				(line__4598(_arch 0 0 4598(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 4586(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 4601(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 21703         1463740064285 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 4633))
	(_version vc6)
	(_time 1463740064286 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b1e1eae5b3e6e1a4e7b7b1e4a4ebb5b7b5b7b4b6b3b7e2)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int DI0 -1 0 4670(_ent (_in))))
				(_port (_int LSR -1 0 4670(_ent (_in))))
				(_port (_int CLK -1 0 4670(_ent (_in))))
				(_port (_int F0 -1 0 4671(_ent (_out))))
				(_port (_int Q0 -1 0 4671(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 4674(_ent (_in))))
				(_port (_int CLK -1 0 4674(_ent (_in))))
				(_port (_int F0 -1 0 4674(_ent (_out))))
				(_port (_int Q0 -1 0 4675(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int D1 -1 0 4678(_ent (_in))))
				(_port (_int C1 -1 0 4678(_ent (_in))))
				(_port (_int B1 -1 0 4678(_ent (_in))))
				(_port (_int A1 -1 0 4679(_ent (_in))))
				(_port (_int DI0 -1 0 4679(_ent (_in))))
				(_port (_int CLK -1 0 4679(_ent (_in))))
				(_port (_int F0 -1 0 4680(_ent (_out))))
				(_port (_int Q0 -1 0 4680(_ent (_out))))
				(_port (_int F1 -1 0 4680(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int C1 -1 0 4683(_ent (_in))))
				(_port (_int A1 -1 0 4683(_ent (_in))))
				(_port (_int D0 -1 0 4683(_ent (_in))))
				(_port (_int C0 -1 0 4684(_ent (_in))))
				(_port (_int B0 -1 0 4684(_ent (_in))))
				(_port (_int A0 -1 0 4684(_ent (_in))))
				(_port (_int F0 -1 0 4685(_ent (_out))))
				(_port (_int F1 -1 0 4685(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 4688(_ent (_in))))
				(_port (_int A1 -1 0 4688(_ent (_in))))
				(_port (_int D0 -1 0 4688(_ent (_in))))
				(_port (_int C0 -1 0 4689(_ent (_in))))
				(_port (_int B0 -1 0 4689(_ent (_in))))
				(_port (_int A0 -1 0 4689(_ent (_in))))
				(_port (_int F0 -1 0 4690(_ent (_out))))
				(_port (_int F1 -1 0 4690(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 4693(_ent (_in))))
				(_port (_int C1 -1 0 4693(_ent (_in))))
				(_port (_int B1 -1 0 4693(_ent (_in))))
				(_port (_int A1 -1 0 4694(_ent (_in))))
				(_port (_int D0 -1 0 4694(_ent (_in))))
				(_port (_int C0 -1 0 4694(_ent (_in))))
				(_port (_int B0 -1 0 4695(_ent (_in))))
				(_port (_int A0 -1 0 4695(_ent (_in))))
				(_port (_int F0 -1 0 4695(_ent (_out))))
				(_port (_int F1 -1 0 4696(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 4699(_ent (_in))))
				(_port (_int C1 -1 0 4699(_ent (_in))))
				(_port (_int B1 -1 0 4699(_ent (_in))))
				(_port (_int A1 -1 0 4700(_ent (_in))))
				(_port (_int D0 -1 0 4700(_ent (_in))))
				(_port (_int C0 -1 0 4700(_ent (_in))))
				(_port (_int B0 -1 0 4701(_ent (_in))))
				(_port (_int A0 -1 0 4701(_ent (_in))))
				(_port (_int F0 -1 0 4701(_ent (_out))))
				(_port (_int F1 -1 0 4702(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int D1 -1 0 4705(_ent (_in))))
				(_port (_int C1 -1 0 4705(_ent (_in))))
				(_port (_int B1 -1 0 4705(_ent (_in))))
				(_port (_int A1 -1 0 4706(_ent (_in))))
				(_port (_int D0 -1 0 4706(_ent (_in))))
				(_port (_int C0 -1 0 4706(_ent (_in))))
				(_port (_int B0 -1 0 4707(_ent (_in))))
				(_port (_int A0 -1 0 4707(_ent (_in))))
				(_port (_int F0 -1 0 4707(_ent (_out))))
				(_port (_int F1 -1 0 4708(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 4711(_ent (_in))))
				(_port (_int C1 -1 0 4711(_ent (_in))))
				(_port (_int B1 -1 0 4711(_ent (_in))))
				(_port (_int A1 -1 0 4712(_ent (_in))))
				(_port (_int D0 -1 0 4712(_ent (_in))))
				(_port (_int C0 -1 0 4712(_ent (_in))))
				(_port (_int B0 -1 0 4713(_ent (_in))))
				(_port (_int A0 -1 0 4713(_ent (_in))))
				(_port (_int F0 -1 0 4713(_ent (_out))))
				(_port (_int F1 -1 0 4714(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 4717(_ent (_in))))
				(_port (_int C1 -1 0 4717(_ent (_in))))
				(_port (_int B1 -1 0 4717(_ent (_in))))
				(_port (_int A1 -1 0 4718(_ent (_in))))
				(_port (_int D0 -1 0 4718(_ent (_in))))
				(_port (_int C0 -1 0 4718(_ent (_in))))
				(_port (_int B0 -1 0 4719(_ent (_in))))
				(_port (_int A0 -1 0 4719(_ent (_in))))
				(_port (_int LSR -1 0 4719(_ent (_in))))
				(_port (_int CLK -1 0 4720(_ent (_in))))
				(_port (_int F0 -1 0 4720(_ent (_out))))
				(_port (_int Q0 -1 0 4720(_ent (_out))))
				(_port (_int F1 -1 0 4721(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int D1 -1 0 4724(_ent (_in))))
				(_port (_int C1 -1 0 4724(_ent (_in))))
				(_port (_int B1 -1 0 4724(_ent (_in))))
				(_port (_int A1 -1 0 4725(_ent (_in))))
				(_port (_int D0 -1 0 4725(_ent (_in))))
				(_port (_int C0 -1 0 4725(_ent (_in))))
				(_port (_int B0 -1 0 4726(_ent (_in))))
				(_port (_int A0 -1 0 4726(_ent (_in))))
				(_port (_int F0 -1 0 4726(_ent (_out))))
				(_port (_int F1 -1 0 4727(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D1 -1 0 4730(_ent (_in))))
				(_port (_int C1 -1 0 4730(_ent (_in))))
				(_port (_int B1 -1 0 4730(_ent (_in))))
				(_port (_int A1 -1 0 4731(_ent (_in))))
				(_port (_int D0 -1 0 4731(_ent (_in))))
				(_port (_int C0 -1 0 4731(_ent (_in))))
				(_port (_int B0 -1 0 4732(_ent (_in))))
				(_port (_int A0 -1 0 4732(_ent (_in))))
				(_port (_int F0 -1 0 4732(_ent (_out))))
				(_port (_int F1 -1 0 4733(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 4736(_ent (_in))))
				(_port (_int C1 -1 0 4736(_ent (_in))))
				(_port (_int B1 -1 0 4736(_ent (_in))))
				(_port (_int A1 -1 0 4737(_ent (_in))))
				(_port (_int D0 -1 0 4737(_ent (_in))))
				(_port (_int C0 -1 0 4737(_ent (_in))))
				(_port (_int B0 -1 0 4738(_ent (_in))))
				(_port (_int A0 -1 0 4738(_ent (_in))))
				(_port (_int F0 -1 0 4738(_ent (_out))))
				(_port (_int F1 -1 0 4739(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 4742(_ent (_in))))
				(_port (_int C1 -1 0 4742(_ent (_in))))
				(_port (_int B1 -1 0 4742(_ent (_in))))
				(_port (_int A1 -1 0 4743(_ent (_in))))
				(_port (_int D0 -1 0 4743(_ent (_in))))
				(_port (_int C0 -1 0 4743(_ent (_in))))
				(_port (_int B0 -1 0 4744(_ent (_in))))
				(_port (_int A0 -1 0 4744(_ent (_in))))
				(_port (_int F0 -1 0 4744(_ent (_out))))
				(_port (_int F1 -1 0 4745(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 4748(_ent (_in))))
				(_port (_int C1 -1 0 4748(_ent (_in))))
				(_port (_int B1 -1 0 4748(_ent (_in))))
				(_port (_int A1 -1 0 4749(_ent (_in))))
				(_port (_int D0 -1 0 4749(_ent (_in))))
				(_port (_int C0 -1 0 4749(_ent (_in))))
				(_port (_int B0 -1 0 4750(_ent (_in))))
				(_port (_int A0 -1 0 4750(_ent (_in))))
				(_port (_int F0 -1 0 4750(_ent (_out))))
				(_port (_int F1 -1 0 4751(_ent (_out))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 4754(_ent (_out))))
				(_port (_int goS -1 0 4754(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 4757(_ent (_out))))
				(_port (_int rstS -1 0 4757(_ent (_in))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 4760(_ent (_in))))
				(_port (_int dataout0 -1 0 4760(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 4763(_ent (_in))))
				(_port (_int dataout1 -1 0 4763(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 4766(_ent (_in))))
				(_port (_int dataout2 -1 0 4766(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 4769(_ent (_in))))
				(_port (_int dataout3 -1 0 4769(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 4772(_ent (_in))))
				(_port (_int dataout4 -1 0 4772(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 4775(_ent (_in))))
				(_port (_int dataout5 -1 0 4775(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 4778(_ent (_in))))
				(_port (_int dataout6 -1 0 4778(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 4781(_ent (_in))))
				(_port (_int dataout7 -1 0 4781(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 4784(_ent (_in))))
				(_port (_int dataout8 -1 0 4784(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 4787(_ent (_in))))
				(_port (_int dataout9 -1 0 4787(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 4790(_ent (_in))))
				(_port (_int dataout10 -1 0 4790(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 4793(_ent (_in))))
				(_port (_int dataout11 -1 0 4793(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 4796(_ent (_in))))
				(_port (_int dataout12 -1 0 4796(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 4799(_ent (_in))))
				(_port (_int dataout13 -1 0 4799(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 4802(_ent (_in))))
				(_port (_int dataout14 -1 0 4802(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 4805(_ent (_in))))
				(_port (_int dataout15 -1 0 4805(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 4808(_ent (_in))))
				(_port (_int lcdrs -1 0 4808(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 4811(_ent (_in))))
				(_port (_int lcdwr -1 0 4811(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 4814(_ent (_in))))
				(_port (_int busyS -1 0 4814(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 4817(_ent (_in))))
				(_port (_int fsmstate0 -1 0 4817(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 4820(_ent (_in))))
				(_port (_int fsmstate1 -1 0 4820(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 4823(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 4826(_comp SLICE_0)
		(_port
			((DI0)(n2257_000_BUF1))
			((LSR)(fsm_state_ps_i_1_N_26))
			((CLK)(fsm_state_ps_i_1_N_28))
			((F0)(n2257_000_BUF1))
			((Q0)(n1226))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_2I 0 4829(_comp SLICE_2)
		(_port
			((DI0)(n2257_001_BUF1))
			((CLK)(fsm_state_ps_i_1_N_31))
			((F0)(n2257_001_BUF1))
			((Q0)(n1230))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 4832(_comp SLICE_3)
		(_port
			((D1)(n2255))
			((C1)(rst_c))
			((B1)(n2254))
			((A1)(lcd_wr_c))
			((DI0)(n2257))
			((CLK)(go_c))
			((F0)(n2257))
			((Q0)(n1232))
			((F1)(lcd_wr_c))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 4835(_comp SLICE_4)
		(_port
			((C1)(n1232))
			((A1)(n1230))
			((D0)(rst_c))
			((C0)(data_out_c_10))
			((B0)(n2254))
			((A0)(n2255))
			((F0)(data_out_c_10))
			((F1)(n2255))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 4838(_comp SLICE_5)
		(_port
			((D1)(n1227))
			((A1)(n1226))
			((D0)(rst_c))
			((C0)(data_out_c_3))
			((B0)(n2254))
			((A0)(n2255))
			((F0)(data_out_c_3))
			((F1)(n2254))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 4841(_comp SLICE_6)
		(_port
			((D1)(n2255))
			((C1)(n1226))
			((B1)(n1227))
			((A1)(rst_c))
			((D0)(n2255))
			((C0)(n1226))
			((B0)(n1227))
			((A0)(rst_c))
			((F0)(fsm_state_ps_i_1_N_29))
			((F1)(fsm_state_ps_i_1_N_26))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 4845(_comp SLICE_7)
		(_port
			((D1)(n1226))
			((C1)(n1230))
			((B1)(n1227))
			((A1)(n1232))
			((D0)(n1226))
			((C0)(n1230))
			((B0)(n1227))
			((A0)(n1232))
			((F0)(fsm_state_ps_i_1_N_31))
			((F1)(fsm_state_ps_i_1_N_28))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 4849(_comp SLICE_8)
		(_port
			((D1)(n2254))
			((C1)(n2255))
			((B1)(rst_c))
			((A1)(data_out_c_15))
			((D0)(n2254))
			((C0)(data_out_c_2))
			((B0)(rst_c))
			((A0)(n2255))
			((F0)(data_out_c_2))
			((F1)(data_out_c_15))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 4853(_comp SLICE_9)
		(_port
			((D1)(data_out_c_5))
			((C1)(n2255))
			((B1)(rst_c))
			((A1)(n2254))
			((D0)(n2254))
			((C0)(n2255))
			((B0)(rst_c))
			((A0)(data_out_c_1))
			((F0)(data_out_c_1))
			((F1)(data_out_c_5))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 4857(_comp SLICE_10)
		(_port
			((D1)(rst_c))
			((C1)(n2255))
			((B1)(n2254))
			((A1)(data_out_c_11))
			((D0)(rst_c))
			((C0)(data_out_c_0))
			((B0)(n2254))
			((A0)(n2255))
			((LSR)(fsm_state_ps_i_1_N_28))
			((CLK)(go_c))
			((F0)(data_out_c_0))
			((Q0)(n1227))
			((F1)(data_out_c_11))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 4862(_comp SLICE_11)
		(_port
			((D1)(n2255))
			((C1)(n2254))
			((B1)(rst_c))
			((A1)(data_out_c_12))
			((D0)(n2254))
			((C0)(data_out_c_7))
			((B0)(n2255))
			((A0)(rst_c))
			((F0)(data_out_c_7))
			((F1)(data_out_c_12))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 4866(_comp SLICE_12)
		(_port
			((D1)(n2254))
			((C1)(n2255))
			((B1)(rst_c))
			((A1)(data_out_c_8))
			((D0)(n2254))
			((C0)(data_out_c_9))
			((B0)(rst_c))
			((A0)(n2255))
			((F0)(data_out_c_9))
			((F1)(data_out_c_8))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 4870(_comp SLICE_13)
		(_port
			((D1)(n2254))
			((C1)(rst_c))
			((B1)(data_out_c_14))
			((A1)(n2255))
			((D0)(n2254))
			((C0)(rst_c))
			((B0)(n2255))
			((A0)(lcd_rs_c))
			((F0)(lcd_rs_c))
			((F1)(data_out_c_14))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 4874(_comp SLICE_14)
		(_port
			((D1)(rst_c))
			((C1)(data_out_c_13))
			((B1)(n2255))
			((A1)(n2254))
			((D0)(data_out_c_6))
			((C0)(rst_c))
			((B0)(n2255))
			((A0)(n2254))
			((F0)(data_out_c_6))
			((F1)(data_out_c_13))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 4878(_comp SLICE_15)
		(_port
			((D1)(n2254))
			((C1)(n2255))
			((B1)(rst_c))
			((A1)(data_out_c_4))
			((D0)(n2254))
			((C0)(busy_c))
			((B0)(n2255))
			((A0)(rst_c))
			((F0)(busy_c))
			((F1)(data_out_c_4))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst goI 0 4881(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst rstI 0 4883(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst data_out_0_I 0 4885(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst data_out_1_I 0 4887(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_2_I 0 4889(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_3_I 0 4891(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_4_I 0 4893(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_5_I 0 4895(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_6_I 0 4897(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_7_I 0 4899(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_8_I 0 4901(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_9_I 0 4903(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_10_I 0 4905(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_11_I 0 4907(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 4909(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_13_I 0 4911(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 4913(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 4915(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 4917(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 4919(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 4921(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 4923(_comp fsm_state_0_B)
		(_port
			((PADDO)(n2255))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 4925(_comp fsm_state_1_B)
		(_port
			((PADDO)(n2254))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst GSR_INST 0 4927(_comp GSR_INSTB)
		(_port
			((GSRNET)(fsm_state_ps_i_1_N_29))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 4929(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 4931(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n2257_000_BUF1 -1 0 4634(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_26 -1 0 4635(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_28 -1 0 4636(_arch(_uni))))
		(_sig (_int n1226 -1 0 4637(_arch(_uni))))
		(_sig (_int n2257_001_BUF1 -1 0 4638(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_31 -1 0 4639(_arch(_uni))))
		(_sig (_int n1230 -1 0 4640(_arch(_uni))))
		(_sig (_int n2255 -1 0 4641(_arch(_uni))))
		(_sig (_int rst_c -1 0 4642(_arch(_uni))))
		(_sig (_int n2254 -1 0 4643(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 4644(_arch(_uni))))
		(_sig (_int n2257 -1 0 4645(_arch(_uni))))
		(_sig (_int go_c -1 0 4646(_arch(_uni))))
		(_sig (_int n1232 -1 0 4647(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 4648(_arch(_uni))))
		(_sig (_int n1227 -1 0 4649(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 4650(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_29 -1 0 4651(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 4652(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 4653(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 4654(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 4655(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 4656(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 4657(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 4658(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 4659(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 4660(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 4661(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 4662(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 4663(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 4664(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 4665(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 4666(_arch(_uni))))
		(_sig (_int busy_c -1 0 4667(_arch(_uni))))
		(_sig (_int VCCI -1 0 4668(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 4938 (lcd_sender))
	(_version vc6)
	(_time 1463740064300 2016.05.20 12:27:44)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c190ca95c49797d6c4c2d29a94c6c4c6c3c7c4c497)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740135534 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740135535 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fff9f9aeaca9afecfafbbca4abf8fbfcfbf9acf8fa)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740135550 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740135551 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0e085f080e595e1808084b545b0809085b080a0809)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1899          1463740135556 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740135557 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0e095e080f585f19070a1c545a0809090d090c080b)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740135583 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463740135584 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2d2a7d297a7a7a3a2a2b3e777f2a2b2b2e2b2e2a2b)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6532          1463740135612 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463740135613 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d4a184f4a1a105b1f4a58144a4e4d4a4e4b1e4b44)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740135596)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i172_2_lut 0 158(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_C0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 121(_ent(_in))))
		(_port (_int B0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740135645 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463740135646 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6c6a696d3a3a3c7f696d7c333d6f6c6f6d6a3f6b69)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6545          1463740135676 Structure
(_unit VHDL (slice_1 0 283(structure 0 313))
	(_version vc6)
	(_time 1463740135677 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8b8cde858adcd69dd98c9ed28c888a8c888dd88d82)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740135674)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 339(_ent (_in))))
				(_port (_int B -5 0 339(_ent (_in))))
				(_port (_int C -5 0 339(_ent (_in))))
				(_port (_int D -5 0 339(_ent (_in))))
				(_port (_int Z -5 0 340(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 328(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 331(_ent (_in))))
				(_port (_int D1 -5 0 331(_ent (_in))))
				(_port (_int SD -5 0 331(_ent (_in))))
				(_port (_int SP -5 0 332(_ent (_in))))
				(_port (_int CK -5 0 332(_ent (_in))))
				(_port (_int LSR -5 0 332(_ent (_in))))
				(_port (_int Q -5 0 333(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 336(_ent (_out))))
			)
		)
	)
	(_inst i173_2_lut 0 343(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 345(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 347(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 350(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 354
		(_object
			(_prcs
				(line__356(_arch 0 0 356(_procedure_call (_trgt(6))(_sens(0)))))
				(line__357(_arch 1 0 357(_procedure_call (_trgt(7))(_sens(1)))))
				(line__358(_arch 2 0 358(_procedure_call (_trgt(8))(_sens(2)))))
				(line__359(_arch 3 0 359(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 363
		(_object
			(_prcs
				(line__365(_arch 4 0 365(_procedure_call (_trgt(9))(_sens(8)))))
				(line__366(_arch 5 0 366(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_B0 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 297(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_port (_int B0 -5 0 306(_ent(_in))))
		(_port (_int A0 -5 0 306(_ent(_in))))
		(_port (_int DI0 -5 0 306(_ent(_in))))
		(_port (_int CLK -5 0 307(_ent(_in))))
		(_port (_int F0 -5 0 307(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 307(_ent(_out)(_param_out))))
		(_sig (_int B0_ipd -5 0 316(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 317(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 318(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 319(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 320(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 321(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 322(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 323(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 325(_arch(_uni))))
		(_sig (_int VCCI -5 0 326(_arch(_uni))))
		(_var (_int F0_zd -5 0 370(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 371(_prcs 0)))
		(_var (_int Q0_zd -5 0 372(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 373(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 375(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 376(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 377(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 378(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 369(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740135737 Structure
(_unit VHDL (lut40002 0 465(structure 0 455))
	(_version vc6)
	(_time 1463740135738 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c9cfcc9dc59f99daccc8d99698cac9cacbcf9acecc)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 457(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2288          1463740135754 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 477))
	(_version vc6)
	(_time 1463740135755 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d9de898b848f88ced0d8cb838ddfdededadedbdfdc)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 480(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 482(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 478(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6890          1463740135799 Structure
(_unit VHDL (slice_2 0 493(structure 0 527))
	(_version vc6)
	(_time 1463740135800 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 080e0b0e535f551e595b1d510f0b0a0f0b0e5b0e01)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740135784)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 548(_ent (_in))))
				(_port (_int B -5 0 548(_ent (_in))))
				(_port (_int C -5 0 548(_ent (_in))))
				(_port (_int D -5 0 548(_ent (_in))))
				(_port (_int Z -5 0 549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 542(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 552(_ent (_in))))
				(_port (_int D1 -5 0 552(_ent (_in))))
				(_port (_int SD -5 0 552(_ent (_in))))
				(_port (_int SP -5 0 553(_ent (_in))))
				(_port (_int CK -5 0 553(_ent (_in))))
				(_port (_int LSR -5 0 553(_ent (_in))))
				(_port (_int Q -5 0 554(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 545(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 557(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i158 0 561(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 564(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 568
		(_object
			(_prcs
				(line__570(_arch 0 0 570(_procedure_call (_trgt(5))(_sens(0)))))
				(line__571(_arch 1 0 571(_procedure_call (_trgt(7))(_sens(1)))))
				(line__572(_arch 2 0 572(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 576
		(_object
			(_prcs
				(line__578(_arch 3 0 578(_procedure_call (_trgt(6))(_sens(5)))))
				(line__579(_arch 4 0 579(_procedure_call (_trgt(8))(_sens(7)))))
				(line__580(_arch 5 0 580(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 496 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 497 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 498 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 499(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 499(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 518 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 520(_ent(_in))))
		(_port (_int LSR -5 0 520(_ent(_in))))
		(_port (_int CLK -5 0 520(_ent(_in))))
		(_port (_int F0 -5 0 521(_ent(_out))))
		(_port (_int Q0 -5 0 521(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 536(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 539(_arch(_uni))))
		(_sig (_int VCCI -5 0 540(_arch(_uni))))
		(_var (_int Q0_zd -5 0 584(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 585(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 587(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 588(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 589(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 590(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 591(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 592(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 593(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 594(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 583(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 2286          1463740135817 Structure
(_unit VHDL (vmuxregsre0004 0 686(structure 0 695))
	(_version vc6)
	(_time 1463740135818 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 17111110444146001e16054d431110101410151112)
	(_ent
		(_time 1463740135815)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 698(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 700(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 687(_ent(_in))))
		(_port (_int D1 -1 0 687(_ent(_in))))
		(_port (_int SD -1 0 687(_ent(_in))))
		(_port (_int SP -1 0 688(_ent(_in))))
		(_port (_int CK -1 0 688(_ent(_in))))
		(_port (_int LSR -1 0 688(_ent(_in))))
		(_port (_int Q -1 0 689(_ent(_out))))
		(_sig (_int GATE -1 0 696(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5804          1463740135862 Structure
(_unit VHDL (slice_4 0 711(structure 0 737))
	(_version vc6)
	(_time 1463740135863 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4640454413111b504d14531f41454241454015404f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740135846)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 756(_ent (_in))))
				(_port (_int B -5 0 756(_ent (_in))))
				(_port (_int C -5 0 756(_ent (_in))))
				(_port (_int D -5 0 756(_ent (_in))))
				(_port (_int Z -5 0 757(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 750(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 760(_ent (_in))))
				(_port (_int D1 -5 0 760(_ent (_in))))
				(_port (_int SD -5 0 760(_ent (_in))))
				(_port (_int SP -5 0 761(_ent (_in))))
				(_port (_int CK -5 0 761(_ent (_in))))
				(_port (_int LSR -5 0 761(_ent (_in))))
				(_port (_int Q -5 0 762(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 753(_ent (_out))))
			)
		)
	)
	(_inst n252_001_BUF1_BUF1 0 765(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 767(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i162 0 769(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 772(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 776
		(_object
			(_prcs
				(line__778(_arch 0 0 778(_procedure_call (_trgt(4))(_sens(0)))))
				(line__779(_arch 1 0 779(_procedure_call (_trgt(6))(_sens(1)))))
			)
		)
	)
	(_block SignalDelay 0 783
		(_object
			(_prcs
				(line__785(_arch 2 0 785(_procedure_call (_trgt(5))(_sens(4)))))
				(line__786(_arch 3 0 786(_procedure_call (_trgt(7))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 714 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 715 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 716 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 717(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 717(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_DI0 -3 0 719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 721(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 722 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 723 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 724 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 725 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 726 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 728 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 730(_ent(_in))))
		(_port (_int CLK -5 0 730(_ent(_in))))
		(_port (_int F0 -5 0 730(_ent(_out))))
		(_port (_int Q0 -5 0 731(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 740(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 741(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 742(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 743(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 744(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 745(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 747(_arch(_uni))))
		(_sig (_int VCCI -5 0 748(_arch(_uni))))
		(_var (_int Q0_zd -5 0 790(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 791(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 793(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 794(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 795(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 796(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 4 0 789(_prcs (_simple)(_trgt(2)(3))(_sens(5)(7)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12369)
	)
	(_model . Structure 5 -1)
)
I 000050 55 1704          1463740135942 Structure
(_unit VHDL (lut40005 0 686(structure 0 863))
	(_version vc6)
	(_time 1463740135943 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9493c79a95c2c487919584cbc59794979192c79391)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 865(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1911          1463740135973 Structure
(_unit VHDL (vmuxregsre0006 0 707(structure 0 885))
	(_version vc6)
	(_time 1463740135974 2016.05.20 12:28:55)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b3b5b5e7e4e5e2a4bab7a1e9e7b5b4b4b0b4b1b5b6)
	(_ent
		(_time 1463739412605)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 887(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 708(_ent(_in))))
		(_port (_int D1 -1 0 708(_ent(_in))))
		(_port (_int SD -1 0 708(_ent(_in))))
		(_port (_int SP -1 0 709(_ent(_in))))
		(_port (_int CK -1 0 709(_ent(_in))))
		(_port (_int LSR -1 0 709(_ent(_in))))
		(_port (_int Q -1 0 710(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6357          1463740136004 Structure
(_unit VHDL (slice_5 0 898(structure 0 924))
	(_version vc6)
	(_time 1463740136005 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d3d5d08183848ec5d9d0c68ad4d0d6d4d0d580d5da)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740136002)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 948(_ent (_in))))
				(_port (_int B -5 0 948(_ent (_in))))
				(_port (_int C -5 0 948(_ent (_in))))
				(_port (_int D -5 0 948(_ent (_in))))
				(_port (_int Z -5 0 949(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 938(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 944(_ent (_in))))
				(_port (_int B -5 0 944(_ent (_in))))
				(_port (_int C -5 0 944(_ent (_in))))
				(_port (_int D -5 0 944(_ent (_in))))
				(_port (_int Z -5 0 945(_ent (_out))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_int D0 -5 0 952(_ent (_in))))
				(_port (_int D1 -5 0 952(_ent (_in))))
				(_port (_int SD -5 0 952(_ent (_in))))
				(_port (_int SP -5 0 953(_ent (_in))))
				(_port (_int CK -5 0 953(_ent (_in))))
				(_port (_int LSR -5 0 953(_ent (_in))))
				(_port (_int Q -5 0 954(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 941(_ent (_out))))
			)
		)
	)
	(_inst i1 0 957(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 959(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n252_000_BUF1_BUF1 0 961(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ps_i_35_i0_163_164_reset 0 963(_comp vmuxregsre0006)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_inst DRIVEVCC 0 966(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 970
		(_object
			(_prcs
				(line__972(_arch 0 0 972(_procedure_call (_trgt(5))(_sens(0)))))
				(line__973(_arch 1 0 973(_procedure_call (_trgt(7))(_sens(1)))))
			)
		)
	)
	(_block SignalDelay 0 977
		(_object
			(_prcs
				(line__979(_arch 2 0 979(_procedure_call (_trgt(6))(_sens(5)))))
				(line__980(_arch 3 0 980(_procedure_call (_trgt(8))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 901 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 902 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 903 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 904(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 904(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_DI0 -3 0 906(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 907(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 908(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 909 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 910 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 911 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 912 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 913 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 914 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 915 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 917(_ent(_in))))
		(_port (_int CLK -5 0 917(_ent(_in))))
		(_port (_int F0 -5 0 917(_ent(_out))))
		(_port (_int Q0 -5 0 918(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 918(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 927(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 928(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 929(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 930(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 931(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 932(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 933(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 935(_arch(_uni))))
		(_sig (_int VCCI -5 0 936(_arch(_uni))))
		(_var (_int Q0_zd -5 0 984(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 985(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 987(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 988(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 989(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 990(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 4 0 983(_prcs (_simple)(_trgt(2)(3)(4))(_sens(6)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12369)
	)
	(_model . Structure 5 -1)
)
I 000050 55 1712          1463740136020 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1058))
	(_version vc6)
	(_time 1463740136021 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e2e5b1b0e5b4b2f1e7e3f2bdb3e1e2e1e5e4b1e5e7)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1060(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1712          1463740136033 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1079))
	(_version vc6)
	(_time 1463740136034 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f2f5a1a3f5a4a2e1f7f3e2ada3f1f2f1faf4a1f5f7)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1081(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110011001110111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110011001110111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463740136064 Structure
(_unit VHDL (vmuxregsre0009 0 1092(structure 0 1101))
	(_version vc6)
	(_time 1463740136065 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 11171616444740061815034b451716161216131714)
	(_ent
		(_time 1463740136049)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1103(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1093(_ent(_in))))
		(_port (_int D1 -1 0 1093(_ent(_in))))
		(_port (_int SD -1 0 1093(_ent(_in))))
		(_port (_int SP -1 0 1094(_ent(_in))))
		(_port (_int CK -1 0 1094(_ent(_in))))
		(_port (_int LSR -1 0 1094(_ent(_in))))
		(_port (_int Q -1 0 1095(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8987          1463740136110 Structure
(_unit VHDL (slice_6 0 1114(structure 0 1158))
	(_version vc6)
	(_time 1463740136111 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4046424213171d5616455519474346474346134649)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740136096)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 1184(_ent (_in))))
				(_port (_int B -5 0 1184(_ent (_in))))
				(_port (_int C -5 0 1184(_ent (_in))))
				(_port (_int D -5 0 1184(_ent (_in))))
				(_port (_int Z -5 0 1185(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1178(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -5 0 1188(_ent (_in))))
				(_port (_int B -5 0 1188(_ent (_in))))
				(_port (_int C -5 0 1188(_ent (_in))))
				(_port (_int D -5 0 1188(_ent (_in))))
				(_port (_int Z -5 0 1189(_ent (_out))))
			)
		)
		(vmuxregsre0009
			(_object
				(_port (_int D0 -5 0 1192(_ent (_in))))
				(_port (_int D1 -5 0 1192(_ent (_in))))
				(_port (_int SD -5 0 1192(_ent (_in))))
				(_port (_int SP -5 0 1193(_ent (_in))))
				(_port (_int CK -5 0 1193(_ent (_in))))
				(_port (_int LSR -5 0 1193(_ent (_in))))
				(_port (_int Q -5 0 1194(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1181(_ent (_out))))
			)
		)
	)
	(_inst i184_2_lut_3_lut 0 1197(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst DRIVEGND 0 1199(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i12_3_lut_3_lut 0 1201(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst fsm_state_ps_i_35_i1_159_160_set 0 1203(_comp vmuxregsre0009)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0009)
		)
	)
	(_inst DRIVEVCC 0 1206(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1210
		(_object
			(_prcs
				(line__1212(_arch 0 0 1212(_procedure_call (_trgt(11))(_sens(0)))))
				(line__1213(_arch 1 0 1213(_procedure_call (_trgt(12))(_sens(1)))))
				(line__1214(_arch 2 0 1214(_procedure_call (_trgt(13))(_sens(2)))))
				(line__1215(_arch 3 0 1215(_procedure_call (_trgt(14))(_sens(3)))))
				(line__1216(_arch 4 0 1216(_procedure_call (_trgt(15))(_sens(4)))))
				(line__1217(_arch 5 0 1217(_procedure_call (_trgt(16))(_sens(5)))))
				(line__1218(_arch 6 0 1218(_procedure_call (_trgt(17))(_sens(6)))))
				(line__1219(_arch 7 0 1219(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 1223
		(_object
			(_prcs
				(line__1225(_arch 8 0 1225(_procedure_call (_trgt(18))(_sens(17)))))
				(line__1226(_arch 9 0 1226(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1117 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1118 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1119 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1120(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1120(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1122(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1137(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1138 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1139 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1140 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1144 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1147 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1149(_ent(_in))))
		(_port (_int B1 -5 0 1149(_ent(_in))))
		(_port (_int A1 -5 0 1149(_ent(_in))))
		(_port (_int D0 -5 0 1150(_ent(_in))))
		(_port (_int B0 -5 0 1150(_ent(_in))))
		(_port (_int A0 -5 0 1150(_ent(_in))))
		(_port (_int LSR -5 0 1151(_ent(_in))))
		(_port (_int CLK -5 0 1151(_ent(_in))))
		(_port (_int F0 -5 0 1151(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1152(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1152(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1161(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1162(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1163(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 1167(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1168(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1169(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1170(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1171(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1172(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1173(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1175(_arch(_uni))))
		(_sig (_int VCCI -5 0 1176(_arch(_uni))))
		(_var (_int F0_zd -5 0 1231(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1232(_prcs 0)))
		(_var (_int Q0_zd -5 0 1233(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1234(_prcs 0)))
		(_var (_int F1_zd -5 0 1235(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1236(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1238(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1239(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1240(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1241(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1242(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1243(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1229(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1712          1463740136160 Structure
(_unit VHDL (lut40010 0 1605(structure 0 1352))
	(_version vc6)
	(_time 1463740136161 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6f683d6e3c393f7c6a6e7f303e6c6e6c6f693c686a)
	(_ent
		(_time 1463737468217)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1354(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1606(_ent(_in))))
		(_port (_int B -1 0 1606(_ent(_in))))
		(_port (_int C -1 0 1606(_ent(_in))))
		(_port (_int D -1 0 1606(_ent(_in))))
		(_port (_int Z -1 0 1607(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740136191 Structure
(_unit VHDL (lut40011 0 1761(structure 0 1373))
	(_version vc6)
	(_time 1463740136192 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8e89dc81ded8de9d8b8f9ed1df8d8f8d8f88dd898b)
	(_ent
		(_time 1463737468236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1375(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1762(_ent(_in))))
		(_port (_int B -1 0 1762(_ent(_in))))
		(_port (_int C -1 0 1762(_ent(_in))))
		(_port (_int D -1 0 1762(_ent(_in))))
		(_port (_int Z -1 0 1763(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4676          1463740136252 Structure
(_unit VHDL (slice_7 0 1386(structure 0 1410))
	(_version vc6)
	(_time 1463740136253 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cccace99cc9b91dac998d995cbcfcbcbcfca9fcac5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740136236)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -4 0 1425(_ent (_in))))
				(_port (_int B -4 0 1425(_ent (_in))))
				(_port (_int C -4 0 1425(_ent (_in))))
				(_port (_int D -4 0 1425(_ent (_in))))
				(_port (_int Z -4 0 1426(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1422(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -4 0 1429(_ent (_in))))
				(_port (_int B -4 0 1429(_ent (_in))))
				(_port (_int C -4 0 1429(_ent (_in))))
				(_port (_int D -4 0 1429(_ent (_in))))
				(_port (_int Z -4 0 1430(_ent (_out))))
			)
		)
	)
	(_inst i185_2_lut 0 1433(_comp lut40010)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst DRIVEGND 0 1435(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i188_2_lut 0 1437(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_block WireDelay 0 1441
		(_object
			(_prcs
				(line__1443(_arch 0 0 1443(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1444(_arch 1 0 1444(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1445(_arch 2 0 1445(_procedure_call (_trgt(8))(_sens(2)))))
				(line__1446(_arch 3 0 1446(_procedure_call (_trgt(9))(_sens(3)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1389 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1390 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1391 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1392(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1392(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_D1 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 1403(_ent(_in))))
		(_port (_int B1 -4 0 1403(_ent(_in))))
		(_port (_int D0 -4 0 1403(_ent(_in))))
		(_port (_int B0 -4 0 1404(_ent(_in))))
		(_port (_int F0 -4 0 1404(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 1404(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 1413(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 1414(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 1415(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1416(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 1417(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 1418(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1420(_arch(_uni))))
		(_var (_int F0_zd -4 0 1450(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 1451(_prcs 0)))
		(_var (_int F1_zd -4 0 1452(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1453(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 4 0 1449(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 5 -1)
)
I 000050 55 1108          1463740136300 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 1503))
	(_version vc6)
	(_time 1463740136301 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fbfdf2abffa9adedf3fdbda1a8fcfefdfdfcf3fdad)
	(_ent
		(_time 1463740136298)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 1505(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3033          1463740136316 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 1532))
	(_version vc6)
	(_time 1463740136317 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0b0c0f0c5a5c0b1e590a18505e0d0a0c0f0d0e0e5d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1543(_ent (_in))))
				(_port (_int T -4 0 1543(_ent (_in))))
				(_port (_int PAD -4 0 1543(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1540(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 1546(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1548(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1552
		(_object
			(_prcs
				(line__1554(_arch 0 0 1554(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 1536(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1538(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 1558(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 1559(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1557(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740136347 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 1605))
	(_version vc6)
	(_time 1463740136348 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a2d2e2f787d2a3f782b39717f2c2b2d2e2c2f2f7c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1616(_ent (_in))))
				(_port (_int T -4 0 1616(_ent (_in))))
				(_port (_int PAD -4 0 1616(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1613(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 1619(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1621(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1625
		(_object
			(_prcs
				(line__1627(_arch 0 0 1627(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1608(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 1609(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1611(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 1631(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 1632(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1630(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463740136394 Structure
(_unit VHDL (busyb 0 5102(structure 0 1678))
	(_version vc6)
	(_time 1463740136395 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 595e595b550f0e4e54594b030a5e5c5e5a5e505f5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1689(_ent (_in))))
				(_port (_int T -4 0 1689(_ent (_in))))
				(_port (_int PAD -4 0 1689(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1686(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 1692(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1694(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1698
		(_object
			(_prcs
				(line__1700(_arch 0 0 1700(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1681(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 1682(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1684(_arch(_uni))))
		(_var (_int busyS_zd -4 0 1704(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 1705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1703(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740136439 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 1751))
	(_version vc6)
	(_time 1463740136440 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8780d68983d0d792d58690dcd4818581d481848183)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1762(_ent (_in))))
				(_port (_int T -4 0 1762(_ent (_in))))
				(_port (_int PAD -4 0 1762(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1759(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 1765(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1767(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1771
		(_object
			(_prcs
				(line__1773(_arch 0 0 1773(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 1755(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1757(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 1777(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 1778(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1776(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740136472 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 1824))
	(_version vc6)
	(_time 1463740136473 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a7a0f6f0a3f0f7b2f5a6b5fcf5a1a5a1f4a1a4a1a3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1835(_ent (_in))))
				(_port (_int T -4 0 1835(_ent (_in))))
				(_port (_int PAD -4 0 1835(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1832(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 1838(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1840(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1844
		(_object
			(_prcs
				(line__1846(_arch 0 0 1846(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 1828(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1830(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 1850(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 1851(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1849(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136517 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 1897))
	(_version vc6)
	(_time 1463740136518 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d5d2d387d18385c3d0d6938fd2d2d0d2d1d083d6d4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1908(_ent (_in))))
				(_port (_int T -4 0 1908(_ent (_in))))
				(_port (_int PAD -4 0 1908(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1905(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 1911(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1913(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1917
		(_object
			(_prcs
				(line__1919(_arch 0 0 1919(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1900(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 1901(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1903(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 1923(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 1924(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1922(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136550 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 1970))
	(_version vc6)
	(_time 1463740136551 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f5f2f3a5f1a3a5e3f0f6b3aff2f2f0f2f1f0a3f6f4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1981(_ent (_in))))
				(_port (_int T -4 0 1981(_ent (_in))))
				(_port (_int PAD -4 0 1981(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1978(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 1984(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1986(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1990
		(_object
			(_prcs
				(line__1992(_arch 0 0 1992(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1973(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 1974(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1976(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 1996(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 1997(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1995(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136566 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 2043))
	(_version vc6)
	(_time 1463740136567 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 04030302015254120107425e030301030001520705)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2054(_ent (_in))))
				(_port (_int T -4 0 2054(_ent (_in))))
				(_port (_int PAD -4 0 2054(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2051(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 2057(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2059(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2063
		(_object
			(_prcs
				(line__2065(_arch 0 0 2065(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 2047(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2049(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 2069(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 2070(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2068(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136581 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 2116))
	(_version vc6)
	(_time 1463740136594 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 232424272175733526206579242426242726752022)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2127(_ent (_in))))
				(_port (_int T -4 0 2127(_ent (_in))))
				(_port (_int PAD -4 0 2127(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2124(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 2130(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2132(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2136
		(_object
			(_prcs
				(line__2138(_arch 0 0 2138(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2119(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 2120(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2122(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 2142(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 2143(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2141(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136626 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 2189))
	(_version vc6)
	(_time 1463740136627 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 434444414115135546400519444446444746154042)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2200(_ent (_in))))
				(_port (_int T -4 0 2200(_ent (_in))))
				(_port (_int PAD -4 0 2200(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2197(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 2203(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2205(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2209
		(_object
			(_prcs
				(line__2211(_arch 0 0 2211(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 2193(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2195(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 2215(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 2216(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2214(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740136632 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 2262))
	(_version vc6)
	(_time 1463740136633 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 434444414115135546400519444446444746154042)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2273(_ent (_in))))
				(_port (_int T -4 0 2273(_ent (_in))))
				(_port (_int PAD -4 0 2273(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2270(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 2276(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2278(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2282
		(_object
			(_prcs
				(line__2284(_arch 0 0 2284(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 2266(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2268(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 2288(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 2289(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2287(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136644 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 2335))
	(_version vc6)
	(_time 1463740136645 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 52555551510402445751140855555755565704515b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2346(_ent (_in))))
				(_port (_int T -4 0 2346(_ent (_in))))
				(_port (_int PAD -4 0 2346(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2343(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 2349(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2351(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2355
		(_object
			(_prcs
				(line__2357(_arch 0 0 2357(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2338(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 2339(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2341(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 2361(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 2362(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2360(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136675 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 2408))
	(_version vc6)
	(_time 1463740136676 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 71767670712721677472372b767674767574277279)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2419(_ent (_in))))
				(_port (_int T -4 0 2419(_ent (_in))))
				(_port (_int PAD -4 0 2419(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2416(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 2422(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2424(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2428
		(_object
			(_prcs
				(line__2430(_arch 0 0 2430(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2411(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 2412(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2414(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 2434(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 2435(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2433(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136688 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2481))
	(_version vc6)
	(_time 1463740136689 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8186868f81d7d1978482c7db868684868584d78286)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2492(_ent (_in))))
				(_port (_int T -4 0 2492(_ent (_in))))
				(_port (_int PAD -4 0 2492(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2489(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2495(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2497(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2501
		(_object
			(_prcs
				(line__2503(_arch 0 0 2503(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2484(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2485(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2487(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2507(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2508(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2506(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136694 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2554))
	(_version vc6)
	(_time 1463740136695 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8186868f81d7d1978482c7db868684868584d78287)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2565(_ent (_in))))
				(_port (_int T -4 0 2565(_ent (_in))))
				(_port (_int PAD -4 0 2565(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2562(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2568(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2570(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2574
		(_object
			(_prcs
				(line__2576(_arch 0 0 2576(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2557(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2558(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2560(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2580(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2581(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2579(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136735 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2627))
	(_version vc6)
	(_time 1463740136736 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b0b7b7e4b1e6e0a6b5b3f6eab7b7b5b7b4b5e6b3b5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2638(_ent (_in))))
				(_port (_int T -4 0 2638(_ent (_in))))
				(_port (_int PAD -4 0 2638(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2635(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2641(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2643(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2647
		(_object
			(_prcs
				(line__2649(_arch 0 0 2649(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2630(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2631(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2633(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2653(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2654(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2652(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136767 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2700))
	(_version vc6)
	(_time 1463740136768 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cfc8c89a98999fd9cacc8995c8c8cac8cbca99cccb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2711(_ent (_in))))
				(_port (_int T -4 0 2711(_ent (_in))))
				(_port (_int PAD -4 0 2711(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2708(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2714(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2716(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2720
		(_object
			(_prcs
				(line__2722(_arch 0 0 2722(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2703(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2704(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2706(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2726(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2727(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2725(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136800 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2773))
	(_version vc6)
	(_time 1463740136801 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code eee9e9bdbab8bef8ebeda8b4e9e9ebe9eaebb8eded)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2784(_ent (_in))))
				(_port (_int T -4 0 2784(_ent (_in))))
				(_port (_int PAD -4 0 2784(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2781(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2787(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2789(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2793
		(_object
			(_prcs
				(line__2795(_arch 0 0 2795(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2776(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2777(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2779(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2799(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2800(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2798(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136815 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2846))
	(_version vc6)
	(_time 1463740136816 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fef9f9aeaaa8aee8fbfdb8a4f9f9fbf9fafba8fdfc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2857(_ent (_in))))
				(_port (_int T -4 0 2857(_ent (_in))))
				(_port (_int PAD -4 0 2857(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2854(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2860(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2862(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2866
		(_object
			(_prcs
				(line__2868(_arch 0 0 2868(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2849(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2850(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2852(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2872(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2873(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2871(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136831 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2919))
	(_version vc6)
	(_time 1463740136832 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0d0a0d0b585b5d1b080e4b570a0a080a09085b0e0c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2930(_ent (_in))))
				(_port (_int T -4 0 2930(_ent (_in))))
				(_port (_int PAD -4 0 2930(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2927(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2933(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2935(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2939
		(_object
			(_prcs
				(line__2941(_arch 0 0 2941(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2922(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2923(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2925(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2945(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2946(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2944(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740136862 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2992))
	(_version vc6)
	(_time 1463740136863 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d2a2d29787b7d3b282e6b772a2a282a29287b2e2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3003(_ent (_in))))
				(_port (_int T -4 0 3003(_ent (_in))))
				(_port (_int PAD -4 0 3003(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3000(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 3006(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3008(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3012
		(_object
			(_prcs
				(line__3014(_arch 0 0 3014(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2995(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2996(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2998(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 3018(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 3019(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3017(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463740136878 Structure
(_unit VHDL (xo2iobuf0012 0 3048(structure 0 3055))
	(_version vc6)
	(_time 1463740136879 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3c3a3039396e6a2a343a7a666f3b393a3a3f3c3f3c)
	(_ent
		(_time 1463740136876)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3057(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3049(_ent(_out))))
		(_port (_int PAD -1 0 3049(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740136893 Structure
(_unit VHDL (clkb 0 3704(structure 0 3087))
	(_version vc6)
	(_time 1463740136894 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4c4b4b4e4c1b4a5a4b4b5f164e4a1e4a4e4a4f4a1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 3094(_ent (_out))))
				(_port (_int PAD -5 0 3094(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3097(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 3101
		(_object
			(_prcs
				(line__3103(_arch 0 0 3103(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3090(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3091(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3107(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3108(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3110(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3111(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3106(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463740136925 Structure
(_unit VHDL (rstb 0 3620(structure 0 3171))
	(_version vc6)
	(_time 1463740136926 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6b6d6d6a3a3d3b7d6c6d7930396c6f6d696c696c68)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 3178(_ent (_out))))
				(_port (_int PAD -5 0 3178(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3181(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 3185
		(_object
			(_prcs
				(line__3187(_arch 0 0 3187(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3174(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3175(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3191(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3192(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3194(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3195(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3190(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740136938 Structure
(_unit VHDL (gob 0 3536(structure 0 3255))
	(_version vc6)
	(_time 1463740136939 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b7c787a7f2c2d6d797c3d21287d7c7d2d7d797d7c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 3262(_ent (_out))))
				(_port (_int PAD -5 0 3262(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3265(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 3269
		(_object
			(_prcs
				(line__3271(_arch 0 0 3271(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3258(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3259(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3275(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3276(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3278(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3279(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3274(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1277          1463740136944 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3326))
	(_version vc6)
	(_time 1463740136945 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7b7c787b2a2d2d687f7e3f217c7d7f7d7e7d7c7c78)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.bufba
			(_object
				(_port (_int a -1 1 1565(_ent (_in((i 1))))))
				(_port (_int z -1 1 1566(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3329(_comp .machxo2.components.bufba)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 bufba)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3331(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3327(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463740136971 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3357))
	(_version vc6)
	(_time 1463740136972 2016.05.20 12:28:56)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9a9d9994c8cccc8fcf9883c09e9d999d9e9c989c9d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3363(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3366(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3370
		(_object
			(_prcs
				(line__3372(_arch 0 0 3372(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3360(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3375(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 14057         1463740137047 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 3407))
	(_version vc6)
	(_time 1463740137048 2016.05.20 12:28:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e8efbfbbe3bfb8fdeabbfbb2bceebdeeeceeedefea)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int C0 -1 0 3429(_ent (_in))))
				(_port (_int B0 -1 0 3429(_ent (_in))))
				(_port (_int DI0 -1 0 3429(_ent (_in))))
				(_port (_int CLK -1 0 3430(_ent (_in))))
				(_port (_int F0 -1 0 3430(_ent (_out))))
				(_port (_int Q0 -1 0 3430(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int B0 -1 0 3433(_ent (_in))))
				(_port (_int A0 -1 0 3433(_ent (_in))))
				(_port (_int DI0 -1 0 3433(_ent (_in))))
				(_port (_int CLK -1 0 3434(_ent (_in))))
				(_port (_int F0 -1 0 3434(_ent (_out))))
				(_port (_int Q0 -1 0 3434(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 3437(_ent (_in))))
				(_port (_int LSR -1 0 3437(_ent (_in))))
				(_port (_int CLK -1 0 3437(_ent (_in))))
				(_port (_int F0 -1 0 3438(_ent (_out))))
				(_port (_int Q0 -1 0 3438(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int DI0 -1 0 3441(_ent (_in))))
				(_port (_int CLK -1 0 3441(_ent (_in))))
				(_port (_int F0 -1 0 3441(_ent (_out))))
				(_port (_int Q0 -1 0 3442(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int DI0 -1 0 3445(_ent (_in))))
				(_port (_int CLK -1 0 3445(_ent (_in))))
				(_port (_int F0 -1 0 3445(_ent (_out))))
				(_port (_int Q0 -1 0 3446(_ent (_out))))
				(_port (_int F1 -1 0 3446(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 3449(_ent (_in))))
				(_port (_int B1 -1 0 3449(_ent (_in))))
				(_port (_int A1 -1 0 3449(_ent (_in))))
				(_port (_int D0 -1 0 3450(_ent (_in))))
				(_port (_int B0 -1 0 3450(_ent (_in))))
				(_port (_int A0 -1 0 3450(_ent (_in))))
				(_port (_int LSR -1 0 3451(_ent (_in))))
				(_port (_int CLK -1 0 3451(_ent (_in))))
				(_port (_int F0 -1 0 3451(_ent (_out))))
				(_port (_int Q0 -1 0 3452(_ent (_out))))
				(_port (_int F1 -1 0 3452(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int D1 -1 0 3455(_ent (_in))))
				(_port (_int B1 -1 0 3455(_ent (_in))))
				(_port (_int D0 -1 0 3455(_ent (_in))))
				(_port (_int B0 -1 0 3456(_ent (_in))))
				(_port (_int F0 -1 0 3456(_ent (_out))))
				(_port (_int F1 -1 0 3456(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 3459(_ent (_in))))
				(_port (_int fsmstate1 -1 0 3459(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 3462(_ent (_in))))
				(_port (_int fsmstate0 -1 0 3462(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 3465(_ent (_in))))
				(_port (_int busyS -1 0 3465(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 3468(_ent (_in))))
				(_port (_int lcdwr -1 0 3468(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 3471(_ent (_in))))
				(_port (_int lcdrs -1 0 3471(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 3474(_ent (_in))))
				(_port (_int dataout15 -1 0 3474(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 3477(_ent (_in))))
				(_port (_int dataout14 -1 0 3477(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 3480(_ent (_in))))
				(_port (_int dataout13 -1 0 3480(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 3483(_ent (_in))))
				(_port (_int dataout12 -1 0 3483(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 3486(_ent (_in))))
				(_port (_int dataout11 -1 0 3486(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 3489(_ent (_in))))
				(_port (_int dataout10 -1 0 3489(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 3492(_ent (_in))))
				(_port (_int dataout9 -1 0 3492(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 3495(_ent (_in))))
				(_port (_int dataout8 -1 0 3495(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 3498(_ent (_in))))
				(_port (_int dataout7 -1 0 3498(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 3501(_ent (_in))))
				(_port (_int dataout6 -1 0 3501(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 3504(_ent (_in))))
				(_port (_int dataout5 -1 0 3504(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 3507(_ent (_in))))
				(_port (_int dataout4 -1 0 3507(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 3510(_ent (_in))))
				(_port (_int dataout3 -1 0 3510(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 3513(_ent (_in))))
				(_port (_int dataout2 -1 0 3513(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 3516(_ent (_in))))
				(_port (_int dataout1 -1 0 3516(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 3519(_ent (_in))))
				(_port (_int dataout0 -1 0 3519(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 3522(_ent (_out))))
				(_port (_int clkS -1 0 3522(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 3525(_ent (_out))))
				(_port (_int rstS -1 0 3525(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 3528(_ent (_out))))
				(_port (_int goS -1 0 3528(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 3531(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 3534(_comp SLICE_0)
		(_port
			((C0)(n218))
			((B0)(n217))
			((DI0)(fsm_state_ps_i_1_N_17_1))
			((CLK)(clk_c))
			((F0)(fsm_state_ps_i_1_N_17_1))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 3537(_comp SLICE_1)
		(_port
			((B0)(n223))
			((A0)(n221))
			((DI0)(fsm_state_ps_i_1_N_17_0))
			((CLK)(clk_c))
			((F0)(fsm_state_ps_i_1_N_17_0))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 3540(_comp SLICE_2)
		(_port
			((DI0)(n252))
			((LSR)(fsm_state_ps_i_1_N_28))
			((CLK)(fsm_state_ps_i_1_N_30))
			((F0)(n252))
			((Q0)(n217))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 3543(_comp SLICE_4)
		(_port
			((DI0)(n252_001_BUF1))
			((CLK)(fsm_state_ps_i_1_N_33))
			((F0)(n252_001_BUF1))
			((Q0)(n221))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 3546(_comp SLICE_5)
		(_port
			((DI0)(n252_000_BUF1))
			((CLK)(go_c))
			((F0)(n252_000_BUF1))
			((Q0)(n223))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 3549(_comp SLICE_6)
		(_port
			((D1)(rst_c))
			((B1)(fsm_state_ps_i_0))
			((A1)(fsm_state_c_1))
			((D0)(rst_c))
			((B0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((LSR)(fsm_state_ps_i_1_N_30))
			((CLK)(go_c))
			((F0)(fsm_state_ps_i_1_N_31))
			((Q0)(n218))
			((F1)(fsm_state_ps_i_1_N_28))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 3554(_comp SLICE_7)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((B0)(fsm_state_c_1))
			((F0)(fsm_state_ps_i_1_N_30))
			((F1)(fsm_state_ps_i_1_N_33))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst fsm_state_1_I 0 3558(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst fsm_state_0_I 0 3560(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst busyI 0 3562(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst lcd_wrI 0 3564(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_rsI 0 3566(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst data_out_15_I 0 3568(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst data_out_14_I 0 3570(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_13_I 0 3572(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_12_I 0 3574(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_11_I 0 3576(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_10_I 0 3578(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_9_I 0 3580(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 3582(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 3584(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 3586(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 3588(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 3590(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 3592(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 3594(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 3596(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 3598(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 3600(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 3602(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 3604(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst GSR_INST 0 3606(_comp GSR_INSTB)
		(_port
			((GSRNET)(fsm_state_ps_i_1_N_31))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 3608(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 3610(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n218 -1 0 3408(_arch(_uni))))
		(_sig (_int n217 -1 0 3409(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_17_1 -1 0 3410(_arch(_uni))))
		(_sig (_int clk_c -1 0 3411(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 3412(_arch(_uni))))
		(_sig (_int n223 -1 0 3413(_arch(_uni))))
		(_sig (_int n221 -1 0 3414(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_17_0 -1 0 3415(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 3416(_arch(_uni))))
		(_sig (_int n252 -1 0 3417(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_28 -1 0 3418(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_30 -1 0 3419(_arch(_uni))))
		(_sig (_int n252_001_BUF1 -1 0 3420(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_33 -1 0 3421(_arch(_uni))))
		(_sig (_int n252_000_BUF1 -1 0 3422(_arch(_uni))))
		(_sig (_int go_c -1 0 3423(_arch(_uni))))
		(_sig (_int GND_net -1 0 3424(_arch(_uni))))
		(_sig (_int rst_c -1 0 3425(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_31 -1 0 3426(_arch(_uni))))
		(_sig (_int VCCI -1 0 3427(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 3617 (lcd_sender))
	(_version vc6)
	(_time 1463740137079 2016.05.20 12:28:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 07010100045151100204145c520002000501020251)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740295314 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740295315 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1f1e1a194c494f0c1a1b5c444b181b1c1b194c181a)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740295330 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740295331 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2e2f7f2a2e797e3828286b747b2829287b282a2829)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463740295343 Structure
(_unit VHDL (lut40001 0 271(structure 0 65))
	(_version vc6)
	(_time 1463740295344 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3e3f3b3a6e686e2d3b3f2e616f3d3e3d3f386d393b)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1899          1463740295361 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463740295362 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4e4e1e4c4f181f59474a5c141a4849494d494c484b)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 89(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463740295390 Structure
(_unit VHDL (vcc 0 79(structure 0 107))
	(_version vc6)
	(_time 1463740295391 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6d6d3d6d3a3a3a7a6a6b7e373f6a6b6b6e6b6e6a6b)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7814          1463740295406 Structure
(_unit VHDL (slice_0 0 119(structure 0 154))
	(_version vc6)
	(_time 1463740295407 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7c7c297d7c2b216a2d2c69257b7f7c7b7f7a2f7a75)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740295394)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 172(_ent (_in))))
				(_port (_int B -5 0 172(_ent (_in))))
				(_port (_int C -5 0 172(_ent (_in))))
				(_port (_int D -5 0 172(_ent (_in))))
				(_port (_int Z -5 0 173(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 176(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 179(_ent (_in))))
				(_port (_int B -5 0 179(_ent (_in))))
				(_port (_int C -5 0 179(_ent (_in))))
				(_port (_int D -5 0 179(_ent (_in))))
				(_port (_int Z -5 0 180(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 183(_ent (_in))))
				(_port (_int D1 -5 0 183(_ent (_in))))
				(_port (_int SD -5 0 183(_ent (_in))))
				(_port (_int SP -5 0 184(_ent (_in))))
				(_port (_int CK -5 0 184(_ent (_in))))
				(_port (_int LSR -5 0 184(_ent (_in))))
				(_port (_int Q -5 0 185(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 188(_ent (_out))))
			)
		)
	)
	(_inst i199_2_lut 0 191(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 193(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i15_2_lut 0 195(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst fsm_state_ps_i_i1 0 197(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 200(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 204
		(_object
			(_prcs
				(line__206(_arch 0 0 206(_procedure_call (_trgt(9))(_sens(0)))))
				(line__207(_arch 1 0 207(_procedure_call (_trgt(10))(_sens(1)))))
				(line__208(_arch 2 0 208(_procedure_call (_trgt(11))(_sens(2)))))
				(line__209(_arch 3 0 209(_procedure_call (_trgt(12))(_sens(3)))))
				(line__210(_arch 4 0 210(_procedure_call (_trgt(13))(_sens(4)))))
				(line__211(_arch 5 0 211(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 215
		(_object
			(_prcs
				(line__217(_arch 6 0 217(_procedure_call (_trgt(14))(_sens(13)))))
				(line__218(_arch 7 0 218(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 122 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 123 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 124 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 125(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 125(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 138 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 139 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 140 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 144 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 146(_ent(_in))))
		(_port (_int B1 -5 0 146(_ent(_in))))
		(_port (_int D0 -5 0 146(_ent(_in))))
		(_port (_int A0 -5 0 147(_ent(_in))))
		(_port (_int DI0 -5 0 147(_ent(_in))))
		(_port (_int CLK -5 0 147(_ent(_in))))
		(_port (_int F0 -5 0 148(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 148(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 148(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 158(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 159(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 160(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 161(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 162(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 163(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 165(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 166(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 167(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 169(_arch(_uni))))
		(_sig (_int VCCI -5 0 170(_arch(_uni))))
		(_var (_int F0_zd -5 0 223(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 224(_prcs 0)))
		(_var (_int Q0_zd -5 0 225(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 226(_prcs 0)))
		(_var (_int F1_zd -5 0 227(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 228(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 230(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 231(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 232(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 233(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 221(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(12)(14)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1704          1463740295439 Structure
(_unit VHDL (lut40002 0 465(structure 0 321))
	(_version vc6)
	(_time 1463740295440 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9c9d9992cacacc8f999d8cc3cd9f9c9f9e9acf9b99)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 323(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101001011010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101001011010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740295468 Structure
(_unit VHDL (lut40003 0 374(structure 0 342))
	(_version vc6)
	(_time 1463740295469 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bbbabeeeecedeba8bebaabe4eab8bbb8b8bde8bcbe)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 344(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000010101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000010101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8455          1463740295484 Structure
(_unit VHDL (slice_1 0 355(structure 0 395))
	(_version vc6)
	(_time 1463740295485 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code caca9f9fc89d97dc9a99df93cdc9cbcdc9cc99ccc3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740295472)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 426(_ent (_in))))
				(_port (_int B -5 0 426(_ent (_in))))
				(_port (_int C -5 0 426(_ent (_in))))
				(_port (_int D -5 0 426(_ent (_in))))
				(_port (_int Z -5 0 427(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 415(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -5 0 430(_ent (_in))))
				(_port (_int B -5 0 430(_ent (_in))))
				(_port (_int C -5 0 430(_ent (_in))))
				(_port (_int D -5 0 430(_ent (_in))))
				(_port (_int Z -5 0 431(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 418(_ent (_in))))
				(_port (_int D1 -5 0 418(_ent (_in))))
				(_port (_int SD -5 0 418(_ent (_in))))
				(_port (_int SP -5 0 419(_ent (_in))))
				(_port (_int CK -5 0 419(_ent (_in))))
				(_port (_int LSR -5 0 419(_ent (_in))))
				(_port (_int Q -5 0 420(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 423(_ent (_out))))
			)
		)
	)
	(_inst i30_2_lut 0 434(_comp lut40002)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_4_lut 0 438(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst fsm_state_ps_i_i0 0 440(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 443(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 447
		(_object
			(_prcs
				(line__449(_arch 0 0 449(_procedure_call (_trgt(11))(_sens(0)))))
				(line__450(_arch 1 0 450(_procedure_call (_trgt(12))(_sens(1)))))
				(line__451(_arch 2 0 451(_procedure_call (_trgt(13))(_sens(2)))))
				(line__452(_arch 3 0 452(_procedure_call (_trgt(14))(_sens(3)))))
				(line__453(_arch 4 0 453(_procedure_call (_trgt(15))(_sens(4)))))
				(line__454(_arch 5 0 454(_procedure_call (_trgt(16))(_sens(5)))))
				(line__455(_arch 6 0 455(_procedure_call (_trgt(17))(_sens(6)))))
				(line__456(_arch 7 0 456(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 460
		(_object
			(_prcs
				(line__462(_arch 8 0 462(_procedure_call (_trgt(18))(_sens(17)))))
				(line__463(_arch 9 0 463(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 358 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 359 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 360 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 361(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 361(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_C1 -3 0 363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 364(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 365(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 366(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 367(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 370(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 371(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 372(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 373(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 374(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 375(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 376(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 377(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 378 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 379 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 380 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 381 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 382 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 383 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 384 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 386(_ent(_in))))
		(_port (_int A1 -5 0 386(_ent(_in))))
		(_port (_int D0 -5 0 386(_ent(_in))))
		(_port (_int C0 -5 0 387(_ent(_in))))
		(_port (_int B0 -5 0 387(_ent(_in))))
		(_port (_int A0 -5 0 387(_ent(_in))))
		(_port (_int DI0 -5 0 388(_ent(_in))))
		(_port (_int CLK -5 0 388(_ent(_in))))
		(_port (_int F0 -5 0 388(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 389(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 389(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 398(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 399(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 400(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 402(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 403(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 404(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 405(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 406(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 407(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 408(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 409(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 410(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 412(_arch(_uni))))
		(_sig (_int VCCI -5 0 413(_arch(_uni))))
		(_var (_int F0_zd -5 0 468(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 469(_prcs 0)))
		(_var (_int Q0_zd -5 0 470(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 471(_prcs 0)))
		(_var (_int F1_zd -5 0 472(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 473(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 475(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 466(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1704          1463740295533 Structure
(_unit VHDL (lut40004 0 704(structure 0 572))
	(_version vc6)
	(_time 1463740295534 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f9f8fca8f5afa9eafcf8e9a6a8faf9fafdffaafefc)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 574(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740295562 Structure
(_unit VHDL (lut40005 0 686(structure 0 593))
	(_version vc6)
	(_time 1463740295563 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 18164b1e154e480b1d190847491b181b1d1e4b1f1d)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 595(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7777          1463740295609 Structure
(_unit VHDL (slice_2 0 606(structure 0 641))
	(_version vc6)
	(_time 1463740295610 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4748444513101a511746521e40444540444114414e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740295593)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 670(_ent (_in))))
				(_port (_int B -5 0 670(_ent (_in))))
				(_port (_int C -5 0 670(_ent (_in))))
				(_port (_int D -5 0 670(_ent (_in))))
				(_port (_int Z -5 0 671(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 659(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 674(_ent (_in))))
				(_port (_int B -5 0 674(_ent (_in))))
				(_port (_int C -5 0 674(_ent (_in))))
				(_port (_int D -5 0 674(_ent (_in))))
				(_port (_int Z -5 0 675(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 662(_ent (_in))))
				(_port (_int D1 -5 0 662(_ent (_in))))
				(_port (_int SD -5 0 662(_ent (_in))))
				(_port (_int SP -5 0 663(_ent (_in))))
				(_port (_int CK -5 0 663(_ent (_in))))
				(_port (_int LSR -5 0 663(_ent (_in))))
				(_port (_int Q -5 0 664(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 667(_ent (_out))))
			)
		)
	)
	(_inst i1 0 678(_comp lut40004)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst DRIVEGND 0 680(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i188_2_lut 0 682(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst last_go_33 0 684(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 687(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 691
		(_object
			(_prcs
				(line__693(_arch 0 0 693(_procedure_call (_trgt(8))(_sens(0)))))
				(line__694(_arch 1 0 694(_procedure_call (_trgt(9))(_sens(1)))))
				(line__695(_arch 2 0 695(_procedure_call (_trgt(10))(_sens(2)))))
				(line__696(_arch 3 0 696(_procedure_call (_trgt(12))(_sens(3)))))
				(line__697(_arch 4 0 697(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 701
		(_object
			(_prcs
				(line__703(_arch 5 0 703(_procedure_call (_trgt(11))(_sens(10)))))
				(line__704(_arch 6 0 704(_procedure_call (_trgt(13))(_sens(12)))))
				(line__705(_arch 7 0 705(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 609 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 610 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 611 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 612(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 612(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_C0 -3 0 614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 621(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 624 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 625 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 628 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 629 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 631 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 633(_ent(_in))))
		(_port (_int A0 -5 0 633(_ent(_in))))
		(_port (_int DI0 -5 0 633(_ent(_in))))
		(_port (_int CE -5 0 634(_ent(_in))))
		(_port (_int CLK -5 0 634(_ent(_in))))
		(_port (_int F0 -5 0 634(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 635(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 635(_ent(_out))))
		(_sig (_int C0_ipd -5 0 644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 646(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 647(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 648(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 649(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 650(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 651(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 652(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 653(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 654(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 656(_arch(_uni))))
		(_sig (_int VCCI -5 0 657(_arch(_uni))))
		(_var (_int F0_zd -5 0 710(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 711(_prcs 0)))
		(_var (_int Q0_zd -5 0 712(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 713(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 715(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 716(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 717(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 718(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 719(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 720(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 708(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1106          1463740295657 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 815))
	(_version vc6)
	(_time 1463740295658 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 76797e77262420607e70302c2571737070717e7020)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 817(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3017          1463740295732 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 844))
	(_version vc6)
	(_time 1463740295733 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c4cac290c393c4d196c5d79f91c2c5c3c0c2c1c192)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 855(_ent (_in))))
				(_port (_int T -4 0 855(_ent (_in))))
				(_port (_int PAD -4 0 855(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 852(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 858(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 860(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 864
		(_object
			(_prcs
				(line__866(_arch 0 0 866(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 848(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 850(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 870(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 869(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3017          1463740295765 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 917))
	(_version vc6)
	(_time 1463740295766 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e3ede5b1e3b4e3f6b1e2f0b8b6e5e2e4e7e5e6e6b5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 928(_ent (_in))))
				(_port (_int T -4 0 928(_ent (_in))))
				(_port (_int PAD -4 0 928(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 925(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 931(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 933(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 937
		(_object
			(_prcs
				(line__939(_arch 0 0 939(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 920(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 921(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 923(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 943(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 944(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 942(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2970          1463740295811 Structure
(_unit VHDL (busyb 0 5102(structure 0 990))
	(_version vc6)
	(_time 1463740295812 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 121c1114154445051f1200484115171511151b1410)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1001(_ent (_in))))
				(_port (_int T -4 0 1001(_ent (_in))))
				(_port (_int PAD -4 0 1001(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 998(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 1004(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1006(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1010
		(_object
			(_prcs
				(line__1012(_arch 0 0 1012(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 993(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 994(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 996(_arch(_uni))))
		(_var (_int busyS_zd -4 0 1016(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 1017(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1015(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740295858 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 1063))
	(_version vc6)
	(_time 1463740295859 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 414f1343431611541340561a124743471247424745)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1074(_ent (_in))))
				(_port (_int T -4 0 1074(_ent (_in))))
				(_port (_int PAD -4 0 1074(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1071(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 1077(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1079(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1083
		(_object
			(_prcs
				(line__1085(_arch 0 0 1085(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1066(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 1067(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1069(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 1089(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 1090(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1088(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740295891 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 1136))
	(_version vc6)
	(_time 1463740295904 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 707e2271732720652271622b227672762376737674)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1147(_ent (_in))))
				(_port (_int T -4 0 1147(_ent (_in))))
				(_port (_int PAD -4 0 1147(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1144(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 1150(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1152(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1156
		(_object
			(_prcs
				(line__1158(_arch 0 0 1158(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1139(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 1140(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1142(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 1162(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 1163(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1161(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740295938 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 1209))
	(_version vc6)
	(_time 1463740295939 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8f818a81d8d9df998a8cc9d588888a888b8ad98c8e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1220(_ent (_in))))
				(_port (_int T -4 0 1220(_ent (_in))))
				(_port (_int PAD -4 0 1220(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1217(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 1223(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1225(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1229
		(_object
			(_prcs
				(line__1231(_arch 0 0 1231(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 1213(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1215(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 1235(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1234(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740295969 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 1282))
	(_version vc6)
	(_time 1463740295970 2016.05.20 12:31:35)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code aea0abf9faf8feb8abade8f4a9a9aba9aaabf8adaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1293(_ent (_in))))
				(_port (_int T -4 0 1293(_ent (_in))))
				(_port (_int PAD -4 0 1293(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1290(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 1296(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1298(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1302
		(_object
			(_prcs
				(line__1304(_arch 0 0 1304(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1285(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 1286(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1288(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 1308(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 1309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1307(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740296030 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 1355))
	(_version vc6)
	(_time 1463740296031 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ece2e9bfbebabcfae9efaab6ebebe9ebe8e9baefed)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1366(_ent (_in))))
				(_port (_int T -4 0 1366(_ent (_in))))
				(_port (_int PAD -4 0 1366(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1363(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 1369(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1371(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1375
		(_object
			(_prcs
				(line__1377(_arch 0 0 1377(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1358(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 1359(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1361(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 1381(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 1382(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1380(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740296047 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 1428))
	(_version vc6)
	(_time 1463740296048 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fcf2f9acaeaaaceaf9ffbaa6fbfbf9fbf8f9aafffd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1439(_ent (_in))))
				(_port (_int T -4 0 1439(_ent (_in))))
				(_port (_int PAD -4 0 1439(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1436(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 1442(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1444(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1448
		(_object
			(_prcs
				(line__1450(_arch 0 0 1450(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 1432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1434(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 1454(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 1455(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1453(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740296063 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 1501))
	(_version vc6)
	(_time 1463740296064 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0c020a0a5e5a5c1a090f4a560b0b090b08095a0f0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1512(_ent (_in))))
				(_port (_int T -4 0 1512(_ent (_in))))
				(_port (_int PAD -4 0 1512(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1509(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 1515(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1517(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1521
		(_object
			(_prcs
				(line__1523(_arch 0 0 1523(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 1505(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1507(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 1527(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 1528(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1526(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740296092 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 1574))
	(_version vc6)
	(_time 1463740296093 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b252d2f787d7b3d2e286d712c2c2e2c2f2e7d282a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1585(_ent (_in))))
				(_port (_int T -4 0 1585(_ent (_in))))
				(_port (_int PAD -4 0 1585(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1582(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 1588(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1590(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1594
		(_object
			(_prcs
				(line__1596(_arch 0 0 1596(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1577(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 1578(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1580(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 1600(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 1601(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1599(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296098 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 1647))
	(_version vc6)
	(_time 1463740296099 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b252d2f787d7b3d2e286d712c2c2e2c2f2e7d2822)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1658(_ent (_in))))
				(_port (_int T -4 0 1658(_ent (_in))))
				(_port (_int PAD -4 0 1658(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1655(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 1661(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1663(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1667
		(_object
			(_prcs
				(line__1669(_arch 0 0 1669(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 1651(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1653(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 1673(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 1674(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1672(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296110 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 1720))
	(_version vc6)
	(_time 1463740296111 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a343c3f6a6c6a2c3f397c603d3d3f3d3e3f6c3932)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1731(_ent (_in))))
				(_port (_int T -4 0 1731(_ent (_in))))
				(_port (_int PAD -4 0 1731(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1728(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 1734(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1736(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1740
		(_object
			(_prcs
				(line__1742(_arch 0 0 1742(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1723(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 1724(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1726(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 1746(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 1747(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1745(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296139 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 1793))
	(_version vc6)
	(_time 1463740296140 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5a545c590a0c0a4c5f591c005d5d5f5d5e5f0c595d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1804(_ent (_in))))
				(_port (_int T -4 0 1804(_ent (_in))))
				(_port (_int PAD -4 0 1804(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1801(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 1807(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1809(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1813
		(_object
			(_prcs
				(line__1815(_arch 0 0 1815(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 1797(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1799(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 1819(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 1820(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1818(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296186 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 1866))
	(_version vc6)
	(_time 1463740296187 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 88868e8681ded89e8d8bced28f8f8d8f8c8dde8b8e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1877(_ent (_in))))
				(_port (_int T -4 0 1877(_ent (_in))))
				(_port (_int PAD -4 0 1877(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1874(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 1880(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1882(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1886
		(_object
			(_prcs
				(line__1888(_arch 0 0 1888(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1869(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 1870(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1872(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 1892(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 1893(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1891(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296233 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 1939))
	(_version vc6)
	(_time 1463740296234 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b9b1e3b1e1e7a1b2b4f1edb0b0b2b0b3b2e1b4b2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1950(_ent (_in))))
				(_port (_int T -4 0 1950(_ent (_in))))
				(_port (_int PAD -4 0 1950(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1947(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 1953(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1955(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1959
		(_object
			(_prcs
				(line__1961(_arch 0 0 1961(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1942(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 1943(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1945(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 1965(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 1966(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1964(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296266 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2012))
	(_version vc6)
	(_time 1463740296267 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d6d8d084d18086c0d3d5908cd1d1d3d1d2d380d5d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2023(_ent (_in))))
				(_port (_int T -4 0 2023(_ent (_in))))
				(_port (_int PAD -4 0 2023(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2020(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2026(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2028(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2032
		(_object
			(_prcs
				(line__2034(_arch 0 0 2034(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2015(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2016(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2018(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2038(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2039(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2037(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296326 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2085))
	(_version vc6)
	(_time 1463740296327 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 151b1212114345031016534f121210121110431616)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2096(_ent (_in))))
				(_port (_int T -4 0 2096(_ent (_in))))
				(_port (_int PAD -4 0 2096(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2093(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2099(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2101(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2105
		(_object
			(_prcs
				(line__2107(_arch 0 0 2107(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2088(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2089(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2091(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2111(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2110(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296372 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2158))
	(_version vc6)
	(_time 1463740296373 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 444a4346411214524147021e434341434041124746)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2169(_ent (_in))))
				(_port (_int T -4 0 2169(_ent (_in))))
				(_port (_int PAD -4 0 2169(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2166(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2172(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2174(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2178
		(_object
			(_prcs
				(line__2180(_arch 0 0 2180(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2161(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2162(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2164(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2184(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2185(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2183(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296404 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2231))
	(_version vc6)
	(_time 1463740296405 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 636d64636135337566602539646466646766356062)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2242(_ent (_in))))
				(_port (_int T -4 0 2242(_ent (_in))))
				(_port (_int PAD -4 0 2242(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2239(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2245(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2247(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2251
		(_object
			(_prcs
				(line__2253(_arch 0 0 2253(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2234(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2235(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2237(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2257(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2258(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2256(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740296451 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2304))
	(_version vc6)
	(_time 1463740296452 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 929c959d91c4c2849791d4c8959597959697c49192)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2315(_ent (_in))))
				(_port (_int T -4 0 2315(_ent (_in))))
				(_port (_int PAD -4 0 2315(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2312(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2318(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2320(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2324
		(_object
			(_prcs
				(line__2326(_arch 0 0 2326(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2307(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2308(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2310(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2330(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2331(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2329(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 990           1463740296469 Structure
(_unit VHDL (xo2iobuf0006 0 2360(structure 0 2367))
	(_version vc6)
	(_time 1463740296470 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1aeaaf6f6f3f7b7a9a7e7fbf2a6a4a7a7a2a1a2a1)
	(_ent
		(_time 1463740296467)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2369(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2361(_ent(_out))))
		(_port (_int PAD -1 0 2361(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740296484 Structure
(_unit VHDL (clkb 0 3704(structure 0 2399))
	(_version vc6)
	(_time 1463740296485 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b1bfb1e5e3e6b7a7b6b6a2ebb3b7e3b7b3b7b2b7e2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 2406(_ent (_out))))
				(_port (_int PAD -5 0 2406(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2409(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 2413
		(_object
			(_prcs
				(line__2415(_arch 0 0 2415(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2402(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2403(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2419(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2420(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2422(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2423(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2418(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463740296500 Structure
(_unit VHDL (rstb 0 3620(structure 0 2483))
	(_version vc6)
	(_time 1463740296501 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c0cfc194c39690d6c7c6d29b92c7c4c6c2c7c2c7c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 2490(_ent (_out))))
				(_port (_int PAD -5 0 2490(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2493(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 2497
		(_object
			(_prcs
				(line__2499(_arch 0 0 2499(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2486(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2487(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2503(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2504(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2506(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2507(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2502(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740296513 Structure
(_unit VHDL (gob 0 3536(structure 0 2567))
	(_version vc6)
	(_time 1463740296514 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d0ded482868786c6d2d7968a83d6d7d686d6d2d6d7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 2574(_ent (_out))))
				(_port (_int PAD -5 0 2574(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2577(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 2581
		(_object
			(_prcs
				(line__2583(_arch 0 0 2583(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2570(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2571(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2587(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2588(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2590(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2591(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2586(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 12001         1463740296638 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 2642))
	(_version vc6)
	(_time 1463740296639 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4d431a4f1a1a1d5849425e17194b184b494b484a4f)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 2657(_ent (_in))))
				(_port (_int B1 -1 0 2657(_ent (_in))))
				(_port (_int D0 -1 0 2657(_ent (_in))))
				(_port (_int A0 -1 0 2658(_ent (_in))))
				(_port (_int DI0 -1 0 2658(_ent (_in))))
				(_port (_int CLK -1 0 2658(_ent (_in))))
				(_port (_int F0 -1 0 2659(_ent (_out))))
				(_port (_int Q0 -1 0 2659(_ent (_out))))
				(_port (_int F1 -1 0 2659(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int C1 -1 0 2662(_ent (_in))))
				(_port (_int A1 -1 0 2662(_ent (_in))))
				(_port (_int D0 -1 0 2662(_ent (_in))))
				(_port (_int C0 -1 0 2663(_ent (_in))))
				(_port (_int B0 -1 0 2663(_ent (_in))))
				(_port (_int A0 -1 0 2663(_ent (_in))))
				(_port (_int DI0 -1 0 2664(_ent (_in))))
				(_port (_int CLK -1 0 2664(_ent (_in))))
				(_port (_int F0 -1 0 2664(_ent (_out))))
				(_port (_int Q0 -1 0 2665(_ent (_out))))
				(_port (_int F1 -1 0 2665(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int C0 -1 0 2668(_ent (_in))))
				(_port (_int A0 -1 0 2668(_ent (_in))))
				(_port (_int DI0 -1 0 2668(_ent (_in))))
				(_port (_int CE -1 0 2669(_ent (_in))))
				(_port (_int CLK -1 0 2669(_ent (_in))))
				(_port (_int F0 -1 0 2669(_ent (_out))))
				(_port (_int Q0 -1 0 2670(_ent (_out))))
				(_port (_int F1 -1 0 2670(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 2673(_ent (_in))))
				(_port (_int fsmstate1 -1 0 2673(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 2676(_ent (_in))))
				(_port (_int fsmstate0 -1 0 2676(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 2679(_ent (_in))))
				(_port (_int busyS -1 0 2679(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 2682(_ent (_in))))
				(_port (_int lcdwr -1 0 2682(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 2685(_ent (_in))))
				(_port (_int lcdrs -1 0 2685(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 2688(_ent (_in))))
				(_port (_int dataout15 -1 0 2688(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 2691(_ent (_in))))
				(_port (_int dataout14 -1 0 2691(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 2694(_ent (_in))))
				(_port (_int dataout13 -1 0 2694(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 2697(_ent (_in))))
				(_port (_int dataout12 -1 0 2697(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 2700(_ent (_in))))
				(_port (_int dataout11 -1 0 2700(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 2703(_ent (_in))))
				(_port (_int dataout10 -1 0 2703(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 2706(_ent (_in))))
				(_port (_int dataout9 -1 0 2706(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 2709(_ent (_in))))
				(_port (_int dataout8 -1 0 2709(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 2712(_ent (_in))))
				(_port (_int dataout7 -1 0 2712(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 2715(_ent (_in))))
				(_port (_int dataout6 -1 0 2715(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 2718(_ent (_in))))
				(_port (_int dataout5 -1 0 2718(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 2721(_ent (_in))))
				(_port (_int dataout4 -1 0 2721(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 2724(_ent (_in))))
				(_port (_int dataout3 -1 0 2724(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 2727(_ent (_in))))
				(_port (_int dataout2 -1 0 2727(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 2730(_ent (_in))))
				(_port (_int dataout1 -1 0 2730(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 2733(_ent (_in))))
				(_port (_int dataout0 -1 0 2733(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 2736(_ent (_out))))
				(_port (_int clkS -1 0 2736(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 2739(_ent (_out))))
				(_port (_int rstS -1 0 2739(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 2742(_ent (_out))))
				(_port (_int goS -1 0 2742(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 2745(_comp SLICE_0)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((DI0)(n263))
			((CLK)(clk_c))
			((F0)(n263))
			((Q0)(fsm_state_c_1))
			((F1)(clk_c_enable_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 2749(_comp SLICE_1)
		(_port
			((C1)(go_c))
			((A1)(last_go))
			((D0)(fsm_state_ps_i_0))
			((C0)(rst_c))
			((B0)(n12))
			((A0)(fsm_state_c_1))
			((DI0)(n261))
			((CLK)(clk_c))
			((F0)(n261))
			((Q0)(fsm_state_ps_i_0))
			((F1)(n12))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 2753(_comp SLICE_2)
		(_port
			((C0)(rst_c))
			((A0)(go_c))
			((DI0)(last_go_N_44))
			((CE)(clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(last_go_N_44))
			((Q0)(last_go))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst fsm_state_1_I 0 2756(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst fsm_state_0_I 0 2758(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst busyI 0 2760(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst lcd_wrI 0 2762(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_rsI 0 2764(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst data_out_15_I 0 2766(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst data_out_14_I 0 2768(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_13_I 0 2770(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_12_I 0 2772(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_11_I 0 2774(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_10_I 0 2776(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_9_I 0 2778(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 2780(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 2782(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 2784(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 2786(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 2788(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 2790(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 2792(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 2794(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 2796(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 2798(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 2800(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 2802(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst VHI_INST 0 2804(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 2806(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_inst GSR_INST 0 2808(_comp .machxo2.components.gsr)
		(_port
			((gsr)(VCCI))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 2643(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 2644(_arch(_uni))))
		(_sig (_int n263 -1 0 2645(_arch(_uni))))
		(_sig (_int clk_c -1 0 2646(_arch(_uni))))
		(_sig (_int clk_c_enable_1 -1 0 2647(_arch(_uni))))
		(_sig (_int go_c -1 0 2648(_arch(_uni))))
		(_sig (_int last_go -1 0 2649(_arch(_uni))))
		(_sig (_int rst_c -1 0 2650(_arch(_uni))))
		(_sig (_int n12 -1 0 2651(_arch(_uni))))
		(_sig (_int n261 -1 0 2652(_arch(_uni))))
		(_sig (_int last_go_N_44 -1 0 2653(_arch(_uni))))
		(_sig (_int GND_net -1 0 2654(_arch(_uni))))
		(_sig (_int VCCI -1 0 2655(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 2815 (lcd_sender))
	(_version vc6)
	(_time 1463740296642 2016.05.20 12:31:36)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d424a4e1d1b1b5a484e5e16184a484a4f4b48481b)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740377760 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740377761 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2d787f287c7b7d3e28296e76792a292e292b7e2a28)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740377778 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740377779 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3d683b383c6a6d2b3b3b7867683b3a3b683b393b3a)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1899          1463740377784 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740377791 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4d194a4f4d1b1c5a44495f17194b4a4a4e4a4f4b48)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740377840 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463740377841 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7b2f7c7a2a2c2c6c7c7d6821297c7d7d787d787c7d)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6531          1463740377870 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463740377871 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9bcf99949accc68dc99c8ec29c989b9c989dc89d92)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740377854)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 158(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 121(_ent(_in))))
		(_port (_int A0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740377918 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463740377931 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d98c8b8ad58f89cadcd8c98688dad9dad8df8adedc)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740377950 Structure
(_unit VHDL (lut40002 0 465(structure 0 291))
	(_version vc6)
	(_time 1463740377951 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e9bcbbbbe5bfb9faece8f9b6b8eae9eaebefbaeeec)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 293(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7382          1463740377994 Structure
(_unit VHDL (slice_1 0 304(structure 0 337))
	(_version vc6)
	(_time 1463740377995 2016.05.20 12:32:57)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1743161043404a014613024e10141610141144111e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740377979)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 365(_ent (_in))))
				(_port (_int B -5 0 365(_ent (_in))))
				(_port (_int C -5 0 365(_ent (_in))))
				(_port (_int D -5 0 365(_ent (_in))))
				(_port (_int Z -5 0 366(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 354(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 369(_ent (_in))))
				(_port (_int B -5 0 369(_ent (_in))))
				(_port (_int C -5 0 369(_ent (_in))))
				(_port (_int D -5 0 369(_ent (_in))))
				(_port (_int Z -5 0 370(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 357(_ent (_in))))
				(_port (_int D1 -5 0 357(_ent (_in))))
				(_port (_int SD -5 0 357(_ent (_in))))
				(_port (_int SP -5 0 358(_ent (_in))))
				(_port (_int CK -5 0 358(_ent (_in))))
				(_port (_int LSR -5 0 358(_ent (_in))))
				(_port (_int Q -5 0 359(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 362(_ent (_out))))
			)
		)
	)
	(_inst i1 0 373(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 375(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut 0 377(_comp lut40002)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ps_i_i0 0 379(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 382(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 386
		(_object
			(_prcs
				(line__388(_arch 0 0 388(_procedure_call (_trgt(8))(_sens(0)))))
				(line__389(_arch 1 0 389(_procedure_call (_trgt(9))(_sens(1)))))
				(line__390(_arch 2 0 390(_procedure_call (_trgt(10))(_sens(2)))))
				(line__391(_arch 3 0 391(_procedure_call (_trgt(11))(_sens(3)))))
				(line__392(_arch 4 0 392(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 396
		(_object
			(_prcs
				(line__398(_arch 5 0 398(_procedure_call (_trgt(12))(_sens(11)))))
				(line__399(_arch 6 0 399(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 308 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 309 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 310(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 315(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 316(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 317(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 318(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 319(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 320(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 321 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 322 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 323 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 324 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 325 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 326 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 327 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 329(_ent(_in))))
		(_port (_int C0 -5 0 329(_ent(_in))))
		(_port (_int A0 -5 0 329(_ent(_in))))
		(_port (_int DI0 -5 0 330(_ent(_in))))
		(_port (_int CLK -5 0 330(_ent(_in))))
		(_port (_int F0 -5 0 330(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 331(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 331(_ent(_out))))
		(_sig (_int D0_ipd -5 0 340(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 341(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 342(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 343(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 344(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 345(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 347(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 348(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 349(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 351(_arch(_uni))))
		(_sig (_int VCCI -5 0 352(_arch(_uni))))
		(_var (_int F0_zd -5 0 404(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 405(_prcs 0)))
		(_var (_int Q0_zd -5 0 406(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 407(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 409(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 410(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 411(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 412(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 402(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(10)(12)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1106          1463740378043 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 492))
	(_version vc6)
	(_time 1463740378056 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 56025c55060400405e50100c0551535050515e5000)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 494(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3017          1463740378088 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 521))
	(_version vc6)
	(_time 1463740378089 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 75207175732275602774662e207374727173707023)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 532(_ent (_in))))
				(_port (_int T -4 0 532(_ent (_in))))
				(_port (_int PAD -4 0 532(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 529(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 535(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 537(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 541
		(_object
			(_prcs
				(line__543(_arch 0 0 543(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 525(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 527(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 547(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 548(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 546(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3017          1463740378137 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 594))
	(_version vc6)
	(_time 1463740378138 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a4f1a0f2a3f3a4b1f6a5b7fff1a2a5a3a0a2a1a1f2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 605(_ent (_in))))
				(_port (_int T -4 0 605(_ent (_in))))
				(_port (_int PAD -4 0 605(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 602(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 608(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 610(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 614
		(_object
			(_prcs
				(line__616(_arch 0 0 616(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 597(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 598(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 600(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 620(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 621(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 619(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2959          1463740378182 Structure
(_unit VHDL (busyb 0 5102(structure 0 667))
	(_version vc6)
	(_time 1463740378183 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d386d380d58584c4ded3c18980d4d6d4d0d4dad5d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 678(_ent (_in))))
				(_port (_int T -4 0 678(_ent (_in))))
				(_port (_int PAD -4 0 678(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 675(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 681(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 683(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 687
		(_object
			(_prcs
				(line__689(_arch 0 0 689(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 671(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 673(_arch(_uni))))
		(_var (_int busyS_zd -4 0 693(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 694(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 692(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2966          1463740378199 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 740))
	(_version vc6)
	(_time 1463740378200 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e2b7b3b1e3b5b2f7b0e3f5b9b1e4e0e4b1e4e1e4e6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 751(_ent (_in))))
				(_port (_int T -4 0 751(_ent (_in))))
				(_port (_int PAD -4 0 751(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 748(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 754(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 756(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 760
		(_object
			(_prcs
				(line__762(_arch 0 0 762(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 743(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 744(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 746(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 766(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 767(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 765(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2966          1463740378215 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 813))
	(_version vc6)
	(_time 1463740378216 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f2a7a3a2f3a5a2e7a0f3e0a9a0f4f0f4a1f4f1f4f6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 824(_ent (_in))))
				(_port (_int T -4 0 824(_ent (_in))))
				(_port (_int PAD -4 0 824(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 821(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 827(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 829(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 833
		(_object
			(_prcs
				(line__835(_arch 0 0 835(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 817(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 819(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 839(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 840(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 838(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740378244 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 886))
	(_version vc6)
	(_time 1463740378245 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 11441616114741071412574b161614161514471210)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 897(_ent (_in))))
				(_port (_int T -4 0 897(_ent (_in))))
				(_port (_int PAD -4 0 897(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 894(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 900(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 902(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 906
		(_object
			(_prcs
				(line__908(_arch 0 0 908(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 890(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 892(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 912(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 913(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 911(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740378262 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 959))
	(_version vc6)
	(_time 1463740378263 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 21742625217771372422677b262624262524772220)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 970(_ent (_in))))
				(_port (_int T -4 0 970(_ent (_in))))
				(_port (_int PAD -4 0 970(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 967(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 973(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 975(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 979
		(_object
			(_prcs
				(line__981(_arch 0 0 981(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 962(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 963(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 965(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 985(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 986(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 984(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740378277 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 1032))
	(_version vc6)
	(_time 1463740378278 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 30653735316660263533766a373735373435663331)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1043(_ent (_in))))
				(_port (_int T -4 0 1043(_ent (_in))))
				(_port (_int PAD -4 0 1043(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1040(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 1046(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1048(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1052
		(_object
			(_prcs
				(line__1054(_arch 0 0 1054(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1035(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 1036(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1038(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 1058(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 1059(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1057(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740378305 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 1105))
	(_version vc6)
	(_time 1463740378306 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f1a484d18191f594a4c091548484a484b4a194c4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1116(_ent (_in))))
				(_port (_int T -4 0 1116(_ent (_in))))
				(_port (_int PAD -4 0 1116(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1113(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 1119(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1121(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1125
		(_object
			(_prcs
				(line__1127(_arch 0 0 1127(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1108(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 1109(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1111(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 1131(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 1132(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1130(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740378311 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 1178))
	(_version vc6)
	(_time 1463740378312 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f1a484d18191f594a4c091548484a484b4a194c4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1189(_ent (_in))))
				(_port (_int T -4 0 1189(_ent (_in))))
				(_port (_int PAD -4 0 1189(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1186(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 1192(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1194(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1198
		(_object
			(_prcs
				(line__1200(_arch 0 0 1200(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1181(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 1182(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1184(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 1204(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 1205(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1203(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740378324 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 1251))
	(_version vc6)
	(_time 1463740378325 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0a585c08090f495a5c190558585a585b5a095c5e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1262(_ent (_in))))
				(_port (_int T -4 0 1262(_ent (_in))))
				(_port (_int PAD -4 0 1262(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1259(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 1265(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1267(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1271
		(_object
			(_prcs
				(line__1273(_arch 0 0 1273(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1254(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 1255(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1257(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 1277(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 1278(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1276(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378369 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 1324))
	(_version vc6)
	(_time 1463740378370 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8edb8980dad8de988b8dc8d489898b898a8bd88d87)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1335(_ent (_in))))
				(_port (_int T -4 0 1335(_ent (_in))))
				(_port (_int PAD -4 0 1335(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1332(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 1338(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1340(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1344
		(_object
			(_prcs
				(line__1346(_arch 0 0 1346(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1327(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 1328(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1330(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 1350(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 1351(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1349(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378416 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 1397))
	(_version vc6)
	(_time 1463740378417 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bde8bae9e8ebedabb8befbe7babab8bab9b8ebbeb5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1408(_ent (_in))))
				(_port (_int T -4 0 1408(_ent (_in))))
				(_port (_int PAD -4 0 1408(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1405(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 1411(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1413(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1417
		(_object
			(_prcs
				(line__1419(_arch 0 0 1419(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1400(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 1401(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1403(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 1423(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 1424(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1422(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378478 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 1470))
	(_version vc6)
	(_time 1463740378479 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fbaefcaba8adabedfef8bda1fcfcfefcfffeadf8fc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1481(_ent (_in))))
				(_port (_int T -4 0 1481(_ent (_in))))
				(_port (_int PAD -4 0 1481(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1478(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 1484(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1486(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1490
		(_object
			(_prcs
				(line__1492(_arch 0 0 1492(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1473(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 1474(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1476(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 1496(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 1497(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1495(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378525 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 1543))
	(_version vc6)
	(_time 1463740378526 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a7f2a2e7a7c7a3c2f296c702d2d2f2d2e2f7c292c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1554(_ent (_in))))
				(_port (_int T -4 0 1554(_ent (_in))))
				(_port (_int PAD -4 0 1554(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1551(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 1557(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1563
		(_object
			(_prcs
				(line__1565(_arch 0 0 1565(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1546(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 1547(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1549(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 1569(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 1570(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1568(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378540 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 1616))
	(_version vc6)
	(_time 1463740378541 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 396c393c316f692f3c3a7f633e3e3c3e3d3c6f3a3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1627(_ent (_in))))
				(_port (_int T -4 0 1627(_ent (_in))))
				(_port (_int PAD -4 0 1627(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1624(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 1630(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1632(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1636
		(_object
			(_prcs
				(line__1638(_arch 0 0 1638(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1619(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 1620(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1622(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 1642(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 1643(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1641(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378546 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 1689))
	(_version vc6)
	(_time 1463740378547 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 396c393c316f692f3c3a7f633e3e3c3e3d3c6f3a3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1700(_ent (_in))))
				(_port (_int T -4 0 1700(_ent (_in))))
				(_port (_int PAD -4 0 1700(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1697(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 1703(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1705(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1709
		(_object
			(_prcs
				(line__1711(_arch 0 0 1711(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1692(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 1693(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1695(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 1715(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 1716(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1714(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378574 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 1762))
	(_version vc6)
	(_time 1463740378575 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 590c595a510f094f5c5a1f035e5e5c5e5d5c0f5a5a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1773(_ent (_in))))
				(_port (_int T -4 0 1773(_ent (_in))))
				(_port (_int PAD -4 0 1773(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1770(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 1776(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1778(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1782
		(_object
			(_prcs
				(line__1784(_arch 0 0 1784(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 1766(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1768(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 1788(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 1789(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1787(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378589 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 1835))
	(_version vc6)
	(_time 1463740378590 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 683d6868613e387e6d6b2e326f6f6d6f6c6d3e6b6a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1846(_ent (_in))))
				(_port (_int T -4 0 1846(_ent (_in))))
				(_port (_int PAD -4 0 1846(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1843(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 1849(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1851(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1855
		(_object
			(_prcs
				(line__1857(_arch 0 0 1857(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1838(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 1839(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1841(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 1861(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 1862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1860(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378605 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 1908))
	(_version vc6)
	(_time 1463740378606 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 782d7879712e286e7d7b3e227f7f7d7f7c7d2e7b79)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1919(_ent (_in))))
				(_port (_int T -4 0 1919(_ent (_in))))
				(_port (_int PAD -4 0 1919(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1916(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 1922(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1924(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1928
		(_object
			(_prcs
				(line__1930(_arch 0 0 1930(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1911(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 1912(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1914(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 1934(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 1935(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1933(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740378636 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 1981))
	(_version vc6)
	(_time 1463740378637 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 97c2979891c1c7819294d1cd909092909392c19497)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1992(_ent (_in))))
				(_port (_int T -4 0 1992(_ent (_in))))
				(_port (_int PAD -4 0 1992(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1989(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 1995(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1997(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2001
		(_object
			(_prcs
				(line__2003(_arch 0 0 2003(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1984(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 1985(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1987(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2007(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2008(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2006(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
I 000050 55 990           1463740378652 Structure
(_unit VHDL (xo2iobuf0003 0 2037(structure 0 2044))
	(_version vc6)
	(_time 1463740378653 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7f3abf0f6f5f1b1afa1e1fdf4a0a2a1a1a4a7a4a7)
	(_ent
		(_time 1463740378650)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2046(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2038(_ent(_out))))
		(_port (_int PAD -1 0 2038(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740378665 Structure
(_unit VHDL (clkb 0 3704(structure 0 2076))
	(_version vc6)
	(_time 1463740378666 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b6e3b1e2e3e1b0a0b1b1a5ecb4b0e4b0b4b0b5b0e5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0003
			(_object
				(_port (_int Z -5 0 2083(_ent (_out))))
				(_port (_int PAD -5 0 2083(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2086(_comp xo2iobuf0003)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0003)
		)
	)
	(_block WireDelay 0 2090
		(_object
			(_prcs
				(line__2092(_arch 0 0 2092(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2079(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2096(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2097(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2099(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2100(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2095(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740378711 Structure
(_unit VHDL (gob 0 3536(structure 0 2160))
	(_version vc6)
	(_time 1463740378712 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e5b0e6b6b6b2b3f3e7e2a3bfb6e3e2e3b3e3e7e3e2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0003
			(_object
				(_port (_int Z -5 0 2167(_ent (_out))))
				(_port (_int PAD -5 0 2167(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2170(_comp xo2iobuf0003)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0003)
		)
	)
	(_block WireDelay 0 2174
		(_object
			(_prcs
				(line__2176(_arch 0 0 2176(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2163(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2180(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2181(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2183(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2184(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2179(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 10498         1463740378820 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 2235))
	(_version vc6)
	(_time 1463740378821 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 520704515305024755564108065407545654575550)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D0 -1 0 2245(_ent (_in))))
				(_port (_int A0 -1 0 2245(_ent (_in))))
				(_port (_int DI0 -1 0 2245(_ent (_in))))
				(_port (_int CLK -1 0 2246(_ent (_in))))
				(_port (_int F0 -1 0 2246(_ent (_out))))
				(_port (_int Q0 -1 0 2246(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 2249(_ent (_in))))
				(_port (_int C0 -1 0 2249(_ent (_in))))
				(_port (_int A0 -1 0 2249(_ent (_in))))
				(_port (_int DI0 -1 0 2250(_ent (_in))))
				(_port (_int CLK -1 0 2250(_ent (_in))))
				(_port (_int F0 -1 0 2250(_ent (_out))))
				(_port (_int Q0 -1 0 2251(_ent (_out))))
				(_port (_int F1 -1 0 2251(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 2254(_ent (_in))))
				(_port (_int fsmstate1 -1 0 2254(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 2257(_ent (_in))))
				(_port (_int fsmstate0 -1 0 2257(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 2260(_ent (_in))))
				(_port (_int busyS -1 0 2260(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 2263(_ent (_in))))
				(_port (_int lcdwr -1 0 2263(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 2266(_ent (_in))))
				(_port (_int lcdrs -1 0 2266(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 2269(_ent (_in))))
				(_port (_int dataout15 -1 0 2269(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 2272(_ent (_in))))
				(_port (_int dataout14 -1 0 2272(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 2275(_ent (_in))))
				(_port (_int dataout13 -1 0 2275(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 2278(_ent (_in))))
				(_port (_int dataout12 -1 0 2278(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 2281(_ent (_in))))
				(_port (_int dataout11 -1 0 2281(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 2284(_ent (_in))))
				(_port (_int dataout10 -1 0 2284(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 2287(_ent (_in))))
				(_port (_int dataout9 -1 0 2287(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 2290(_ent (_in))))
				(_port (_int dataout8 -1 0 2290(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 2293(_ent (_in))))
				(_port (_int dataout7 -1 0 2293(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 2296(_ent (_in))))
				(_port (_int dataout6 -1 0 2296(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 2299(_ent (_in))))
				(_port (_int dataout5 -1 0 2299(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 2302(_ent (_in))))
				(_port (_int dataout4 -1 0 2302(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 2305(_ent (_in))))
				(_port (_int dataout3 -1 0 2305(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 2308(_ent (_in))))
				(_port (_int dataout2 -1 0 2308(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 2311(_ent (_in))))
				(_port (_int dataout1 -1 0 2311(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 2314(_ent (_in))))
				(_port (_int dataout0 -1 0 2314(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 2317(_ent (_out))))
				(_port (_int clkS -1 0 2317(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 2320(_ent (_out))))
				(_port (_int goS -1 0 2320(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 2323(_comp SLICE_0)
		(_port
			((D0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((DI0)(n248))
			((CLK)(clk_c))
			((F0)(n248))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 2326(_comp SLICE_1)
		(_port
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_1_N_35_0))
			((A0)(fsm_state_ps_i_0))
			((DI0)(n246))
			((CLK)(clk_c))
			((F0)(n246))
			((Q0)(fsm_state_ps_i_0))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst fsm_state_1_I 0 2330(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst fsm_state_0_I 0 2332(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst busyI 0 2334(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst lcd_wrI 0 2336(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_rsI 0 2338(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst data_out_15_I 0 2340(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst data_out_14_I 0 2342(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_13_I 0 2344(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_12_I 0 2346(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_11_I 0 2348(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_10_I 0 2350(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_9_I 0 2352(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 2354(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 2356(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 2358(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 2360(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 2362(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 2364(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 2366(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 2368(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 2370(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 2372(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst goI 0 2374(_comp goB)
		(_port
			((PADDI)(fsm_state_ps_i_1_N_35_0))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst VHI_INST 0 2376(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 2378(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_inst GSR_INST 0 2380(_comp .machxo2.components.gsr)
		(_port
			((gsr)(VCCI))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 2236(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 2237(_arch(_uni))))
		(_sig (_int n248 -1 0 2238(_arch(_uni))))
		(_sig (_int clk_c -1 0 2239(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_35_0 -1 0 2240(_arch(_uni))))
		(_sig (_int n246 -1 0 2241(_arch(_uni))))
		(_sig (_int GND_net -1 0 2242(_arch(_uni))))
		(_sig (_int VCCI -1 0 2243(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 2387 (lcd_sender))
	(_version vc6)
	(_time 1463740378837 2016.05.20 12:32:58)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 623664636434347567617139376567656064676734)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740459446 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740459447 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 40461343451610534544031b144744434446134745)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101001011010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101001011010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740459524 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740459525 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8e8889808ed9de988888cbd4db888988db888a8889)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463740459569 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740459570 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bcbbbae8bbeaedabb5b8aee6e8babbbbbfbbbebab9)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740459600 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463740459601 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dcdbda8e8c8b8bcbdbdacf868edbdadadfdadfdbda)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6531          1463740459647 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463740459648 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0a0d080c085d571c580d1f530d090a0d090c590c03)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740459616)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 158(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_C0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 121(_ent(_in))))
		(_port (_int A0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740459709 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463740459710 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 494f1b4a451f195a4c485916184a494a484f1a4e4c)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740459741 Structure
(_unit VHDL (lut40002 0 465(structure 0 291))
	(_version vc6)
	(_time 1463740459742 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 686e3a69653e387b6d697837396b686b6a6e3b6f6d)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 293(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7383          1463740459772 Structure
(_unit VHDL (slice_1 0 304(structure 0 337))
	(_version vc6)
	(_time 1463740459773 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 87808589d3d0da91d68392de808486808481d4818e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740377978)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 365(_ent (_in))))
				(_port (_int B -5 0 365(_ent (_in))))
				(_port (_int C -5 0 365(_ent (_in))))
				(_port (_int D -5 0 365(_ent (_in))))
				(_port (_int Z -5 0 366(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 354(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 369(_ent (_in))))
				(_port (_int B -5 0 369(_ent (_in))))
				(_port (_int C -5 0 369(_ent (_in))))
				(_port (_int D -5 0 369(_ent (_in))))
				(_port (_int Z -5 0 370(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 357(_ent (_in))))
				(_port (_int D1 -5 0 357(_ent (_in))))
				(_port (_int SD -5 0 357(_ent (_in))))
				(_port (_int SP -5 0 358(_ent (_in))))
				(_port (_int CK -5 0 358(_ent (_in))))
				(_port (_int LSR -5 0 358(_ent (_in))))
				(_port (_int Q -5 0 359(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 362(_ent (_out))))
			)
		)
	)
	(_inst i1 0 373(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 375(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i59_3_lut 0 377(_comp lut40002)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ps_i_i0 0 379(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 382(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 386
		(_object
			(_prcs
				(line__388(_arch 0 0 388(_procedure_call (_trgt(8))(_sens(0)))))
				(line__389(_arch 1 0 389(_procedure_call (_trgt(9))(_sens(1)))))
				(line__390(_arch 2 0 390(_procedure_call (_trgt(10))(_sens(2)))))
				(line__391(_arch 3 0 391(_procedure_call (_trgt(11))(_sens(3)))))
				(line__392(_arch 4 0 392(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 396
		(_object
			(_prcs
				(line__398(_arch 5 0 398(_procedure_call (_trgt(12))(_sens(11)))))
				(line__399(_arch 6 0 399(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 308 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 309 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 310(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 315(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 316(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 317(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 318(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 319(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 320(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 321 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 322 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 323 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 324 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 325 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 326 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 327 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 329(_ent(_in))))
		(_port (_int C0 -5 0 329(_ent(_in))))
		(_port (_int A0 -5 0 329(_ent(_in))))
		(_port (_int DI0 -5 0 330(_ent(_in))))
		(_port (_int CLK -5 0 330(_ent(_in))))
		(_port (_int F0 -5 0 330(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 331(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 331(_ent(_out))))
		(_sig (_int D0_ipd -5 0 340(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 341(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 342(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 343(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 344(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 345(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 347(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 348(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 349(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 351(_arch(_uni))))
		(_sig (_int VCCI -5 0 352(_arch(_uni))))
		(_var (_int F0_zd -5 0 404(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 405(_prcs 0)))
		(_var (_int Q0_zd -5 0 406(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 407(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 409(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 410(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 411(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 412(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 402(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(10)(12)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1106          1463740459819 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 492))
	(_version vc6)
	(_time 1463740459820 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b6b1bfe2e6e4e0a0beb0f0ece5b1b3b0b0b1beb0e0)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 494(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3016          1463740459881 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 521))
	(_version vc6)
	(_time 1463740459882 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f4f2f1a4f1a2a4e2f1f7b2aef3f3f1f3f0f1a2f7f5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 532(_ent (_in))))
				(_port (_int T -4 0 532(_ent (_in))))
				(_port (_int PAD -4 0 532(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 529(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 535(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 537(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 541
		(_object
			(_prcs
				(line__543(_arch 0 0 543(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 525(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 527(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 547(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 548(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 546(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740459928 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 594))
	(_version vc6)
	(_time 1463740459929 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 232525272175733526206579242426242726752022)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 605(_ent (_in))))
				(_port (_int T -4 0 605(_ent (_in))))
				(_port (_int PAD -4 0 605(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 602(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 608(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 610(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 614
		(_object
			(_prcs
				(line__616(_arch 0 0 616(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 597(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 598(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 600(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 620(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 621(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 619(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740459974 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 667))
	(_version vc6)
	(_time 1463740459975 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 525454515104024457511408555557555657045153)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 678(_ent (_in))))
				(_port (_int T -4 0 678(_ent (_in))))
				(_port (_int PAD -4 0 678(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 675(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 681(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 683(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 687
		(_object
			(_prcs
				(line__689(_arch 0 0 689(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 670(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 671(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 673(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 693(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 694(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 692(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740459980 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 740))
	(_version vc6)
	(_time 1463740459981 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 525454515104024457511408555557555657045153)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 751(_ent (_in))))
				(_port (_int T -4 0 751(_ent (_in))))
				(_port (_int PAD -4 0 751(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 748(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 754(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 756(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 760
		(_object
			(_prcs
				(line__762(_arch 0 0 762(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 743(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 744(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 746(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 766(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 767(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 765(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740459992 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 813))
	(_version vc6)
	(_time 1463740459993 2016.05.20 12:34:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 626464626134327467612438656567656667346163)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 824(_ent (_in))))
				(_port (_int T -4 0 824(_ent (_in))))
				(_port (_int PAD -4 0 824(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 821(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 827(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 829(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 833
		(_object
			(_prcs
				(line__835(_arch 0 0 835(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 817(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 819(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 839(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 840(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 838(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740460024 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 886))
	(_version vc6)
	(_time 1463740460025 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8187878f81d7d1978482c7db868684868584d78280)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 897(_ent (_in))))
				(_port (_int T -4 0 897(_ent (_in))))
				(_port (_int PAD -4 0 897(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 894(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 900(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 902(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 906
		(_object
			(_prcs
				(line__908(_arch 0 0 908(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 890(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 892(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 912(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 913(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 911(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2966          1463740460037 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 959))
	(_version vc6)
	(_time 1463740460038 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9096c19f93c7c085c29182cbc2969296c396939694)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 970(_ent (_in))))
				(_port (_int T -4 0 970(_ent (_in))))
				(_port (_int PAD -4 0 970(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 967(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 973(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 975(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 979
		(_object
			(_prcs
				(line__981(_arch 0 0 981(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 962(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 963(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 965(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 985(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 986(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 984(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740460043 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 1032))
	(_version vc6)
	(_time 1463740460052 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a0a6f1f7a3f7f0b5f2a1b7fbf3a6a2a6f3a6a3a6a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1043(_ent (_in))))
				(_port (_int T -4 0 1043(_ent (_in))))
				(_port (_int PAD -4 0 1043(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1040(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 1046(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1048(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1052
		(_object
			(_prcs
				(line__1054(_arch 0 0 1054(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1035(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 1036(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1038(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 1058(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 1059(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1057(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463740460084 Structure
(_unit VHDL (busyb 0 5102(structure 0 1105))
	(_version vc6)
	(_time 1463740460085 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bfb9bfeaece9e8a8b2bfade5ecb8bab8bcb8b6b9bd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1116(_ent (_in))))
				(_port (_int T -4 0 1116(_ent (_in))))
				(_port (_int PAD -4 0 1116(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1113(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 1119(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1121(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1125
		(_object
			(_prcs
				(line__1127(_arch 0 0 1127(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1108(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 1109(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1111(_arch(_uni))))
		(_var (_int busyS_zd -4 0 1131(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 1132(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1130(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740460117 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 1178))
	(_version vc6)
	(_time 1463740460118 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ded8da8d8889decb8cdfcd858bd8dfd9dad8dbdb88)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1189(_ent (_in))))
				(_port (_int T -4 0 1189(_ent (_in))))
				(_port (_int PAD -4 0 1189(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1186(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 1192(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1194(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1198
		(_object
			(_prcs
				(line__1200(_arch 0 0 1200(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1181(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 1182(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1184(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 1204(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 1205(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1203(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740460180 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 1251))
	(_version vc6)
	(_time 1463740460181 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1d1b181b4a4a1d084f1c0e46481b1c1a191b18184b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1262(_ent (_in))))
				(_port (_int T -4 0 1262(_ent (_in))))
				(_port (_int PAD -4 0 1262(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1259(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 1265(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1267(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1271
		(_object
			(_prcs
				(line__1273(_arch 0 0 1273(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1254(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 1255(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1257(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 1277(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 1278(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1276(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460208 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 1324))
	(_version vc6)
	(_time 1463740460209 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3c3a3b396e6a6c2a393f7a663b3b393b38396a3f35)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1335(_ent (_in))))
				(_port (_int T -4 0 1335(_ent (_in))))
				(_port (_int PAD -4 0 1335(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1332(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 1338(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1340(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1344
		(_object
			(_prcs
				(line__1346(_arch 0 0 1346(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1327(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 1328(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1330(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 1350(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 1351(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1349(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460256 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 1397))
	(_version vc6)
	(_time 1463740460257 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6b6d6c6b383d3b7d6e682d316c6c6e6c6f6e3d6863)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1408(_ent (_in))))
				(_port (_int T -4 0 1408(_ent (_in))))
				(_port (_int PAD -4 0 1408(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1405(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 1411(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1413(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1417
		(_object
			(_prcs
				(line__1419(_arch 0 0 1419(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1400(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 1401(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1403(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 1423(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 1424(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1422(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460289 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 1470))
	(_version vc6)
	(_time 1463740460301 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9a9c9d95caccca8c9f99dcc09d9d9f9d9e9fcc999d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1481(_ent (_in))))
				(_port (_int T -4 0 1481(_ent (_in))))
				(_port (_int PAD -4 0 1481(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1478(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 1484(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1486(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1490
		(_object
			(_prcs
				(line__1492(_arch 0 0 1492(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1473(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 1474(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1476(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 1496(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 1497(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1495(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460320 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 1543))
	(_version vc6)
	(_time 1463740460321 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a9afaefea1fff9bfacaaeff3aeaeacaeadacffaaaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1554(_ent (_in))))
				(_port (_int T -4 0 1554(_ent (_in))))
				(_port (_int PAD -4 0 1554(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1551(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 1557(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1563
		(_object
			(_prcs
				(line__1565(_arch 0 0 1565(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1546(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 1547(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1549(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 1569(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 1570(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1568(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460336 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 1616))
	(_version vc6)
	(_time 1463740460348 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c8cecf9dc19e98decdcb8e92cfcfcdcfcccd9ecbcd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1627(_ent (_in))))
				(_port (_int T -4 0 1627(_ent (_in))))
				(_port (_int PAD -4 0 1627(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1624(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 1630(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1632(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1636
		(_object
			(_prcs
				(line__1638(_arch 0 0 1638(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1619(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 1620(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1622(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 1642(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 1643(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1641(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460380 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 1689))
	(_version vc6)
	(_time 1463740460381 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e8eeefbbe1beb8feedebaeb2efefedefecedbeebec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1700(_ent (_in))))
				(_port (_int T -4 0 1700(_ent (_in))))
				(_port (_int PAD -4 0 1700(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1697(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 1703(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1705(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1709
		(_object
			(_prcs
				(line__1711(_arch 0 0 1711(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1692(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 1693(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1695(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 1715(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 1716(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1714(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460427 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 1762))
	(_version vc6)
	(_time 1463740460428 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 16101611114046001315504c111113111213401515)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1773(_ent (_in))))
				(_port (_int T -4 0 1773(_ent (_in))))
				(_port (_int PAD -4 0 1773(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1770(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 1776(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1778(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1782
		(_object
			(_prcs
				(line__1784(_arch 0 0 1784(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1765(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 1766(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1768(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 1788(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 1789(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1787(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460445 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 1835))
	(_version vc6)
	(_time 1463740460446 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 26202622217076302325607c212123212223702524)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1846(_ent (_in))))
				(_port (_int T -4 0 1846(_ent (_in))))
				(_port (_int PAD -4 0 1846(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1843(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 1849(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1851(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1855
		(_object
			(_prcs
				(line__1857(_arch 0 0 1857(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1838(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 1839(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1841(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 1861(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 1862(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1860(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460474 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 1908))
	(_version vc6)
	(_time 1463740460475 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 45434547411315534046031f424240424140134644)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1919(_ent (_in))))
				(_port (_int T -4 0 1919(_ent (_in))))
				(_port (_int PAD -4 0 1919(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1916(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 1922(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1924(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1928
		(_object
			(_prcs
				(line__1930(_arch 0 0 1930(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1911(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 1912(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1914(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 1934(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 1935(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1933(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740460480 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 1981))
	(_version vc6)
	(_time 1463740460481 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 45434547411315534046031f424240424140134645)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1992(_ent (_in))))
				(_port (_int T -4 0 1992(_ent (_in))))
				(_port (_int PAD -4 0 1992(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1989(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 1995(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1997(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2001
		(_object
			(_prcs
				(line__2003(_arch 0 0 2003(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1984(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 1985(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1987(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2007(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2008(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2006(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463740460507 Structure
(_unit VHDL (xo2iobuf0003 0 2037(structure 0 2044))
	(_version vc6)
	(_time 1463740460508 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 64636864363632726c62223e376361626267646764)
	(_ent
		(_time 1463740378649)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2046(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2038(_ent(_out))))
		(_port (_int PAD -1 0 2038(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740460538 Structure
(_unit VHDL (clkb 0 3704(structure 0 2076))
	(_version vc6)
	(_time 1463740460539 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8482838ad3d38292838397de8682d68286828782d7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0003
			(_object
				(_port (_int Z -5 0 2083(_ent (_out))))
				(_port (_int PAD -5 0 2083(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2086(_comp xo2iobuf0003)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0003)
		)
	)
	(_block WireDelay 0 2090
		(_object
			(_prcs
				(line__2092(_arch 0 0 2092(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2079(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2096(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2097(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2099(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2100(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2095(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463740460554 Structure
(_unit VHDL (rstb 0 3620(structure 0 2160))
	(_version vc6)
	(_time 1463740460555 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9394959d93c5c385949581c8c19497959194919490)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0003
			(_object
				(_port (_int Z -5 0 2167(_ent (_out))))
				(_port (_int PAD -5 0 2167(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2170(_comp xo2iobuf0003)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0003)
		)
	)
	(_block WireDelay 0 2174
		(_object
			(_prcs
				(line__2176(_arch 0 0 2176(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2163(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2180(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2181(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2183(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2184(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2179(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740460570 Structure
(_unit VHDL (gob 0 3536(structure 0 2244))
	(_version vc6)
	(_time 1463740460571 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a3a5a0f4f6f4f5b5a1a4e5f9f0a5a4a5f5a5a1a5a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0003
			(_object
				(_port (_int Z -5 0 2251(_ent (_out))))
				(_port (_int PAD -5 0 2251(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2254(_comp xo2iobuf0003)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0003)
		)
	)
	(_block WireDelay 0 2258
		(_object
			(_prcs
				(line__2260(_arch 0 0 2260(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2247(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2248(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2264(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2265(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2267(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2268(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2263(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463740460585 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 2315))
	(_version vc6)
	(_time 1463740460586 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b2b4b1e7b3e4e4a1b6b7f6e8b5b4b6b4b7b4b5b5b1)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 2318(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 2320(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 2316(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463740460601 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 2346))
	(_version vc6)
	(_time 1463740460602 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c2c4c196c39494d797c0db98c6c5c1c5c6c4c0c4c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 2352(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 2355(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 2359
		(_object
			(_prcs
				(line__2361(_arch 0 0 2361(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 2349(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 2364(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 10667         1463740460661 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 2396))
	(_version vc6)
	(_time 1463740460662 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 00065606035750150755135a540655060406050702)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int C0 -1 0 2407(_ent (_in))))
				(_port (_int A0 -1 0 2407(_ent (_in))))
				(_port (_int DI0 -1 0 2407(_ent (_in))))
				(_port (_int CLK -1 0 2408(_ent (_in))))
				(_port (_int F0 -1 0 2408(_ent (_out))))
				(_port (_int Q0 -1 0 2408(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 2411(_ent (_in))))
				(_port (_int C0 -1 0 2411(_ent (_in))))
				(_port (_int A0 -1 0 2411(_ent (_in))))
				(_port (_int DI0 -1 0 2412(_ent (_in))))
				(_port (_int CLK -1 0 2412(_ent (_in))))
				(_port (_int F0 -1 0 2412(_ent (_out))))
				(_port (_int Q0 -1 0 2413(_ent (_out))))
				(_port (_int F1 -1 0 2413(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 2416(_ent (_in))))
				(_port (_int dataout11 -1 0 2416(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 2419(_ent (_in))))
				(_port (_int dataout12 -1 0 2419(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 2422(_ent (_in))))
				(_port (_int dataout10 -1 0 2422(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 2425(_ent (_in))))
				(_port (_int dataout13 -1 0 2425(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 2428(_ent (_in))))
				(_port (_int dataout14 -1 0 2428(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 2431(_ent (_in))))
				(_port (_int dataout15 -1 0 2431(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 2434(_ent (_in))))
				(_port (_int lcdrs -1 0 2434(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 2437(_ent (_in))))
				(_port (_int lcdwr -1 0 2437(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 2440(_ent (_in))))
				(_port (_int busyS -1 0 2440(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 2443(_ent (_in))))
				(_port (_int fsmstate0 -1 0 2443(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 2446(_ent (_in))))
				(_port (_int fsmstate1 -1 0 2446(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 2449(_ent (_in))))
				(_port (_int dataout9 -1 0 2449(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 2452(_ent (_in))))
				(_port (_int dataout8 -1 0 2452(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 2455(_ent (_in))))
				(_port (_int dataout7 -1 0 2455(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 2458(_ent (_in))))
				(_port (_int dataout6 -1 0 2458(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 2461(_ent (_in))))
				(_port (_int dataout5 -1 0 2461(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 2464(_ent (_in))))
				(_port (_int dataout4 -1 0 2464(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 2467(_ent (_in))))
				(_port (_int dataout3 -1 0 2467(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 2470(_ent (_in))))
				(_port (_int dataout2 -1 0 2470(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 2473(_ent (_in))))
				(_port (_int dataout1 -1 0 2473(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 2476(_ent (_in))))
				(_port (_int dataout0 -1 0 2476(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 2479(_ent (_out))))
				(_port (_int clkS -1 0 2479(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 2482(_ent (_out))))
				(_port (_int rstS -1 0 2482(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 2485(_ent (_out))))
				(_port (_int goS -1 0 2485(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 2488(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 2491(_comp SLICE_0)
		(_port
			((C0)(fsm_state_c_1))
			((A0)(fsm_state_ps_i_0))
			((DI0)(n76))
			((CLK)(clk_c))
			((F0)(n76))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 2494(_comp SLICE_1)
		(_port
			((D0)(fsm_state_c_1))
			((C0)(go_c))
			((A0)(fsm_state_ps_i_0))
			((DI0)(n79))
			((CLK)(clk_c))
			((F0)(n79))
			((Q0)(fsm_state_ps_i_0))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst data_out_11_I 0 2497(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 2499(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_10_I 0 2501(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_13_I 0 2503(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 2505(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 2507(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 2509(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 2511(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 2513(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 2515(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 2517(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst data_out_9_I 0 2519(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 2521(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 2523(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 2525(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 2527(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 2529(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 2531(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 2533(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 2535(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 2537(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 2539(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 2541(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 2543(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst GSR_INST 0 2545(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 2547(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 2549(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_c_1 -1 0 2397(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 2398(_arch(_uni))))
		(_sig (_int n76 -1 0 2399(_arch(_uni))))
		(_sig (_int clk_c -1 0 2400(_arch(_uni))))
		(_sig (_int go_c -1 0 2401(_arch(_uni))))
		(_sig (_int n79 -1 0 2402(_arch(_uni))))
		(_sig (_int GND_net -1 0 2403(_arch(_uni))))
		(_sig (_int rst_c -1 0 2404(_arch(_uni))))
		(_sig (_int VCCI -1 0 2405(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 2556 (lcd_sender))
	(_version vc6)
	(_time 1463740460677 2016.05.20 12:34:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 10171616144646071513034b451715171216151546)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740518541 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740518542 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 15464113154345061011564e411211161113461210)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740518557 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740518558 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 24772420757374322222617e712223227122202223)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463740518572 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740518573 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34663531646265233d30266e603233333733363231)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740518578 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463740518579 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34663531336363233332276e663332323732373332)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6531          1463740518617 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463740518618 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6331676333343e753164763a64606364606530656a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740518601)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i69_2_lut 0 158(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_C0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 121(_ent(_in))))
		(_port (_int B0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740518679 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463740518680 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1f2f5f7a5f7f1b2a4a0b1fef0a2a1a2a0a7f2a6a4)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6544          1463740518726 Structure
(_unit VHDL (slice_1 0 283(structure 0 313))
	(_version vc6)
	(_time 1463740518727 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d082d48283878dc682d7c589d7d3d1d7d3d683d6d9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740518711)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 339(_ent (_in))))
				(_port (_int B -5 0 339(_ent (_in))))
				(_port (_int C -5 0 339(_ent (_in))))
				(_port (_int D -5 0 339(_ent (_in))))
				(_port (_int Z -5 0 340(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 328(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 331(_ent (_in))))
				(_port (_int D1 -5 0 331(_ent (_in))))
				(_port (_int SD -5 0 331(_ent (_in))))
				(_port (_int SP -5 0 332(_ent (_in))))
				(_port (_int CK -5 0 332(_ent (_in))))
				(_port (_int LSR -5 0 332(_ent (_in))))
				(_port (_int Q -5 0 333(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 336(_ent (_out))))
			)
		)
	)
	(_inst i72_2_lut 0 343(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 345(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i0 0 347(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 350(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 354
		(_object
			(_prcs
				(line__356(_arch 0 0 356(_procedure_call (_trgt(6))(_sens(0)))))
				(line__357(_arch 1 0 357(_procedure_call (_trgt(7))(_sens(1)))))
				(line__358(_arch 2 0 358(_procedure_call (_trgt(8))(_sens(2)))))
				(line__359(_arch 3 0 359(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 363
		(_object
			(_prcs
				(line__365(_arch 4 0 365(_procedure_call (_trgt(9))(_sens(8)))))
				(line__366(_arch 5 0 366(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 286 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 287 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 288 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 289(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 289(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 291(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 297(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 298 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 304 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 306(_ent(_in))))
		(_port (_int B0 -5 0 306(_ent(_in))))
		(_port (_int DI0 -5 0 306(_ent(_in))))
		(_port (_int CLK -5 0 307(_ent(_in))))
		(_port (_int F0 -5 0 307(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 307(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 316(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 317(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 318(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 319(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 320(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 321(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 322(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 323(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 325(_arch(_uni))))
		(_sig (_int VCCI -5 0 326(_arch(_uni))))
		(_var (_int F0_zd -5 0 370(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 371(_prcs 0)))
		(_var (_int Q0_zd -5 0 372(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 373(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 375(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 376(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 377(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 378(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 369(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740518759 Structure
(_unit VHDL (lut40002 0 465(structure 0 455))
	(_version vc6)
	(_time 1463740518760 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code efbcbbbdbcb9bffceaeeffb0beecefecede9bce8ea)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 457(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 2288          1463740518775 Structure
(_unit VHDL (vmuxregsre0003 0 486(structure 0 477))
	(_version vc6)
	(_time 1463740518776 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ffadfeaffda9aee8f6feeda5abf9f8f8fcf8fdf9fa)
	(_ent
		(_time 1463737467858)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 480(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 482(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 487(_ent(_in))))
		(_port (_int D1 -1 0 487(_ent(_in))))
		(_port (_int SD -1 0 487(_ent(_in))))
		(_port (_int SP -1 0 488(_ent(_in))))
		(_port (_int CK -1 0 488(_ent(_in))))
		(_port (_int LSR -1 0 488(_ent(_in))))
		(_port (_int Q -1 0 489(_ent(_out))))
		(_sig (_int GATE -1 0 478(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6900          1463740518837 Structure
(_unit VHDL (slice_2 0 493(structure 0 527))
	(_version vc6)
	(_time 1463740518838 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d6f36383a6a602b6c6e28643a3e3f3a3e3b6e3b34)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740518835)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 548(_ent (_in))))
				(_port (_int B -5 0 548(_ent (_in))))
				(_port (_int C -5 0 548(_ent (_in))))
				(_port (_int D -5 0 548(_ent (_in))))
				(_port (_int Z -5 0 549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 542(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 552(_ent (_in))))
				(_port (_int D1 -5 0 552(_ent (_in))))
				(_port (_int SD -5 0 552(_ent (_in))))
				(_port (_int SP -5 0 553(_ent (_in))))
				(_port (_int CK -5 0 553(_ent (_in))))
				(_port (_int LSR -5 0 553(_ent (_in))))
				(_port (_int Q -5 0 554(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 545(_ent (_out))))
			)
		)
	)
	(_inst n99_001_BUF1_BUF1 0 557(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 559(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i54 0 561(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 564(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 568
		(_object
			(_prcs
				(line__570(_arch 0 0 570(_procedure_call (_trgt(5))(_sens(0)))))
				(line__571(_arch 1 0 571(_procedure_call (_trgt(7))(_sens(1)))))
				(line__572(_arch 2 0 572(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 576
		(_object
			(_prcs
				(line__578(_arch 3 0 578(_procedure_call (_trgt(6))(_sens(5)))))
				(line__579(_arch 4 0 579(_procedure_call (_trgt(8))(_sens(7)))))
				(line__580(_arch 5 0 580(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 496 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 497 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 498 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 499(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 499(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_DI0 -3 0 501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 518 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 520(_ent(_in))))
		(_port (_int LSR -5 0 520(_ent(_in))))
		(_port (_int CLK -5 0 520(_ent(_in))))
		(_port (_int F0 -5 0 521(_ent(_out))))
		(_port (_int Q0 -5 0 521(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 536(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 537(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 539(_arch(_uni))))
		(_sig (_int VCCI -5 0 540(_arch(_uni))))
		(_var (_int Q0_zd -5 0 584(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 585(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 587(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 588(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 589(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 590(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 591(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 592(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 593(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 594(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 583(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740518898 Structure
(_unit VHDL (lut40004 0 704(structure 0 694))
	(_version vc6)
	(_time 1463740518899 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7b28207b2c2d2b687e7a6b242a787b787f7d287c7e)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 696(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7424          1463740518931 Structure
(_unit VHDL (slice_4 0 707(structure 0 741))
	(_version vc6)
	(_time 1463740518932 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9bc990949accc68dcb9b8ec29c989f9c989dc89d92)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740518929)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 772(_ent (_in))))
				(_port (_int B -5 0 772(_ent (_in))))
				(_port (_int C -5 0 772(_ent (_in))))
				(_port (_int D -5 0 772(_ent (_in))))
				(_port (_int Z -5 0 773(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 757(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 763(_ent (_in))))
				(_port (_int B -5 0 763(_ent (_in))))
				(_port (_int C -5 0 763(_ent (_in))))
				(_port (_int D -5 0 763(_ent (_in))))
				(_port (_int Z -5 0 764(_ent (_out))))
			)
		)
		(vmuxregsre0003
			(_object
				(_port (_int D0 -5 0 767(_ent (_in))))
				(_port (_int D1 -5 0 767(_ent (_in))))
				(_port (_int SD -5 0 767(_ent (_in))))
				(_port (_int SP -5 0 768(_ent (_in))))
				(_port (_int CK -5 0 768(_ent (_in))))
				(_port (_int LSR -5 0 768(_ent (_in))))
				(_port (_int Q -5 0 769(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 760(_ent (_out))))
			)
		)
	)
	(_inst i1 0 776(_comp lut40004)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst DRIVEGND 0 778(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n99_000_BUF1_BUF1 0 780(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst i58 0 782(_comp vmuxregsre0003)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0003)
		)
	)
	(_inst DRIVEVCC 0 785(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 789
		(_object
			(_prcs
				(line__791(_arch 0 0 791(_procedure_call (_trgt(6))(_sens(0)))))
				(line__792(_arch 1 0 792(_procedure_call (_trgt(8))(_sens(1)))))
				(line__793(_arch 2 0 793(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 797
		(_object
			(_prcs
				(line__799(_arch 3 0 799(_procedure_call (_trgt(7))(_sens(6)))))
				(line__800(_arch 4 0 800(_procedure_call (_trgt(9))(_sens(8)))))
				(line__801(_arch 5 0 801(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 710 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 711 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 712 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 713(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 713(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_DI0 -3 0 715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 719(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 720 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 721 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 722 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 723 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 724 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 725 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 726 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 732 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 734(_ent(_in))))
		(_port (_int LSR -5 0 734(_ent(_in))))
		(_port (_int CLK -5 0 734(_ent(_in))))
		(_port (_int F0 -5 0 735(_ent(_out))))
		(_port (_int Q0 -5 0 735(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 735(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 744(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 745(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 746(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 747(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 748(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 749(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 750(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 751(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 752(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 754(_arch(_uni))))
		(_sig (_int VCCI -5 0 755(_arch(_uni))))
		(_var (_int Q0_zd -5 0 805(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 806(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 808(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 809(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 810(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 811(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 812(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 813(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 814(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 815(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 804(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740518947 Structure
(_unit VHDL (lut40005 0 686(structure 0 916))
	(_version vc6)
	(_time 1463740518948 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aaf9f1fcfefcfab9afabbaf5fba9aaa9afacf9adaf)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 918(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1913          1463740518962 Structure
(_unit VHDL (vmuxregsre0006 0 707(structure 0 938))
	(_version vc6)
	(_time 1463740518963 2016.05.20 12:35:18)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bae8b4eebfecebadb3bea8e0eebcbdbdb9bdb8bcbf)
	(_ent
		(_time 1463739412605)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 940(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 708(_ent(_in))))
		(_port (_int D1 -1 0 708(_ent(_in))))
		(_port (_int SD -1 0 708(_ent(_in))))
		(_port (_int SP -1 0 709(_ent(_in))))
		(_port (_int CK -1 0 709(_ent(_in))))
		(_port (_int LSR -1 0 709(_ent(_in))))
		(_port (_int Q -1 0 710(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8260          1463740519007 Structure
(_unit VHDL (slice_5 0 951(structure 0 990))
	(_version vc6)
	(_time 1463740519008 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e9bbe2bab3beb4ffbebcfcb0eeeaeceeeaefbaefe0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740518991)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 1018(_ent (_in))))
				(_port (_int B -5 0 1018(_ent (_in))))
				(_port (_int C -5 0 1018(_ent (_in))))
				(_port (_int D -5 0 1018(_ent (_in))))
				(_port (_int Z -5 0 1019(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1008(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 1014(_ent (_in))))
				(_port (_int B -5 0 1014(_ent (_in))))
				(_port (_int C -5 0 1014(_ent (_in))))
				(_port (_int D -5 0 1014(_ent (_in))))
				(_port (_int Z -5 0 1015(_ent (_out))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_int D0 -5 0 1022(_ent (_in))))
				(_port (_int D1 -5 0 1022(_ent (_in))))
				(_port (_int SD -5 0 1022(_ent (_in))))
				(_port (_int SP -5 0 1023(_ent (_in))))
				(_port (_int CK -5 0 1023(_ent (_in))))
				(_port (_int LSR -5 0 1023(_ent (_in))))
				(_port (_int Q -5 0 1024(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1011(_ent (_out))))
			)
		)
	)
	(_inst i70_2_lut 0 1027(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 1029(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst m1_lut 0 1031(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ps_i_21_i0_59_60_reset 0 1033(_comp vmuxregsre0006)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0006)
		)
	)
	(_inst DRIVEVCC 0 1036(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1040
		(_object
			(_prcs
				(line__1042(_arch 0 0 1042(_procedure_call (_trgt(8))(_sens(0)))))
				(line__1043(_arch 1 0 1043(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1044(_arch 2 0 1044(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1045(_arch 3 0 1045(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1046(_arch 4 0 1046(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 1050
		(_object
			(_prcs
				(line__1052(_arch 5 0 1052(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1053(_arch 6 0 1053(_procedure_call (_trgt(13))(_sens(12)))))
				(line__1054(_arch 7 0 1054(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 954 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 955 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 956 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 957(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 957(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_D1 -3 0 959(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 960(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 961(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 962(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 963(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 965(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 966(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 967(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 968 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 969 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 970 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 971 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 972 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 973 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 974 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 975 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 976 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 977 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 978 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 980 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 982(_ent(_in))))
		(_port (_int C1 -5 0 982(_ent(_in))))
		(_port (_int DI0 -5 0 982(_ent(_in))))
		(_port (_int LSR -5 0 983(_ent(_in))))
		(_port (_int CLK -5 0 983(_ent(_in))))
		(_port (_int F0 -5 0 983(_ent(_out))))
		(_port (_int Q0 -5 0 984(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 984(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 993(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 994(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 995(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 996(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 997(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 998(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 999(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1000(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1001(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1002(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1003(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1005(_arch(_uni))))
		(_sig (_int VCCI -5 0 1006(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1059(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1060(_prcs 0)))
		(_var (_int F1_zd -5 0 1061(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1062(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1064(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1065(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1066(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1067(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1068(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1069(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1071(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1057(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1712          1463740519069 Structure
(_unit VHDL (lut40007 0 1407(structure 0 1182))
	(_version vc6)
	(_time 1463740519070 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 27747d222571773422263778762427242021742022)
	(_ent
		(_time 1463737468143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1184(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1408(_ent(_in))))
		(_port (_int B -1 0 1408(_ent(_in))))
		(_port (_int C -1 0 1408(_ent(_in))))
		(_port (_int D -1 0 1408(_ent(_in))))
		(_port (_int Z -1 0 1409(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1712          1463740519101 Structure
(_unit VHDL (lut40008 0 1428(structure 0 1203))
	(_version vc6)
	(_time 1463740519102 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 46151c454510165543475619174546454e40154143)
	(_ent
		(_time 1463737468170)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1205(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1429(_ent(_in))))
		(_port (_int B -1 0 1429(_ent(_in))))
		(_port (_int C -1 0 1429(_ent(_in))))
		(_port (_int D -1 0 1429(_ent(_in))))
		(_port (_int Z -1 0 1430(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463740519107 Structure
(_unit VHDL (vmuxregsre0009 0 1092(structure 0 1225))
	(_version vc6)
	(_time 1463740519108 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 46144944141017514f42541c124041414541444043)
	(_ent
		(_time 1463740136048)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 1227(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 1093(_ent(_in))))
		(_port (_int D1 -1 0 1093(_ent(_in))))
		(_port (_int SD -1 0 1093(_ent(_in))))
		(_port (_int SP -1 0 1094(_ent(_in))))
		(_port (_int CK -1 0 1094(_ent(_in))))
		(_port (_int LSR -1 0 1094(_ent(_in))))
		(_port (_int Q -1 0 1095(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 8329          1463740519118 Structure
(_unit VHDL (slice_6 0 1238(structure 0 1277))
	(_version vc6)
	(_time 1463740519119 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 56045c5503010b400154430f51555051555005505f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740519116)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 1301(_ent (_in))))
				(_port (_int B -5 0 1301(_ent (_in))))
				(_port (_int C -5 0 1301(_ent (_in))))
				(_port (_int D -5 0 1301(_ent (_in))))
				(_port (_int Z -5 0 1302(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1295(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -5 0 1305(_ent (_in))))
				(_port (_int B -5 0 1305(_ent (_in))))
				(_port (_int C -5 0 1305(_ent (_in))))
				(_port (_int D -5 0 1305(_ent (_in))))
				(_port (_int Z -5 0 1306(_ent (_out))))
			)
		)
		(vmuxregsre0009
			(_object
				(_port (_int D0 -5 0 1309(_ent (_in))))
				(_port (_int D1 -5 0 1309(_ent (_in))))
				(_port (_int SD -5 0 1309(_ent (_in))))
				(_port (_int SP -5 0 1310(_ent (_in))))
				(_port (_int CK -5 0 1310(_ent (_in))))
				(_port (_int LSR -5 0 1310(_ent (_in))))
				(_port (_int Q -5 0 1311(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1298(_ent (_out))))
			)
		)
	)
	(_inst i78_2_lut 0 1314(_comp lut40007)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst DRIVEGND 0 1316(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i81_2_lut 0 1318(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst fsm_state_ps_i_21_i1_55_56_set 0 1320(_comp vmuxregsre0009)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0009)
		)
	)
	(_inst DRIVEVCC 0 1323(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1327
		(_object
			(_prcs
				(line__1329(_arch 0 0 1329(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1330(_arch 1 0 1330(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1331(_arch 2 0 1331(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1332(_arch 3 0 1332(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1333(_arch 4 0 1333(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1334(_arch 5 0 1334(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 1338
		(_object
			(_prcs
				(line__1340(_arch 6 0 1340(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1341(_arch 7 0 1341(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1241 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1242 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1243 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1244(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1244(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_D1 -3 0 1246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1251(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1252(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1253(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1254(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1255(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 1256(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1257(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1258 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1259 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1260 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1261 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1262 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1263 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1264 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1265 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1266 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1267 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1269(_ent(_in))))
		(_port (_int C1 -5 0 1269(_ent(_in))))
		(_port (_int D0 -5 0 1269(_ent(_in))))
		(_port (_int C0 -5 0 1270(_ent(_in))))
		(_port (_int LSR -5 0 1270(_ent(_in))))
		(_port (_int CLK -5 0 1270(_ent(_in))))
		(_port (_int F0 -5 0 1271(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1271(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1271(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1280(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1281(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1282(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1283(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 1284(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1285(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 1286(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1287(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1288(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1289(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1290(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1292(_arch(_uni))))
		(_sig (_int VCCI -5 0 1293(_arch(_uni))))
		(_var (_int F0_zd -5 0 1346(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1347(_prcs 0)))
		(_var (_int Q0_zd -5 0 1348(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1349(_prcs 0)))
		(_var (_int F1_zd -5 0 1350(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1351(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1353(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1354(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1355(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1356(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1357(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1358(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1344(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(12)(14)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1108          1463740519165 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 1460))
	(_version vc6)
	(_time 1463740519166 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 85d7848bd6d7d3938d83c3dfd682808383828d83d3)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 1462(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3033          1463740519179 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 1489))
	(_version vc6)
	(_time 1463740519180 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 94c79b9a93c39481c69587cfc192959390929191c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1500(_ent (_in))))
				(_port (_int T -4 0 1500(_ent (_in))))
				(_port (_int PAD -4 0 1500(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1497(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 1503(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1505(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1509
		(_object
			(_prcs
				(line__1511(_arch 0 0 1511(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 1493(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1495(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 1515(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 1516(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1514(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519212 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 1562))
	(_version vc6)
	(_time 1463740519213 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b4e7b9e0b1e2e4a2b1b7f2eeb3b3b1b3b0b1e2b7b5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1573(_ent (_in))))
				(_port (_int T -4 0 1573(_ent (_in))))
				(_port (_int PAD -4 0 1573(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1570(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 1576(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1578(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1582
		(_object
			(_prcs
				(line__1584(_arch 0 0 1584(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1565(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 1566(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1568(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 1588(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 1589(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1587(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519257 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 1635))
	(_version vc6)
	(_time 1463740519258 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e2b1efb1e1b4b2f4e7e1a4b8e5e5e7e5e6e7b4e1e3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1646(_ent (_in))))
				(_port (_int T -4 0 1646(_ent (_in))))
				(_port (_int PAD -4 0 1646(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1643(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 1649(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1651(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1655
		(_object
			(_prcs
				(line__1657(_arch 0 0 1657(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 1639(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1641(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 1661(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 1662(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1660(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519319 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 1708))
	(_version vc6)
	(_time 1463740519320 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 21727425217771372422677b262624262524772220)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1719(_ent (_in))))
				(_port (_int T -4 0 1719(_ent (_in))))
				(_port (_int PAD -4 0 1719(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1716(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 1722(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1724(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1728
		(_object
			(_prcs
				(line__1730(_arch 0 0 1730(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1711(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 1712(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1714(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 1734(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 1735(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1733(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740519337 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 1781))
	(_version vc6)
	(_time 1463740519338 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 30633235336760256231226b623632366336333634)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1792(_ent (_in))))
				(_port (_int T -4 0 1792(_ent (_in))))
				(_port (_int PAD -4 0 1792(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1789(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 1795(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1797(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1801
		(_object
			(_prcs
				(line__1803(_arch 0 0 1803(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 1785(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1787(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 1807(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 1808(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1806(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740519352 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 1854))
	(_version vc6)
	(_time 1463740519353 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 40134242431710551241571b134642461346434644)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1865(_ent (_in))))
				(_port (_int T -4 0 1865(_ent (_in))))
				(_port (_int PAD -4 0 1865(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1862(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 1868(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1870(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1874
		(_object
			(_prcs
				(line__1876(_arch 0 0 1876(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1857(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 1858(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1860(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 1880(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 1881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1879(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463740519368 Structure
(_unit VHDL (busyb 0 5102(structure 0 1927))
	(_version vc6)
	(_time 1463740519369 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 50030352550607475d50420a035755575357595652)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1938(_ent (_in))))
				(_port (_int T -4 0 1938(_ent (_in))))
				(_port (_int PAD -4 0 1938(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1935(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 1941(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1943(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1947
		(_object
			(_prcs
				(line__1949(_arch 0 0 1949(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1930(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 1931(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1933(_arch(_uni))))
		(_var (_int busyS_zd -4 0 1953(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 1954(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1952(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740519383 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 2000))
	(_version vc6)
	(_time 1463740519384 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0c085d0a085f4a0d5e4c040a595e585b595a5a09)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2011(_ent (_in))))
				(_port (_int T -4 0 2011(_ent (_in))))
				(_port (_int PAD -4 0 2011(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2008(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 2014(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2016(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2020
		(_object
			(_prcs
				(line__2022(_arch 0 0 2022(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2003(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 2004(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2006(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 2026(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 2027(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2025(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519413 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 2073))
	(_version vc6)
	(_time 1463740519414 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e2d2b7f2a282e687b7d382479797b797a7b287d7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2084(_ent (_in))))
				(_port (_int T -4 0 2084(_ent (_in))))
				(_port (_int PAD -4 0 2084(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2081(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 2087(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2089(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2093
		(_object
			(_prcs
				(line__2095(_arch 0 0 2095(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 2077(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2079(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 2099(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 2100(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2098(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519428 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 2146))
	(_version vc6)
	(_time 1463740519429 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8edddb80dad8de988b8dc8d489898b898a8bd88d8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2157(_ent (_in))))
				(_port (_int T -4 0 2157(_ent (_in))))
				(_port (_int PAD -4 0 2157(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2154(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 2160(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2162(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2166
		(_object
			(_prcs
				(line__2168(_arch 0 0 2168(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2149(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 2150(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2152(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 2172(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 2173(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2171(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740519461 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 2219))
	(_version vc6)
	(_time 1463740519462 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code adfef8faf8fbfdbba8aeebf7aaaaa8aaa9a8fbaeac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2230(_ent (_in))))
				(_port (_int T -4 0 2230(_ent (_in))))
				(_port (_int PAD -4 0 2230(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2227(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 2233(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2235(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2239
		(_object
			(_prcs
				(line__2241(_arch 0 0 2241(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 2223(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2225(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 2245(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 2246(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2244(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519475 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 2292))
	(_version vc6)
	(_time 1463740519476 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bdeee8e9e8ebedabb8befbe7babab8bab9b8ebbeb4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2303(_ent (_in))))
				(_port (_int T -4 0 2303(_ent (_in))))
				(_port (_int PAD -4 0 2303(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2300(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 2306(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2308(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2312
		(_object
			(_prcs
				(line__2314(_arch 0 0 2314(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2295(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 2296(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2298(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 2318(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 2319(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2317(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519524 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 2365))
	(_version vc6)
	(_time 1463740519525 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ecbfb9bfbebabcfae9efaab6ebebe9ebe8e9baefe4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2376(_ent (_in))))
				(_port (_int T -4 0 2376(_ent (_in))))
				(_port (_int PAD -4 0 2376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2373(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 2379(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2381(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2385
		(_object
			(_prcs
				(line__2387(_arch 0 0 2387(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 2369(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2371(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 2391(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 2392(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2390(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519569 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 2438))
	(_version vc6)
	(_time 1463740519570 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1a494c1d4a4c4a0c1f195c401d1d1f1d1e1f4c191d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2449(_ent (_in))))
				(_port (_int T -4 0 2449(_ent (_in))))
				(_port (_int PAD -4 0 2449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2446(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 2452(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2454(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2458
		(_object
			(_prcs
				(line__2460(_arch 0 0 2460(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 2442(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2444(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 2464(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 2465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2463(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519602 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 2511))
	(_version vc6)
	(_time 1463740519603 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a696c3f6a6c6a2c3f397c603d3d3f3d3e3f6c393c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2522(_ent (_in))))
				(_port (_int T -4 0 2522(_ent (_in))))
				(_port (_int PAD -4 0 2522(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2519(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 2525(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2527(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2531
		(_object
			(_prcs
				(line__2533(_arch 0 0 2533(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 2515(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2517(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 2537(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 2538(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2536(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519615 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 2584))
	(_version vc6)
	(_time 1463740519616 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 491a1f4b411f195f4c4a0f134e4e4c4e4d4c1f4a4c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2595(_ent (_in))))
				(_port (_int T -4 0 2595(_ent (_in))))
				(_port (_int PAD -4 0 2595(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2592(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 2598(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2600(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2604
		(_object
			(_prcs
				(line__2606(_arch 0 0 2606(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2587(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 2588(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2590(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 2610(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 2611(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2609(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519662 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 2657))
	(_version vc6)
	(_time 1463740519663 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 782b2e79712e286e7d7b3e227f7f7d7f7c7d2e7b7c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2668(_ent (_in))))
				(_port (_int T -4 0 2668(_ent (_in))))
				(_port (_int PAD -4 0 2668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2665(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 2671(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2673(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2677
		(_object
			(_prcs
				(line__2679(_arch 0 0 2679(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2660(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 2661(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2663(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 2683(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 2684(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2682(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519711 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 2730))
	(_version vc6)
	(_time 1463740519712 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a7f4f1f0a1f1f7b1a2a4e1fda0a0a2a0a3a2f1a4a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2741(_ent (_in))))
				(_port (_int T -4 0 2741(_ent (_in))))
				(_port (_int PAD -4 0 2741(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2738(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 2744(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2746(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2750
		(_object
			(_prcs
				(line__2752(_arch 0 0 2752(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2733(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 2734(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2736(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2756(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2757(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2755(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519727 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2803))
	(_version vc6)
	(_time 1463740519728 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b6e5e0e2b1e0e6a0b3b5f0ecb1b1b3b1b2b3e0b5b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2814(_ent (_in))))
				(_port (_int T -4 0 2814(_ent (_in))))
				(_port (_int PAD -4 0 2814(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2811(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2817(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2819(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2823
		(_object
			(_prcs
				(line__2825(_arch 0 0 2825(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2806(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2807(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2809(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2829(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2830(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2828(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519742 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2876))
	(_version vc6)
	(_time 1463740519743 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c6959093c19096d0c3c5809cc1c1c3c1c2c390c5c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2887(_ent (_in))))
				(_port (_int T -4 0 2887(_ent (_in))))
				(_port (_int PAD -4 0 2887(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2884(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2890(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2892(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2896
		(_object
			(_prcs
				(line__2898(_arch 0 0 2898(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2879(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2880(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2882(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2902(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2903(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2901(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740519758 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2949))
	(_version vc6)
	(_time 1463740519759 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e5b6b3b6e1b3b5f3e0e6a3bfe2e2e0e2e1e0b3e6e5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2960(_ent (_in))))
				(_port (_int T -4 0 2960(_ent (_in))))
				(_port (_int PAD -4 0 2960(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2957(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2963(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2965(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2969
		(_object
			(_prcs
				(line__2971(_arch 0 0 2971(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2952(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2953(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2955(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2975(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2974(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463740519774 Structure
(_unit VHDL (xo2iobuf0010 0 3005(structure 0 3012))
	(_version vc6)
	(_time 1463740519775 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e5b7bfb6b6b7b3f3ede3a3bfb6e2e0e3e3e6e5e6e5)
	(_ent
		(_time 1463740519772)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 3014(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 3006(_ent(_out))))
		(_port (_int PAD -1 0 3006(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740519789 Structure
(_unit VHDL (clkb 0 3704(structure 0 3044))
	(_version vc6)
	(_time 1463740519790 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f5a6a4a5a3a2f3e3f2f2e6aff7f3a7f3f7f3f6f3a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0010
			(_object
				(_port (_int Z -5 0 3051(_ent (_out))))
				(_port (_int PAD -5 0 3051(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 3054(_comp xo2iobuf0010)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0010)
		)
	)
	(_block WireDelay 0 3058
		(_object
			(_prcs
				(line__3060(_arch 0 0 3060(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3047(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 3048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3064(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3065(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 3067(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 3068(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3063(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463740519820 Structure
(_unit VHDL (rstb 0 3620(structure 0 3128))
	(_version vc6)
	(_time 1463740519821 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 14464512134244021312064f461310121613161317)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0010
			(_object
				(_port (_int Z -5 0 3135(_ent (_out))))
				(_port (_int PAD -5 0 3135(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 3138(_comp xo2iobuf0010)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0010)
		)
	)
	(_block WireDelay 0 3142
		(_object
			(_prcs
				(line__3144(_arch 0 0 3144(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3131(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 3132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3148(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3149(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 3151(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 3152(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3147(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740519836 Structure
(_unit VHDL (gob 0 3536(structure 0 3212))
	(_version vc6)
	(_time 1463740519837 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 24777020767372322623627e772223227222262223)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0010
			(_object
				(_port (_int Z -5 0 3219(_ent (_out))))
				(_port (_int PAD -5 0 3219(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 3222(_comp xo2iobuf0010)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0010)
		)
	)
	(_block WireDelay 0 3226
		(_object
			(_prcs
				(line__3228(_arch 0 0 3228(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 3215(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 3216(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 3232(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 3233(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 3235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 3236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3231(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463740519865 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 3283))
	(_version vc6)
	(_time 1463740519866 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 431017404315155047460719444547454645444440)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 3286(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 3288(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 3284(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463740519898 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 3314))
	(_version vc6)
	(_time 1463740519899 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 623136636334347737607b38666561656664606465)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 3320(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 3323(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 3327
		(_object
			(_prcs
				(line__3329(_arch 0 0 3329(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 3317(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 3332(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 13629         1463740519990 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 3364))
	(_version vc6)
	(_time 1463740519991 2016.05.20 12:35:19)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c093c095c39790d5c2c2d39a94c695c6c4c6c5c7c2)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int C0 -1 0 3385(_ent (_in))))
				(_port (_int B0 -1 0 3385(_ent (_in))))
				(_port (_int DI0 -1 0 3385(_ent (_in))))
				(_port (_int CLK -1 0 3386(_ent (_in))))
				(_port (_int F0 -1 0 3386(_ent (_out))))
				(_port (_int Q0 -1 0 3386(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 3389(_ent (_in))))
				(_port (_int B0 -1 0 3389(_ent (_in))))
				(_port (_int DI0 -1 0 3389(_ent (_in))))
				(_port (_int CLK -1 0 3390(_ent (_in))))
				(_port (_int F0 -1 0 3390(_ent (_out))))
				(_port (_int Q0 -1 0 3390(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int DI0 -1 0 3393(_ent (_in))))
				(_port (_int LSR -1 0 3393(_ent (_in))))
				(_port (_int CLK -1 0 3393(_ent (_in))))
				(_port (_int F0 -1 0 3394(_ent (_out))))
				(_port (_int Q0 -1 0 3394(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int DI0 -1 0 3397(_ent (_in))))
				(_port (_int LSR -1 0 3397(_ent (_in))))
				(_port (_int CLK -1 0 3397(_ent (_in))))
				(_port (_int F0 -1 0 3398(_ent (_out))))
				(_port (_int Q0 -1 0 3398(_ent (_out))))
				(_port (_int F1 -1 0 3398(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int D1 -1 0 3401(_ent (_in))))
				(_port (_int C1 -1 0 3401(_ent (_in))))
				(_port (_int DI0 -1 0 3401(_ent (_in))))
				(_port (_int LSR -1 0 3402(_ent (_in))))
				(_port (_int CLK -1 0 3402(_ent (_in))))
				(_port (_int F0 -1 0 3402(_ent (_out))))
				(_port (_int Q0 -1 0 3403(_ent (_out))))
				(_port (_int F1 -1 0 3403(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int D1 -1 0 3406(_ent (_in))))
				(_port (_int C1 -1 0 3406(_ent (_in))))
				(_port (_int D0 -1 0 3406(_ent (_in))))
				(_port (_int C0 -1 0 3407(_ent (_in))))
				(_port (_int LSR -1 0 3407(_ent (_in))))
				(_port (_int CLK -1 0 3407(_ent (_in))))
				(_port (_int F0 -1 0 3408(_ent (_out))))
				(_port (_int Q0 -1 0 3408(_ent (_out))))
				(_port (_int F1 -1 0 3408(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 3411(_ent (_in))))
				(_port (_int fsmstate0 -1 0 3411(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 3414(_ent (_in))))
				(_port (_int dataout14 -1 0 3414(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 3417(_ent (_in))))
				(_port (_int dataout13 -1 0 3417(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 3420(_ent (_in))))
				(_port (_int dataout15 -1 0 3420(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 3423(_ent (_in))))
				(_port (_int lcdrs -1 0 3423(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 3426(_ent (_in))))
				(_port (_int lcdwr -1 0 3426(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 3429(_ent (_in))))
				(_port (_int busyS -1 0 3429(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 3432(_ent (_in))))
				(_port (_int fsmstate1 -1 0 3432(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 3435(_ent (_in))))
				(_port (_int dataout12 -1 0 3435(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 3438(_ent (_in))))
				(_port (_int dataout11 -1 0 3438(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 3441(_ent (_in))))
				(_port (_int dataout10 -1 0 3441(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 3444(_ent (_in))))
				(_port (_int dataout9 -1 0 3444(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 3447(_ent (_in))))
				(_port (_int dataout8 -1 0 3447(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 3450(_ent (_in))))
				(_port (_int dataout7 -1 0 3450(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 3453(_ent (_in))))
				(_port (_int dataout6 -1 0 3453(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 3456(_ent (_in))))
				(_port (_int dataout5 -1 0 3456(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 3459(_ent (_in))))
				(_port (_int dataout4 -1 0 3459(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 3462(_ent (_in))))
				(_port (_int dataout3 -1 0 3462(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 3465(_ent (_in))))
				(_port (_int dataout2 -1 0 3465(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 3468(_ent (_in))))
				(_port (_int dataout1 -1 0 3468(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 3471(_ent (_in))))
				(_port (_int dataout0 -1 0 3471(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 3474(_ent (_out))))
				(_port (_int clkS -1 0 3474(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 3477(_ent (_out))))
				(_port (_int rstS -1 0 3477(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 3480(_ent (_out))))
				(_port (_int goS -1 0 3480(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 3483(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 3486(_comp SLICE_0)
		(_port
			((C0)(n70))
			((B0)(n71))
			((DI0)(fsm_state_ps_i_1_N_1_1))
			((CLK)(clk_c))
			((F0)(fsm_state_ps_i_1_N_1_1))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 3489(_comp SLICE_1)
		(_port
			((D0)(n76))
			((B0)(n74))
			((DI0)(fsm_state_ps_i_1_N_1_0))
			((CLK)(clk_c))
			((F0)(fsm_state_ps_i_1_N_1_0))
			((Q0)(fsm_state_ps_i_0))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 3492(_comp SLICE_2)
		(_port
			((DI0)(n99_001_BUF1))
			((LSR)(fsm_state_ps_i_0))
			((CLK)(fsm_state_ps_i_1_N_13))
			((F0)(n99_001_BUF1))
			((Q0)(n70))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 3495(_comp SLICE_4)
		(_port
			((DI0)(n99_000_BUF1))
			((LSR)(fsm_state_ps_i_1_N_14))
			((CLK)(fsm_state_ps_i_1_N_9))
			((F0)(n99_000_BUF1))
			((Q0)(n74))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 3499(_comp SLICE_5)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((DI0)(n99))
			((LSR)(fsm_state_ps_i_1_N_14))
			((CLK)(go_c))
			((F0)(n99))
			((Q0)(n76))
			((F1)(fsm_state_ps_i_1_N_14))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 3503(_comp SLICE_6)
		(_port
			((D1)(fsm_state_c_1))
			((C1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((C0)(fsm_state_ps_i_0))
			((LSR)(fsm_state_ps_i_1_N_13))
			((CLK)(go_c))
			((F0)(fsm_state_ps_i_1_N_13))
			((Q0)(n71))
			((F1)(fsm_state_ps_i_1_N_9))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst fsm_state_0_I 0 3507(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst data_out_14_I 0 3509(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_13_I 0 3511(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_15_I 0 3513(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 3515(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 3517(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 3519(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_1_I 0 3521(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst data_out_12_I 0 3523(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_11_I 0 3525(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_10_I 0 3527(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_9_I 0 3529(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 3531(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 3533(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 3535(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 3537(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 3539(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 3541(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 3543(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 3545(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 3547(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 3549(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 3551(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 3553(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst GSR_INST 0 3555(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 3557(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 3559(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int n70 -1 0 3365(_arch(_uni))))
		(_sig (_int n71 -1 0 3366(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_1_1 -1 0 3367(_arch(_uni))))
		(_sig (_int clk_c -1 0 3368(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 3369(_arch(_uni))))
		(_sig (_int n76 -1 0 3370(_arch(_uni))))
		(_sig (_int n74 -1 0 3371(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_1_0 -1 0 3372(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 3373(_arch(_uni))))
		(_sig (_int n99_001_BUF1 -1 0 3374(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_13 -1 0 3375(_arch(_uni))))
		(_sig (_int n99_000_BUF1 -1 0 3376(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_14 -1 0 3377(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_1_N_9 -1 0 3378(_arch(_uni))))
		(_sig (_int GND_net -1 0 3379(_arch(_uni))))
		(_sig (_int n99 -1 0 3380(_arch(_uni))))
		(_sig (_int go_c -1 0 3381(_arch(_uni))))
		(_sig (_int rst_c -1 0 3382(_arch(_uni))))
		(_sig (_int VCCI -1 0 3383(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 3566 (lcd_sender))
	(_version vc6)
	(_time 1463740520021 2016.05.20 12:35:20)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code df8d8f8c8d8989c8dadccc848ad8dad8ddd9dada89)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1692          1463740620036 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463740620037 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8b8adb84dcdddb988e8fc8d0df8c8f888f8dd88c8e)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110011001100110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110011001100110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 829           1463740620054 Structure
(_unit VHDL (gnd 0 38(structure 0 45))
	(_version vc6)
	(_time 1463740620055 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9b9a9f949ccccb8d9d9ddec1ce9d9c9dce9d9f9d9c)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1897          1463740620083 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 66))
	(_version vc6)
	(_time 1463740620084 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bababfeebfecebadb3bea8e0eebcbdbdb9bdb8bcbf)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 68(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 829           1463740620100 Structure
(_unit VHDL (vcc 0 79(structure 0 86))
	(_version vc6)
	(_time 1463740620101 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c9c9cc9cc39e9edececfda939bcecfcfcacfcacecf)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 88(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6531          1463740620160 Structure
(_unit VHDL (slice_0 0 98(structure 0 128))
	(_version vc6)
	(_time 1463740620161 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 08080f0e535f551e5a0f1d510f0b080f0b0e5b0e01)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740620129)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 143(_ent (_in))))
				(_port (_int B -5 0 143(_ent (_in))))
				(_port (_int C -5 0 143(_ent (_in))))
				(_port (_int D -5 0 143(_ent (_in))))
				(_port (_int Z -5 0 144(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 147(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 150(_ent (_in))))
				(_port (_int D1 -5 0 150(_ent (_in))))
				(_port (_int SD -5 0 150(_ent (_in))))
				(_port (_int SP -5 0 151(_ent (_in))))
				(_port (_int CK -5 0 151(_ent (_in))))
				(_port (_int LSR -5 0 151(_ent (_in))))
				(_port (_int Q -5 0 152(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 155(_ent (_out))))
			)
		)
	)
	(_inst i15_2_lut 0 158(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 160(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst fsm_state_ps_i_i1 0 162(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 165(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 169
		(_object
			(_prcs
				(line__171(_arch 0 0 171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__172(_arch 1 0 172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__173(_arch 2 0 173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__174(_arch 3 0 174(_procedure_call (_trgt(10))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 178
		(_object
			(_prcs
				(line__180(_arch 4 0 180(_procedure_call (_trgt(9))(_sens(8)))))
				(line__181(_arch 5 0 181(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 101 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 102 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 103 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 104(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 104(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_B0 -3 0 106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 114 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 115 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 116 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_port (_int B0 -5 0 121(_ent(_in))))
		(_port (_int A0 -5 0 121(_ent(_in))))
		(_port (_int DI0 -5 0 121(_ent(_in))))
		(_port (_int CLK -5 0 122(_ent(_in))))
		(_port (_int F0 -5 0 122(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 122(_ent(_out)(_param_out))))
		(_sig (_int B0_ipd -5 0 131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 133(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 134(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 135(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 136(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 137(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 140(_arch(_uni))))
		(_sig (_int VCCI -5 0 141(_arch(_uni))))
		(_var (_int F0_zd -5 0 185(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 186(_prcs 0)))
		(_var (_int Q0_zd -5 0 187(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 188(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 190(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 184(_prcs (_simple)(_trgt(4)(5))(_sens(6)(7)(9)(11)(12)(13))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1704          1463740620225 Structure
(_unit VHDL (lut40001 0 271(structure 0 270))
	(_version vc6)
	(_time 1463740620226 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 464711454510165543475619174546454740154143)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 272(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010100000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010100000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1704          1463740620254 Structure
(_unit VHDL (lut40002 0 465(structure 0 291))
	(_version vc6)
	(_time 1463740620255 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 65643264653335766064753a346665666763366260)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 293(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101100001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101100001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8456          1463740620301 Structure
(_unit VHDL (slice_1 0 304(structure 0 344))
	(_version vc6)
	(_time 1463740620302 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9494939bc3c3c982c4c781cd939795939792c7929d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740620270)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 375(_ent (_in))))
				(_port (_int B -5 0 375(_ent (_in))))
				(_port (_int C -5 0 375(_ent (_in))))
				(_port (_int D -5 0 375(_ent (_in))))
				(_port (_int Z -5 0 376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 364(_ent (_out))))
			)
		)
		(lut40002
			(_object
				(_port (_int A -5 0 379(_ent (_in))))
				(_port (_int B -5 0 379(_ent (_in))))
				(_port (_int C -5 0 379(_ent (_in))))
				(_port (_int D -5 0 379(_ent (_in))))
				(_port (_int Z -5 0 380(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 367(_ent (_in))))
				(_port (_int D1 -5 0 367(_ent (_in))))
				(_port (_int SD -5 0 367(_ent (_in))))
				(_port (_int SP -5 0 368(_ent (_in))))
				(_port (_int CK -5 0 368(_ent (_in))))
				(_port (_int LSR -5 0 368(_ent (_in))))
				(_port (_int Q -5 0 369(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 372(_ent (_out))))
			)
		)
	)
	(_inst i76_2_lut 0 383(_comp lut40001)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i72_4_lut 0 387(_comp lut40002)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst fsm_state_ps_i_i0 0 389(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 392(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 396
		(_object
			(_prcs
				(line__398(_arch 0 0 398(_procedure_call (_trgt(11))(_sens(0)))))
				(line__399(_arch 1 0 399(_procedure_call (_trgt(12))(_sens(1)))))
				(line__400(_arch 2 0 400(_procedure_call (_trgt(13))(_sens(2)))))
				(line__401(_arch 3 0 401(_procedure_call (_trgt(14))(_sens(3)))))
				(line__402(_arch 4 0 402(_procedure_call (_trgt(15))(_sens(4)))))
				(line__403(_arch 5 0 403(_procedure_call (_trgt(16))(_sens(5)))))
				(line__404(_arch 6 0 404(_procedure_call (_trgt(17))(_sens(6)))))
				(line__405(_arch 7 0 405(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 409
		(_object
			(_prcs
				(line__411(_arch 8 0 411(_procedure_call (_trgt(18))(_sens(17)))))
				(line__412(_arch 9 0 412(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 308 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 309 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 310(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_C1 -3 0 312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 315(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 316(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 317(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 318(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 319(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 320(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 321(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 322(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 323(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 324(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 325(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 326(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 327 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 328 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 329 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 330 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 331 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 332 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 333 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 335(_ent(_in))))
		(_port (_int A1 -5 0 335(_ent(_in))))
		(_port (_int D0 -5 0 335(_ent(_in))))
		(_port (_int C0 -5 0 336(_ent(_in))))
		(_port (_int B0 -5 0 336(_ent(_in))))
		(_port (_int A0 -5 0 336(_ent(_in))))
		(_port (_int DI0 -5 0 337(_ent(_in))))
		(_port (_int CLK -5 0 337(_ent(_in))))
		(_port (_int F0 -5 0 337(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 338(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 338(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 347(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 348(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 349(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 351(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 352(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 353(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 354(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 355(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 356(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 357(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 358(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 359(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 361(_arch(_uni))))
		(_sig (_int VCCI -5 0 362(_arch(_uni))))
		(_var (_int F0_zd -5 0 417(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 418(_prcs 0)))
		(_var (_int Q0_zd -5 0 419(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 420(_prcs 0)))
		(_var (_int F1_zd -5 0 421(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 422(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 424(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 425(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 426(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 427(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 415(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1704          1463740620348 Structure
(_unit VHDL (lut40003 0 374(structure 0 521))
	(_version vc6)
	(_time 1463740620349 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c3c29497c59593d0c6c2d39c92c0c3c0c0c590c4c6)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 523(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6483          1463740620379 Structure
(_unit VHDL (slice_2 0 534(structure 0 564))
	(_version vc6)
	(_time 1463740620380 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e2e2e5b1b3b5bff4b0edf7bbe5e1e0e5e1e4b1e4eb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463740620363)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 590(_ent (_in))))
				(_port (_int B -5 0 590(_ent (_in))))
				(_port (_int C -5 0 590(_ent (_in))))
				(_port (_int D -5 0 590(_ent (_in))))
				(_port (_int Z -5 0 591(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 579(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 582(_ent (_in))))
				(_port (_int D1 -5 0 582(_ent (_in))))
				(_port (_int SD -5 0 582(_ent (_in))))
				(_port (_int SP -5 0 583(_ent (_in))))
				(_port (_int CK -5 0 583(_ent (_in))))
				(_port (_int LSR -5 0 583(_ent (_in))))
				(_port (_int Q -5 0 584(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 587(_ent (_out))))
			)
		)
	)
	(_inst i1 0 594(_comp lut40003)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 596(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst last_go_20 0 598(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 601(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 605
		(_object
			(_prcs
				(line__607(_arch 0 0 607(_procedure_call (_trgt(5))(_sens(0)))))
				(line__608(_arch 1 0 608(_procedure_call (_trgt(7))(_sens(1)))))
				(line__609(_arch 2 0 609(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 613
		(_object
			(_prcs
				(line__615(_arch 3 0 615(_procedure_call (_trgt(6))(_sens(5)))))
				(line__616(_arch 4 0 616(_procedure_call (_trgt(8))(_sens(7)))))
				(line__617(_arch 5 0 617(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 537 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 538 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 539 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 540(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 540(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_M0 -3 0 542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 545(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 548 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 549 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 550 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 551 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 552 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 553 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 554 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 555 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 557(_ent(_in))))
		(_port (_int CE -5 0 557(_ent(_in))))
		(_port (_int CLK -5 0 557(_ent(_in))))
		(_port (_int F0 -5 0 558(_ent(_out))))
		(_port (_int Q0 -5 0 558(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 567(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 568(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 569(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 570(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 571(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 572(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 573(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 574(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 576(_arch(_uni))))
		(_sig (_int VCCI -5 0 577(_arch(_uni))))
		(_var (_int Q0_zd -5 0 621(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 622(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 624(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 625(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 626(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 627(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 628(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 629(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 620(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1106          1463740620443 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 713))
	(_version vc6)
	(_time 1463740620444 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 21212c25767377372927677b722624272726292777)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 715(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3016          1463740620488 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 742))
	(_version vc6)
	(_time 1463740620489 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f4e4e4d18191f594a4c091548484a484b4a194c4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 753(_ent (_in))))
				(_port (_int T -4 0 753(_ent (_in))))
				(_port (_int PAD -4 0 753(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 750(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 756(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 758(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 762
		(_object
			(_prcs
				(line__764(_arch 0 0 764(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 745(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 746(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 748(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 768(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 769(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 767(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740620535 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 815))
	(_version vc6)
	(_time 1463740620536 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e7f7f7f2a282e687b7d382479797b797a7b287d7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 826(_ent (_in))))
				(_port (_int T -4 0 826(_ent (_in))))
				(_port (_int PAD -4 0 826(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 823(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 829(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 831(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 835
		(_object
			(_prcs
				(line__837(_arch 0 0 837(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 818(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 819(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 821(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 841(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 842(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 840(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740620597 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 888))
	(_version vc6)
	(_time 1463740620598 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bdbcbce9e8ebedabb8befbe7babab8bab9b8ebbebc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 899(_ent (_in))))
				(_port (_int T -4 0 899(_ent (_in))))
				(_port (_int PAD -4 0 899(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 896(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 902(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 904(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 908
		(_object
			(_prcs
				(line__910(_arch 0 0 910(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 891(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 892(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 894(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 914(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 915(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 913(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3016          1463740620646 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 961))
	(_version vc6)
	(_time 1463740620647 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code ebeaeab8b8bdbbfdeee8adb1ececeeecefeebde8ea)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 972(_ent (_in))))
				(_port (_int T -4 0 972(_ent (_in))))
				(_port (_int PAD -4 0 972(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 969(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 975(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 977(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 981
		(_object
			(_prcs
				(line__983(_arch 0 0 983(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 965(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 967(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 987(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 988(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 986(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740620691 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 1034))
	(_version vc6)
	(_time 1463740620692 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1a1b181d4a4c4a0c1f195c401d1d1f1d1e1f4c191b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1045(_ent (_in))))
				(_port (_int T -4 0 1045(_ent (_in))))
				(_port (_int PAD -4 0 1045(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1042(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 1048(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1050(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1054
		(_object
			(_prcs
				(line__1056(_arch 0 0 1056(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1037(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 1038(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1040(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 1060(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 1061(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1059(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3032          1463740620724 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 1107))
	(_version vc6)
	(_time 1463740620725 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 39383b3c316f692f3c3a7f633e3e3c3e3d3c6f3a38)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1118(_ent (_in))))
				(_port (_int T -4 0 1118(_ent (_in))))
				(_port (_int PAD -4 0 1118(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1115(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 1121(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1123(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1127
		(_object
			(_prcs
				(line__1129(_arch 0 0 1129(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1110(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 1111(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1113(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 1133(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 1134(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1132(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740620740 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 1180))
	(_version vc6)
	(_time 1463740620741 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 49481c4b431e195c1b485b121b4f4b4f1a4f4a4f4d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1191(_ent (_in))))
				(_port (_int T -4 0 1191(_ent (_in))))
				(_port (_int PAD -4 0 1191(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1188(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 1194(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1196(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1200
		(_object
			(_prcs
				(line__1202(_arch 0 0 1202(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1183(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 1184(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1186(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 1206(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 1207(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1205(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2982          1463740620755 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 1253))
	(_version vc6)
	(_time 1463740620756 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 59580c5a530e094c0b584e020a5f5b5f0a5f5a5f5d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1264(_ent (_in))))
				(_port (_int T -4 0 1264(_ent (_in))))
				(_port (_int PAD -4 0 1264(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1261(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 1267(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1273
		(_object
			(_prcs
				(line__1275(_arch 0 0 1275(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1256(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 1257(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1259(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 1279(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 1280(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1278(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2975          1463740620785 Structure
(_unit VHDL (busyb 0 5102(structure 0 1326))
	(_version vc6)
	(_time 1463740620786 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 78797c78752e2f6f75786a222b7f7d7f7b7f717e7a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1337(_ent (_in))))
				(_port (_int T -4 0 1337(_ent (_in))))
				(_port (_int PAD -4 0 1337(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1334(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 1340(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1342(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1346
		(_object
			(_prcs
				(line__1348(_arch 0 0 1348(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1329(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 1330(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1332(_arch(_uni))))
		(_var (_int busyS_zd -4 0 1352(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 1353(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1351(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740620816 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 1399))
	(_version vc6)
	(_time 1463740620817 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9796979993c09782c59684ccc291969093919292c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1410(_ent (_in))))
				(_port (_int T -4 0 1410(_ent (_in))))
				(_port (_int PAD -4 0 1410(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1407(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 1413(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1415(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1419
		(_object
			(_prcs
				(line__1421(_arch 0 0 1421(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1402(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 1403(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1405(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 1425(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 1426(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1424(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3033          1463740620831 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 1472))
	(_version vc6)
	(_time 1463740620832 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code a7a6a7f1a3f0a7b2f5a6b4fcf2a1a6a0a3a1a2a2f1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1483(_ent (_in))))
				(_port (_int T -4 0 1483(_ent (_in))))
				(_port (_int PAD -4 0 1483(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1480(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 1486(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1488(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1492
		(_object
			(_prcs
				(line__1494(_arch 0 0 1494(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1475(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 1476(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1478(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 1498(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 1499(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1497(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620849 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 1545))
	(_version vc6)
	(_time 1463740620850 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b6b7b4e2b1e0e6a0b3b5f0ecb1b1b3b1b2b3e0b5bf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1556(_ent (_in))))
				(_port (_int T -4 0 1556(_ent (_in))))
				(_port (_int PAD -4 0 1556(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1553(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 1559(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1565
		(_object
			(_prcs
				(line__1567(_arch 0 0 1567(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1548(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 1549(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1551(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 1571(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 1572(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1570(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620865 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 1618))
	(_version vc6)
	(_time 1463740620866 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c6c7c493c19096d0c3c5809cc1c1c3c1c2c390c5ce)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1629(_ent (_in))))
				(_port (_int T -4 0 1629(_ent (_in))))
				(_port (_int PAD -4 0 1629(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1626(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 1632(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1634(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1638
		(_object
			(_prcs
				(line__1640(_arch 0 0 1640(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1621(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 1622(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1624(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 1644(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 1645(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1643(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620878 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 1691))
	(_version vc6)
	(_time 1463740620879 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d5d4d787d18385c3d0d6938fd2d2d0d2d1d083d6d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1702(_ent (_in))))
				(_port (_int T -4 0 1702(_ent (_in))))
				(_port (_int PAD -4 0 1702(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1699(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 1705(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1707(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1711
		(_object
			(_prcs
				(line__1713(_arch 0 0 1713(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1694(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 1695(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1697(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 1717(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 1718(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1716(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620896 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 1764))
	(_version vc6)
	(_time 1463740620897 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e5e4e7b6e1b3b5f3e0e6a3bfe2e2e0e2e1e0b3e6e3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1775(_ent (_in))))
				(_port (_int T -4 0 1775(_ent (_in))))
				(_port (_int PAD -4 0 1775(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1772(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 1778(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1780(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1784
		(_object
			(_prcs
				(line__1786(_arch 0 0 1786(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1767(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 1768(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1770(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 1790(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 1791(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1789(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620925 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 1837))
	(_version vc6)
	(_time 1463740620926 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 04050702015254120107425e030301030001520701)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1848(_ent (_in))))
				(_port (_int T -4 0 1848(_ent (_in))))
				(_port (_int PAD -4 0 1848(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1845(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 1851(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1853(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1857
		(_object
			(_prcs
				(line__1859(_arch 0 0 1859(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 1841(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1843(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 1863(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 1864(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1862(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620943 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 1910))
	(_version vc6)
	(_time 1463740620944 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 14151713114244021117524e131311131011421710)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1921(_ent (_in))))
				(_port (_int T -4 0 1921(_ent (_in))))
				(_port (_int PAD -4 0 1921(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1918(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 1924(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1926(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1930
		(_object
			(_prcs
				(line__1932(_arch 0 0 1932(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1913(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 1914(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1916(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 1936(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 1937(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 1935(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620958 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 1983))
	(_version vc6)
	(_time 1463740620959 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 232220272175733526206579242426242726752020)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 1994(_ent (_in))))
				(_port (_int T -4 0 1994(_ent (_in))))
				(_port (_int PAD -4 0 1994(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1991(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 1997(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 1999(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2003
		(_object
			(_prcs
				(line__2005(_arch 0 0 2005(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 1986(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 1987(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1989(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 2009(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 2010(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2008(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740620987 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 2056))
	(_version vc6)
	(_time 1463740620988 2016.05.20 12:37:00)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 434240414115135546400519444446444746154041)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2067(_ent (_in))))
				(_port (_int T -4 0 2067(_ent (_in))))
				(_port (_int PAD -4 0 2067(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2064(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 2070(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2072(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2076
		(_object
			(_prcs
				(line__2078(_arch 0 0 2078(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2059(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 2060(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2062(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 2082(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 2083(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2081(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740621019 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 2129))
	(_version vc6)
	(_time 1463740621020 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 626361626134327467612438656567656667346163)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2140(_ent (_in))))
				(_port (_int T -4 0 2140(_ent (_in))))
				(_port (_int PAD -4 0 2140(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2137(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 2143(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2145(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2149
		(_object
			(_prcs
				(line__2151(_arch 0 0 2151(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 2133(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2135(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 2155(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 2156(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2154(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3020          1463740621065 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 2202))
	(_version vc6)
	(_time 1463740621066 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9190929e91c7c1879492d7cb969694969594c79291)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 2213(_ent (_in))))
				(_port (_int T -4 0 2213(_ent (_in))))
				(_port (_int PAD -4 0 2213(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2210(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 2216(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 2218(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2222
		(_object
			(_prcs
				(line__2224(_arch 0 0 2224(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 2206(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2208(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 2228(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 2229(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2227(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463740621083 Structure
(_unit VHDL (xo2iobuf0004 0 2258(structure 0 2265))
	(_version vc6)
	(_time 1463740621084 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a0a0aff7f6f2f6b6a8a6e6faf3a7a5a6a6a3a0a3a0)
	(_ent
		(_time 1463740621081)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 2267(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2259(_ent(_out))))
		(_port (_int PAD -1 0 2259(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3338          1463740621099 Structure
(_unit VHDL (clkb 0 3704(structure 0 2297))
	(_version vc6)
	(_time 1463740621100 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b0b1b4e4e3e7b6a6b7b7a3eab2b6e2b6b2b6b3b6e3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0004
			(_object
				(_port (_int Z -5 0 2304(_ent (_out))))
				(_port (_int PAD -5 0 2304(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 2307(_comp xo2iobuf0004)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0004)
		)
	)
	(_block WireDelay 0 2311
		(_object
			(_prcs
				(line__2313(_arch 0 0 2313(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2300(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 2301(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2317(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2318(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 2320(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 2321(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2316(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3338          1463740621114 Structure
(_unit VHDL (rstb 0 3620(structure 0 2381))
	(_version vc6)
	(_time 1463740621115 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bfbfbaeaeae9efa9b8b9ade4edb8bbb9bdb8bdb8bc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0004
			(_object
				(_port (_int Z -5 0 2388(_ent (_out))))
				(_port (_int PAD -5 0 2388(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 2391(_comp xo2iobuf0004)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0004)
		)
	)
	(_block WireDelay 0 2395
		(_object
			(_prcs
				(line__2397(_arch 0 0 2397(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2384(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 2385(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2401(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2402(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 2404(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 2405(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2400(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3321          1463740621130 Structure
(_unit VHDL (gob 0 3536(structure 0 2465))
	(_version vc6)
	(_time 1463740621131 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cfcecf9acf9899d9cdc889959cc9c8c999c9cdc9c8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0004
			(_object
				(_port (_int Z -5 0 2472(_ent (_out))))
				(_port (_int PAD -5 0 2472(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 2475(_comp xo2iobuf0004)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0004)
		)
	)
	(_block WireDelay 0 2479
		(_object
			(_prcs
				(line__2481(_arch 0 0 2481(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 2468(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 2469(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 2485(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 2486(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 2488(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 2489(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 2484(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1269          1463740621145 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 2536))
	(_version vc6)
	(_time 1463740621146 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dfdedf8c8a8989ccdbda9b85d8d9dbd9dad9d8d8dc)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 2539(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 2541(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 2537(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1780          1463740621175 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 2567))
	(_version vc6)
	(_time 1463740621176 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fefffeafa8a8a8ebabfce7a4faf9fdf9faf8fcf8f9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 2573(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 2576(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 2580
		(_object
			(_prcs
				(line__2582(_arch 0 0 2582(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 2570(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 2585(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 11444         1463740621268 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 2617))
	(_version vc6)
	(_time 1463740621269 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5b5a00580a0c0b4e5f5a48010f5d0e5d5f5d5e5c59)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int B0 -1 0 2630(_ent (_in))))
				(_port (_int A0 -1 0 2630(_ent (_in))))
				(_port (_int DI0 -1 0 2630(_ent (_in))))
				(_port (_int CLK -1 0 2631(_ent (_in))))
				(_port (_int F0 -1 0 2631(_ent (_out))))
				(_port (_int Q0 -1 0 2631(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int C1 -1 0 2634(_ent (_in))))
				(_port (_int A1 -1 0 2634(_ent (_in))))
				(_port (_int D0 -1 0 2634(_ent (_in))))
				(_port (_int C0 -1 0 2635(_ent (_in))))
				(_port (_int B0 -1 0 2635(_ent (_in))))
				(_port (_int A0 -1 0 2635(_ent (_in))))
				(_port (_int DI0 -1 0 2636(_ent (_in))))
				(_port (_int CLK -1 0 2636(_ent (_in))))
				(_port (_int F0 -1 0 2636(_ent (_out))))
				(_port (_int Q0 -1 0 2637(_ent (_out))))
				(_port (_int F1 -1 0 2637(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int M0 -1 0 2640(_ent (_in))))
				(_port (_int CE -1 0 2640(_ent (_in))))
				(_port (_int CLK -1 0 2640(_ent (_in))))
				(_port (_int F0 -1 0 2641(_ent (_out))))
				(_port (_int Q0 -1 0 2641(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 2644(_ent (_in))))
				(_port (_int dataout11 -1 0 2644(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 2647(_ent (_in))))
				(_port (_int dataout12 -1 0 2647(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 2650(_ent (_in))))
				(_port (_int dataout10 -1 0 2650(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 2653(_ent (_in))))
				(_port (_int dataout13 -1 0 2653(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 2656(_ent (_in))))
				(_port (_int dataout14 -1 0 2656(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 2659(_ent (_in))))
				(_port (_int dataout15 -1 0 2659(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 2662(_ent (_in))))
				(_port (_int lcdrs -1 0 2662(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 2665(_ent (_in))))
				(_port (_int lcdwr -1 0 2665(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 2668(_ent (_in))))
				(_port (_int busyS -1 0 2668(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 2671(_ent (_in))))
				(_port (_int fsmstate0 -1 0 2671(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 2674(_ent (_in))))
				(_port (_int fsmstate1 -1 0 2674(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 2677(_ent (_in))))
				(_port (_int dataout9 -1 0 2677(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 2680(_ent (_in))))
				(_port (_int dataout8 -1 0 2680(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 2683(_ent (_in))))
				(_port (_int dataout7 -1 0 2683(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 2686(_ent (_in))))
				(_port (_int dataout6 -1 0 2686(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 2689(_ent (_in))))
				(_port (_int dataout5 -1 0 2689(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 2692(_ent (_in))))
				(_port (_int dataout4 -1 0 2692(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 2695(_ent (_in))))
				(_port (_int dataout3 -1 0 2695(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 2698(_ent (_in))))
				(_port (_int dataout2 -1 0 2698(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 2701(_ent (_in))))
				(_port (_int dataout1 -1 0 2701(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 2704(_ent (_in))))
				(_port (_int dataout0 -1 0 2704(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 2707(_ent (_out))))
				(_port (_int clkS -1 0 2707(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 2710(_ent (_out))))
				(_port (_int rstS -1 0 2710(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 2713(_ent (_out))))
				(_port (_int goS -1 0 2713(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 2716(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 2719(_comp SLICE_0)
		(_port
			((B0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((DI0)(n88))
			((CLK)(clk_c))
			((F0)(n88))
			((Q0)(fsm_state_c_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 2722(_comp SLICE_1)
		(_port
			((C1)(fsm_state_ps_i_0))
			((A1)(fsm_state_c_1))
			((D0)(go_c))
			((C0)(fsm_state_ps_i_0))
			((B0)(last_go))
			((A0)(fsm_state_c_1))
			((DI0)(n91))
			((CLK)(clk_c))
			((F0)(n91))
			((Q0)(fsm_state_ps_i_0))
			((F1)(clk_c_enable_1))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 2726(_comp SLICE_2)
		(_port
			((M0)(go_c))
			((CE)(clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(GND_net))
			((Q0)(last_go))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst data_out_11_I 0 2729(_comp data_out_11_B)
		(_port
			((PADDO)(GND_net))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_12_I 0 2731(_comp data_out_12_B)
		(_port
			((PADDO)(GND_net))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_10_I 0 2733(_comp data_out_10_B)
		(_port
			((PADDO)(GND_net))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_13_I 0 2735(_comp data_out_13_B)
		(_port
			((PADDO)(GND_net))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_14_I 0 2737(_comp data_out_14_B)
		(_port
			((PADDO)(GND_net))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_15_I 0 2739(_comp data_out_15_B)
		(_port
			((PADDO)(GND_net))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst lcd_rsI 0 2741(_comp lcd_rsB)
		(_port
			((PADDO)(GND_net))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 2743(_comp lcd_wrB)
		(_port
			((PADDO)(GND_net))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst busyI 0 2745(_comp busyB)
		(_port
			((PADDO)(GND_net))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst fsm_state_0_I 0 2747(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst fsm_state_1_I 0 2749(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst data_out_9_I 0 2751(_comp data_out_9_B)
		(_port
			((PADDO)(GND_net))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 2753(_comp data_out_8_B)
		(_port
			((PADDO)(GND_net))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 2755(_comp data_out_7_B)
		(_port
			((PADDO)(GND_net))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 2757(_comp data_out_6_B)
		(_port
			((PADDO)(GND_net))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 2759(_comp data_out_5_B)
		(_port
			((PADDO)(GND_net))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 2761(_comp data_out_4_B)
		(_port
			((PADDO)(GND_net))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 2763(_comp data_out_3_B)
		(_port
			((PADDO)(GND_net))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 2765(_comp data_out_2_B)
		(_port
			((PADDO)(GND_net))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 2767(_comp data_out_1_B)
		(_port
			((PADDO)(GND_net))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 2769(_comp data_out_0_B)
		(_port
			((PADDO)(GND_net))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst clkI 0 2771(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 2773(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 2775(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst GSR_INST 0 2777(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 2779(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 2781(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int fsm_state_ps_i_0 -1 0 2618(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 2619(_arch(_uni))))
		(_sig (_int n88 -1 0 2620(_arch(_uni))))
		(_sig (_int clk_c -1 0 2621(_arch(_uni))))
		(_sig (_int go_c -1 0 2622(_arch(_uni))))
		(_sig (_int last_go -1 0 2623(_arch(_uni))))
		(_sig (_int n91 -1 0 2624(_arch(_uni))))
		(_sig (_int clk_c_enable_1 -1 0 2625(_arch(_uni))))
		(_sig (_int GND_net -1 0 2626(_arch(_uni))))
		(_sig (_int rst_c -1 0 2627(_arch(_uni))))
		(_sig (_int VCCI -1 0 2628(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 2788 (lcd_sender))
	(_version vc6)
	(_time 1463740621299 2016.05.20 12:37:01)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b7b707b2d2d2d6c7e7868202e7c7e7c797d7e7e2d)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2528          1463740740081 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463740740082 2016.05.20 12:39:00)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 76757a77752021617774642c2270237075707e7172)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2528          1463740803325 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463740803326 2016.05.20 12:40:03)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 8185d38f85d7d696808293dbd587d4878287898685)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000049 55 2528          1463740850283 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463740850284 2016.05.20 12:40:50)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code edbcefbebcbbbafaeceeffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1463737471368)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int command_data -1 0 32(_ent (_in))))
				(_port (_int clk -1 0 33(_ent (_in))))
				(_port (_int rst -1 0 34(_ent (_in))))
				(_port (_int go -1 0 35(_ent (_in))))
				(_port (_int data_in 0 0 36(_ent (_in))))
				(_port (_int fsm_state 1 0 37(_ent (_out))))
				(_port (_int busy -1 0 38(_ent (_out))))
				(_port (_int lcd_wr -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
				(_port (_int data_out 2 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((command_data)(command_data))
			((clk)(clk))
			((rst)(rst))
			((go)(go))
			((data_in)(data_in))
			((fsm_state)(fsm_state))
			((busy)(busy))
			((lcd_wr)(lcd_wr))
			((lcd_rs)(lcd_rs))
			((data_out)(data_out))
		)
		(_use (_ent . lcd_sender)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int command_data -1 0 45(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 46(_arch(_uni((i 3))))))
		(_sig (_int rst -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int go -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int data_in 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 50(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fsm_state 4 0 50(_arch(_uni))))
		(_sig (_int busy -1 0 51(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 52(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 53(_arch(_uni))))
		(_sig (_int data_out 3 0 54(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(1))(_sens(1)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(2)))))
			(tb(_arch 2 0 77(_prcs (_wait_for)(_trgt(0)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000050 55 1692          1463741020549 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463741020550 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 000f5307055650130504435b540704030406530705)
	(_ent
		(_time 1463737467171)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1702          1463741020580 Structure
(_unit VHDL (lut40001 0 271(structure 0 46))
	(_version vc6)
	(_time 1463741020581 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 202f7325257670332521307f712320232126732725)
	(_ent
		(_time 1463737467749)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 48(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 272(_ent(_in))))
		(_port (_int B -1 0 272(_ent(_in))))
		(_port (_int C -1 0 272(_ent(_in))))
		(_port (_int D -1 0 272(_ent(_in))))
		(_port (_int Z -1 0 273(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 829           1463741020611 Structure
(_unit VHDL (gnd 0 38(structure 0 66))
	(_version vc6)
	(_time 1463741020612 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3f30383a3c686f2939397a656a3938396a393b3938)
	(_ent
		(_time 1463737467359)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 68(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 39(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1897          1463741020642 Structure
(_unit VHDL (vmuxregsre 0 57(structure 0 87))
	(_version vc6)
	(_time 1463741020643 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5e50585d5f080f49575a4c040a5859595d595c585b)
	(_ent
		(_time 1463737467499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 89(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 58(_ent(_in))))
		(_port (_int D1 -1 0 58(_ent(_in))))
		(_port (_int SD -1 0 58(_ent(_in))))
		(_port (_int SP -1 0 59(_ent(_in))))
		(_port (_int CK -1 0 59(_ent(_in))))
		(_port (_int LSR -1 0 59(_ent(_in))))
		(_port (_int Q -1 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 831           1463741020674 Structure
(_unit VHDL (vcc 0 79(structure 0 107))
	(_version vc6)
	(_time 1463741020675 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7d737b7c2a2a2a6a7a7b6e272f7a7b7b7e7b7e7a7b)
	(_ent
		(_time 1463737467546)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 80(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 8847          1463741020718 Structure
(_unit VHDL (slice_0 0 119(structure 0 161))
	(_version vc6)
	(_time 1463741020719 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code aca2affbacfbf1bafaa9b9f5abafacabafaaffaaa5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741020703)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 182(_ent (_in))))
				(_port (_int B -5 0 182(_ent (_in))))
				(_port (_int C -5 0 182(_ent (_in))))
				(_port (_int D -5 0 182(_ent (_in))))
				(_port (_int Z -5 0 183(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 186(_ent (_in))))
				(_port (_int B -5 0 186(_ent (_in))))
				(_port (_int C -5 0 186(_ent (_in))))
				(_port (_int D -5 0 186(_ent (_in))))
				(_port (_int Z -5 0 187(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 190(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 193(_ent (_in))))
				(_port (_int D1 -5 0 193(_ent (_in))))
				(_port (_int SD -5 0 193(_ent (_in))))
				(_port (_int SP -5 0 194(_ent (_in))))
				(_port (_int CK -5 0 194(_ent (_in))))
				(_port (_int LSR -5 0 194(_ent (_in))))
				(_port (_int Q -5 0 195(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 198(_ent (_out))))
			)
		)
	)
	(_inst i2_3_lut_4_lut 0 201(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst i164_1_lut_rep_3 0 203(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 205(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst busy_26 0 207(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 210(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 214
		(_object
			(_prcs
				(line__216(_arch 0 0 216(_procedure_call (_trgt(11))(_sens(0)))))
				(line__217(_arch 1 0 217(_procedure_call (_trgt(12))(_sens(1)))))
				(line__218(_arch 2 0 218(_procedure_call (_trgt(13))(_sens(2)))))
				(line__219(_arch 3 0 219(_procedure_call (_trgt(14))(_sens(3)))))
				(line__220(_arch 4 0 220(_procedure_call (_trgt(15))(_sens(4)))))
				(line__221(_arch 5 0 221(_procedure_call (_trgt(16))(_sens(5)))))
				(line__222(_arch 6 0 222(_procedure_call (_trgt(18))(_sens(6)))))
				(line__223(_arch 7 0 223(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 227
		(_object
			(_prcs
				(line__229(_arch 8 0 229(_procedure_call (_trgt(17))(_sens(16)))))
				(line__230(_arch 9 0 230(_procedure_call (_trgt(19))(_sens(18)))))
				(line__231(_arch 10 0 231(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 122 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 123 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 124 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 125(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 125(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 140(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 144 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 150 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 152(_ent(_in))))
		(_port (_int C1 -5 0 152(_ent(_in))))
		(_port (_int B1 -5 0 152(_ent(_in))))
		(_port (_int A1 -5 0 153(_ent(_in))))
		(_port (_int D0 -5 0 153(_ent(_in))))
		(_port (_int DI0 -5 0 153(_ent(_in))))
		(_port (_int CE -5 0 154(_ent(_in))))
		(_port (_int CLK -5 0 154(_ent(_in))))
		(_port (_int F0 -5 0 154(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 155(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 155(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 164(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 167(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 168(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 169(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 170(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 171(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 172(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 173(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 174(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 175(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 176(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 177(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 179(_arch(_uni))))
		(_sig (_int VCCI -5 0 180(_arch(_uni))))
		(_var (_int F0_zd -5 0 236(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 237(_prcs 0)))
		(_var (_int Q0_zd -5 0 238(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 239(_prcs 0)))
		(_var (_int F1_zd -5 0 240(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 241(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 243(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 244(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 245(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 246(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 247(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 248(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 234(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
V 000050 55 7184          1463741020783 Structure
(_unit VHDL (slice_2 0 349(structure 0 384))
	(_version vc6)
	(_time 1463741020784 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code eae4e9b9e8bdb7fcbabfffb3ede9e8ede9ecb9ece3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741020781)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 404(_ent (_in))))
				(_port (_int D1 -5 0 404(_ent (_in))))
				(_port (_int SD -5 0 404(_ent (_in))))
				(_port (_int SP -5 0 405(_ent (_in))))
				(_port (_int CK -5 0 405(_ent (_in))))
				(_port (_int LSR -5 0 405(_ent (_in))))
				(_port (_int Q -5 0 406(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 401(_ent (_out))))
			)
		)
	)
	(_inst data_out_i2 0 412(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 415(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 417(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i3 0 419(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 424
		(_object
			(_prcs
				(line__426(_arch 0 0 426(_procedure_call (_trgt(6))(_sens(0)))))
				(line__427(_arch 1 0 427(_procedure_call (_trgt(8))(_sens(1)))))
				(line__428(_arch 2 0 428(_procedure_call (_trgt(10))(_sens(2)))))
				(line__429(_arch 3 0 429(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 433
		(_object
			(_prcs
				(line__435(_arch 4 0 435(_procedure_call (_trgt(7))(_sens(6)))))
				(line__436(_arch 5 0 436(_procedure_call (_trgt(9))(_sens(8)))))
				(line__437(_arch 6 0 437(_procedure_call (_trgt(11))(_sens(10)))))
				(line__438(_arch 7 0 438(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 352 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 353 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 354 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 355(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 355(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_M1 -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 377(_ent(_in))))
		(_port (_int M0 -5 0 377(_ent(_in))))
		(_port (_int CE -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int Q0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 378(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 387(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 388(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 395(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 398(_arch(_uni))))
		(_sig (_int GNDI -5 0 399(_arch(_uni))))
		(_var (_int Q0_zd -5 0 442(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 443(_prcs 0)))
		(_var (_int Q1_zd -5 0 444(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 445(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 447(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 448(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 449(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 450(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 451(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 452(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 453(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 454(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 441(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7184          1463741020874 Structure
(_unit VHDL (slice_3 0 556(structure 0 591))
	(_version vc6)
	(_time 1463741020875 2016.05.20 12:43:40)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 48464a4a131f155e181d5d114f4b4b4f4b4e1b4e41)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741020859)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 611(_ent (_in))))
				(_port (_int D1 -5 0 611(_ent (_in))))
				(_port (_int SD -5 0 611(_ent (_in))))
				(_port (_int SP -5 0 612(_ent (_in))))
				(_port (_int CK -5 0 612(_ent (_in))))
				(_port (_int LSR -5 0 612(_ent (_in))))
				(_port (_int Q -5 0 613(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 616(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 608(_ent (_out))))
			)
		)
	)
	(_inst data_out_i4 0 619(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 622(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 624(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i5 0 626(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 631
		(_object
			(_prcs
				(line__633(_arch 0 0 633(_procedure_call (_trgt(6))(_sens(0)))))
				(line__634(_arch 1 0 634(_procedure_call (_trgt(8))(_sens(1)))))
				(line__635(_arch 2 0 635(_procedure_call (_trgt(10))(_sens(2)))))
				(line__636(_arch 3 0 636(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 640
		(_object
			(_prcs
				(line__642(_arch 4 0 642(_procedure_call (_trgt(7))(_sens(6)))))
				(line__643(_arch 5 0 643(_procedure_call (_trgt(9))(_sens(8)))))
				(line__644(_arch 6 0 644(_procedure_call (_trgt(11))(_sens(10)))))
				(line__645(_arch 7 0 645(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 559 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 560 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 561 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 562(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 562(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_M1 -3 0 564(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 565(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 566(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 567(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 568(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 569(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 570 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 571 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 572 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 573 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 574 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 575 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 576 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 577 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 578 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 579 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 580 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 581 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 582 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 584(_ent(_in))))
		(_port (_int M0 -5 0 584(_ent(_in))))
		(_port (_int CE -5 0 584(_ent(_in))))
		(_port (_int CLK -5 0 585(_ent(_in))))
		(_port (_int Q0 -5 0 585(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 585(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 594(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 595(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 596(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 597(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 598(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 599(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 600(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 601(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 602(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 603(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 605(_arch(_uni))))
		(_sig (_int GNDI -5 0 606(_arch(_uni))))
		(_var (_int Q0_zd -5 0 649(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 650(_prcs 0)))
		(_var (_int Q1_zd -5 0 651(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 652(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 654(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 655(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 656(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 657(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 658(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 659(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 660(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 661(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 648(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7184          1463741021171 Structure
(_unit VHDL (slice_4 0 763(structure 0 798))
	(_version vc6)
	(_time 1463741021172 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 707e717123272d6620256529777374777376237679)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021124)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 818(_ent (_in))))
				(_port (_int D1 -5 0 818(_ent (_in))))
				(_port (_int SD -5 0 818(_ent (_in))))
				(_port (_int SP -5 0 819(_ent (_in))))
				(_port (_int CK -5 0 819(_ent (_in))))
				(_port (_int LSR -5 0 819(_ent (_in))))
				(_port (_int Q -5 0 820(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 815(_ent (_out))))
			)
		)
	)
	(_inst data_out_i6 0 826(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 829(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 831(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i7 0 833(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 838
		(_object
			(_prcs
				(line__840(_arch 0 0 840(_procedure_call (_trgt(6))(_sens(0)))))
				(line__841(_arch 1 0 841(_procedure_call (_trgt(8))(_sens(1)))))
				(line__842(_arch 2 0 842(_procedure_call (_trgt(10))(_sens(2)))))
				(line__843(_arch 3 0 843(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 847
		(_object
			(_prcs
				(line__849(_arch 4 0 849(_procedure_call (_trgt(7))(_sens(6)))))
				(line__850(_arch 5 0 850(_procedure_call (_trgt(9))(_sens(8)))))
				(line__851(_arch 6 0 851(_procedure_call (_trgt(11))(_sens(10)))))
				(line__852(_arch 7 0 852(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 766 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 767 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 768 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 769(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 769(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 771(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 772(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 776(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 789 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 791(_ent(_in))))
		(_port (_int M0 -5 0 791(_ent(_in))))
		(_port (_int CE -5 0 791(_ent(_in))))
		(_port (_int CLK -5 0 792(_ent(_in))))
		(_port (_int Q0 -5 0 792(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 792(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 801(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 802(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 803(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 807(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 808(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 809(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 810(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 812(_arch(_uni))))
		(_sig (_int GNDI -5 0 813(_arch(_uni))))
		(_var (_int Q0_zd -5 0 856(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 857(_prcs 0)))
		(_var (_int Q1_zd -5 0 858(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 859(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 861(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 862(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 863(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 864(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 865(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 855(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7241          1463741021235 Structure
(_unit VHDL (slice_5 0 970(structure 0 1005))
	(_version vc6)
	(_time 1463741021248 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code beb0bfeab8e9e3a8eeebabe7b9bdbbb9bdb8edb8b7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021233)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1025(_ent (_in))))
				(_port (_int D1 -5 0 1025(_ent (_in))))
				(_port (_int SD -5 0 1025(_ent (_in))))
				(_port (_int SP -5 0 1026(_ent (_in))))
				(_port (_int CK -5 0 1026(_ent (_in))))
				(_port (_int LSR -5 0 1026(_ent (_in))))
				(_port (_int Q -5 0 1027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1030(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1022(_ent (_out))))
			)
		)
	)
	(_inst data_out_i8 0 1033(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1036(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1038(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i9 0 1040(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1045
		(_object
			(_prcs
				(line__1047(_arch 0 0 1047(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1048(_arch 1 0 1048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1049(_arch 2 0 1049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1050(_arch 3 0 1050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1054
		(_object
			(_prcs
				(line__1056(_arch 4 0 1056(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1057(_arch 5 0 1057(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1058(_arch 6 0 1058(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1059(_arch 7 0 1059(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 974 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 975 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 976(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 983(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 996 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 998(_ent(_in))))
		(_port (_int M0 -5 0 998(_ent(_in))))
		(_port (_int CE -5 0 998(_ent(_in))))
		(_port (_int CLK -5 0 999(_ent(_in))))
		(_port (_int Q0 -5 0 999(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 999(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1012(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1013(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1014(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1015(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1016(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1017(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1019(_arch(_uni))))
		(_sig (_int GNDI -5 0 1020(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1063(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1064(_prcs 0)))
		(_var (_int Q1_zd -5 0 1065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1066(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1068(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1069(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1070(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1062(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1706          1463741021298 Structure
(_unit VHDL (lut40002 0 465(structure 0 1185))
	(_version vc6)
	(_time 1463741021299 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ede2bcbfbcbbbdfee8ecfdb2bceeedeeefebbeeae8)
	(_ent
		(_time 1463737467827)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1187(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 466(_ent(_in))))
		(_port (_int B -1 0 466(_ent(_in))))
		(_port (_int C -1 0 466(_ent(_in))))
		(_port (_int D -1 0 466(_ent(_in))))
		(_port (_int Z -1 0 467(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1706          1463741021327 Structure
(_unit VHDL (lut40003 0 374(structure 0 1206))
	(_version vc6)
	(_time 1463741021328 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c035c0b5a5a5c1f090d1c535d0f0c0f0f0a5f0b09)
	(_ent
		(_time 1463739412402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1208(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 375(_ent(_in))))
		(_port (_int B -1 0 375(_ent(_in))))
		(_port (_int C -1 0 375(_ent(_in))))
		(_port (_int D -1 0 375(_ent(_in))))
		(_port (_int Z -1 0 376(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7926          1463741021360 Structure
(_unit VHDL (slice_9 0 1219(structure 0 1254))
	(_version vc6)
	(_time 1463741021361 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2c222c282c7b713a7d7c39752b2f252b2f2a7f2a25)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021358)
	)
	(_vital vital_level0)
	(_comp
		(lut40002
			(_object
				(_port (_int A -5 0 1283(_ent (_in))))
				(_port (_int B -5 0 1283(_ent (_in))))
				(_port (_int C -5 0 1283(_ent (_in))))
				(_port (_int D -5 0 1283(_ent (_in))))
				(_port (_int Z -5 0 1284(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1272(_ent (_out))))
			)
		)
		(lut40003
			(_object
				(_port (_int A -5 0 1287(_ent (_in))))
				(_port (_int B -5 0 1287(_ent (_in))))
				(_port (_int C -5 0 1287(_ent (_in))))
				(_port (_int D -5 0 1287(_ent (_in))))
				(_port (_int Z -5 0 1288(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1275(_ent (_in))))
				(_port (_int D1 -5 0 1275(_ent (_in))))
				(_port (_int SD -5 0 1275(_ent (_in))))
				(_port (_int SP -5 0 1276(_ent (_in))))
				(_port (_int CK -5 0 1276(_ent (_in))))
				(_port (_int LSR -5 0 1276(_ent (_in))))
				(_port (_int Q -5 0 1277(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1280(_ent (_out))))
			)
		)
	)
	(_inst i201_2_lut 0 1291(_comp lut40002)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40002)
		)
	)
	(_inst DRIVEGND 0 1293(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i15_2_lut 0 1295(_comp lut40003)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst fsm_state_ps_i_i1 0 1297(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1300(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1304
		(_object
			(_prcs
				(line__1306(_arch 0 0 1306(_procedure_call (_trgt(9))(_sens(0)))))
				(line__1307(_arch 1 0 1307(_procedure_call (_trgt(10))(_sens(1)))))
				(line__1308(_arch 2 0 1308(_procedure_call (_trgt(11))(_sens(2)))))
				(line__1309(_arch 3 0 1309(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1310(_arch 4 0 1310(_procedure_call (_trgt(13))(_sens(4)))))
				(line__1311(_arch 5 0 1311(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 1315
		(_object
			(_prcs
				(line__1317(_arch 6 0 1317(_procedure_call (_trgt(14))(_sens(13)))))
				(line__1318(_arch 7 0 1318(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1222 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1223 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1224 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1225(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1225(_ent gms(_string \"SLICE_9"\))))
		(_gen (_int tipd_D1 -3 0 1227(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1228(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1229(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1230(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1231(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1232(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1233(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1237(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1238 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1239 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1240 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1241 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1242 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1243 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1244 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1246(_ent(_in))))
		(_port (_int B1 -5 0 1246(_ent(_in))))
		(_port (_int D0 -5 0 1246(_ent(_in))))
		(_port (_int A0 -5 0 1247(_ent(_in))))
		(_port (_int DI0 -5 0 1247(_ent(_in))))
		(_port (_int CLK -5 0 1247(_ent(_in))))
		(_port (_int F0 -5 0 1248(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1248(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1248(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1257(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1258(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1259(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1260(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1261(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1262(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1263(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1264(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1265(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1266(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1267(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1269(_arch(_uni))))
		(_sig (_int VCCI -5 0 1270(_arch(_uni))))
		(_var (_int F0_zd -5 0 1323(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1324(_prcs 0)))
		(_var (_int Q0_zd -5 0 1325(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1326(_prcs 0)))
		(_var (_int F1_zd -5 0 1327(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1328(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1330(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1331(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1332(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1333(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1321(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(12)(14)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1706          1463741021420 Structure
(_unit VHDL (lut40004 0 704(structure 0 1421))
	(_version vc6)
	(_time 1463741021421 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6a653a6b3e3c3a796f6b7a353b696a696e6c396d6f)
	(_ent
		(_time 1463737467920)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1423(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010000010100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010000010100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 705(_ent(_in))))
		(_port (_int B -1 0 705(_ent(_in))))
		(_port (_int C -1 0 705(_ent(_in))))
		(_port (_int D -1 0 705(_ent(_in))))
		(_port (_int Z -1 0 706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1706          1463741021452 Structure
(_unit VHDL (lut40005 0 686(structure 0 1442))
	(_version vc6)
	(_time 1463741021453 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8986d98685dfd99a8c8899d6d88a898a8c8fda8e8c)
	(_ent
		(_time 1463739412543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1444(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101000001010100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101000001010100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 687(_ent(_in))))
		(_port (_int B -1 0 687(_ent(_in))))
		(_port (_int C -1 0 687(_ent(_in))))
		(_port (_int D -1 0 687(_ent(_in))))
		(_port (_int Z -1 0 688(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9231          1463741021514 Structure
(_unit VHDL (slice_10 0 1455(structure 0 1500))
	(_version vc6)
	(_time 1463741021515 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code c8c6c89d939f95de9f9add91cfcbc9cbc8cfcbce9b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021498)
	)
	(_vital vital_level0)
	(_comp
		(lut40004
			(_object
				(_port (_int A -5 0 1533(_ent (_in))))
				(_port (_int B -5 0 1533(_ent (_in))))
				(_port (_int C -5 0 1533(_ent (_in))))
				(_port (_int D -5 0 1533(_ent (_in))))
				(_port (_int Z -5 0 1534(_ent (_out))))
			)
		)
		(lut40005
			(_object
				(_port (_int A -5 0 1537(_ent (_in))))
				(_port (_int B -5 0 1537(_ent (_in))))
				(_port (_int C -5 0 1537(_ent (_in))))
				(_port (_int D -5 0 1537(_ent (_in))))
				(_port (_int Z -5 0 1538(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1525(_ent (_in))))
				(_port (_int D1 -5 0 1525(_ent (_in))))
				(_port (_int SD -5 0 1525(_ent (_in))))
				(_port (_int SP -5 0 1526(_ent (_in))))
				(_port (_int CK -5 0 1526(_ent (_in))))
				(_port (_int LSR -5 0 1526(_ent (_in))))
				(_port (_int Q -5 0 1527(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1530(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1522(_ent (_out))))
			)
		)
	)
	(_inst i12_4_lut_3_lut_4_lut 0 1541(_comp lut40004)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst i196_3_lut_4_lut 0 1543(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst fsm_state_ps_i_i0 0 1545(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1548(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1550(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1554
		(_object
			(_prcs
				(line__1556(_arch 0 0 1556(_procedure_call (_trgt(13))(_sens(0)))))
				(line__1557(_arch 1 0 1557(_procedure_call (_trgt(14))(_sens(1)))))
				(line__1558(_arch 2 0 1558(_procedure_call (_trgt(15))(_sens(2)))))
				(line__1559(_arch 3 0 1559(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1560(_arch 4 0 1560(_procedure_call (_trgt(17))(_sens(4)))))
				(line__1561(_arch 5 0 1561(_procedure_call (_trgt(18))(_sens(5)))))
				(line__1562(_arch 6 0 1562(_procedure_call (_trgt(19))(_sens(6)))))
				(line__1563(_arch 7 0 1563(_procedure_call (_trgt(20))(_sens(7)))))
				(line__1564(_arch 8 0 1564(_procedure_call (_trgt(21))(_sens(8)))))
				(line__1565(_arch 9 0 1565(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 1569
		(_object
			(_prcs
				(line__1571(_arch 10 0 1571(_procedure_call (_trgt(22))(_sens(21)))))
				(line__1572(_arch 11 0 1572(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1458 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1459 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1460 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1461(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1461(_ent gms(_string \"SLICE_10"\))))
		(_gen (_int tipd_D1 -3 0 1463(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 1464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 1465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 1473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 1475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1478(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1479(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1480(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1481(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1482 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1483 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1484 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1485 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1486 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1487 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1488 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 1490(_ent(_in))))
		(_port (_int C1 -5 0 1490(_ent(_in))))
		(_port (_int B1 -5 0 1490(_ent(_in))))
		(_port (_int A1 -5 0 1491(_ent(_in))))
		(_port (_int D0 -5 0 1491(_ent(_in))))
		(_port (_int C0 -5 0 1491(_ent(_in))))
		(_port (_int B0 -5 0 1492(_ent(_in))))
		(_port (_int A0 -5 0 1492(_ent(_in))))
		(_port (_int DI0 -5 0 1492(_ent(_in))))
		(_port (_int CLK -5 0 1493(_ent(_in))))
		(_port (_int F0 -5 0 1493(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1493(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1494(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 1503(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 1504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 1505(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1506(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1507(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1508(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1509(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1510(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1511(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1512(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1513(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1515(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1516(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1517(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1519(_arch(_uni))))
		(_sig (_int GNDI -5 0 1520(_arch(_uni))))
		(_var (_int F0_zd -5 0 1577(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1578(_prcs 0)))
		(_var (_int Q0_zd -5 0 1579(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1580(_prcs 0)))
		(_var (_int F1_zd -5 0 1581(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1582(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1584(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1585(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1586(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1587(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 1575(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 6030          1463741021576 Structure
(_unit VHDL (slice_11 0 1679(structure 0 1709))
	(_version vc6)
	(_time 1463741021577 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0608010053515b105401135f010507050701050055)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021561)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1726(_ent (_in))))
				(_port (_int D1 -5 0 1726(_ent (_in))))
				(_port (_int SD -5 0 1726(_ent (_in))))
				(_port (_int SP -5 0 1727(_ent (_in))))
				(_port (_int CK -5 0 1727(_ent (_in))))
				(_port (_int LSR -5 0 1727(_ent (_in))))
				(_port (_int Q -5 0 1728(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1731(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1723(_ent (_out))))
			)
		)
	)
	(_inst last_go_30 0 1734(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1737(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1739(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1743
		(_object
			(_prcs
				(line__1745(_arch 0 0 1745(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1746(_arch 1 0 1746(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1747(_arch 2 0 1747(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1751
		(_object
			(_prcs
				(line__1753(_arch 3 0 1753(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1754(_arch 4 0 1754(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1755(_arch 5 0 1755(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_M0 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1693 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1694 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1695 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1696 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1697 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1700 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1702(_ent(_in))))
		(_port (_int CE -5 0 1702(_ent(_in))))
		(_port (_int CLK -5 0 1702(_ent(_in))))
		(_port (_int Q0 -5 0 1703(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1712(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1713(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1714(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1715(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1716(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1717(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1718(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1720(_arch(_uni))))
		(_sig (_int GNDI -5 0 1721(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1759(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1760(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1762(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1763(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1764(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1765(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1766(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1767(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1758(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 6029          1463741021639 Structure
(_unit VHDL (slice_12 0 1843(structure 0 1873))
	(_version vc6)
	(_time 1463741021640 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 444a4346131319521643511d434745474643474217)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021623)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1890(_ent (_in))))
				(_port (_int D1 -5 0 1890(_ent (_in))))
				(_port (_int SD -5 0 1890(_ent (_in))))
				(_port (_int SP -5 0 1891(_ent (_in))))
				(_port (_int CK -5 0 1891(_ent (_in))))
				(_port (_int LSR -5 0 1891(_ent (_in))))
				(_port (_int Q -5 0 1892(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1895(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1887(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_28 0 1898(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1901(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1903(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1907
		(_object
			(_prcs
				(line__1909(_arch 0 0 1909(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1910(_arch 1 0 1910(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1911(_arch 2 0 1911(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1915
		(_object
			(_prcs
				(line__1917(_arch 3 0 1917(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1918(_arch 4 0 1918(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1919(_arch 5 0 1919(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1846 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1847 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1848 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1849(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1849(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_M0 -3 0 1851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1854(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1855 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1856 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1857 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1864 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1866(_ent(_in))))
		(_port (_int CE -5 0 1866(_ent(_in))))
		(_port (_int CLK -5 0 1866(_ent(_in))))
		(_port (_int Q0 -5 0 1867(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1876(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1877(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1878(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1879(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1880(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1882(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1884(_arch(_uni))))
		(_sig (_int GNDI -5 0 1885(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1923(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1924(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1926(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1927(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1928(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1929(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1930(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1931(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1922(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 6029          1463741021688 Structure
(_unit VHDL (slice_13 0 2007(structure 0 2037))
	(_version vc6)
	(_time 1463741021689 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 737d747223242e652174662a747072707074707520)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021686)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2054(_ent (_in))))
				(_port (_int D1 -5 0 2054(_ent (_in))))
				(_port (_int SD -5 0 2054(_ent (_in))))
				(_port (_int SP -5 0 2055(_ent (_in))))
				(_port (_int CK -5 0 2055(_ent (_in))))
				(_port (_int LSR -5 0 2055(_ent (_in))))
				(_port (_int Q -5 0 2056(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2059(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2051(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_31 0 2062(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2065(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2067(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2071
		(_object
			(_prcs
				(line__2073(_arch 0 0 2073(_procedure_call (_trgt(4))(_sens(0)))))
				(line__2074(_arch 1 0 2074(_procedure_call (_trgt(6))(_sens(1)))))
				(line__2075(_arch 2 0 2075(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 2079
		(_object
			(_prcs
				(line__2081(_arch 3 0 2081(_procedure_call (_trgt(5))(_sens(4)))))
				(line__2082(_arch 4 0 2082(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2083(_arch 5 0 2083(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2011 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2012 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2013(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_M0 -3 0 2015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2016(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2017(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2018(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2019 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2020 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2021 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2022 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2023 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2024 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2025 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2026 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2027 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2028 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 2030(_ent(_in))))
		(_port (_int CE -5 0 2030(_ent(_in))))
		(_port (_int CLK -5 0 2030(_ent(_in))))
		(_port (_int Q0 -5 0 2031(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 2040(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2041(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2042(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2043(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2044(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2046(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2048(_arch(_uni))))
		(_sig (_int GNDI -5 0 2049(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2087(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2088(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2090(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2091(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2092(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2093(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2094(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2095(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 2086(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 7275          1463741021748 Structure
(_unit VHDL (slice_18 0 2171(structure 0 2206))
	(_version vc6)
	(_time 1463741021749 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b2bcb5e6e3e5efa4e2e7a7ebb5b1b3b1bab5b1b4e1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021732)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2226(_ent (_in))))
				(_port (_int D1 -5 0 2226(_ent (_in))))
				(_port (_int SD -5 0 2226(_ent (_in))))
				(_port (_int SP -5 0 2227(_ent (_in))))
				(_port (_int CK -5 0 2227(_ent (_in))))
				(_port (_int LSR -5 0 2227(_ent (_in))))
				(_port (_int Q -5 0 2228(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2231(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2223(_ent (_out))))
			)
		)
	)
	(_inst data_out_i1 0 2234(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2237(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i10 0 2241(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2246
		(_object
			(_prcs
				(line__2248(_arch 0 0 2248(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2249(_arch 1 0 2249(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2250(_arch 2 0 2250(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2251(_arch 3 0 2251(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2255
		(_object
			(_prcs
				(line__2257(_arch 4 0 2257(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2258(_arch 5 0 2258(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2259(_arch 6 0 2259(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2260(_arch 7 0 2260(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2174 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2175 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2176 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2177(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2177(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_M1 -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2185 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2186 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2187 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2188 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2189 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2190 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2199(_ent(_in))))
		(_port (_int M0 -5 0 2199(_ent(_in))))
		(_port (_int CE -5 0 2199(_ent(_in))))
		(_port (_int CLK -5 0 2200(_ent(_in))))
		(_port (_int Q0 -5 0 2200(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2200(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2209(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2210(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2211(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2212(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2213(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2214(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2216(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2217(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2218(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2220(_arch(_uni))))
		(_sig (_int GNDI -5 0 2221(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2264(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2265(_prcs 0)))
		(_var (_int Q1_zd -5 0 2266(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2267(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2269(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2270(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2271(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2272(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2273(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2274(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2275(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2276(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2263(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7276          1463741021842 Structure
(_unit VHDL (slice_19 0 2378(structure 0 2413))
	(_version vc6)
	(_time 1463741021843 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f0109090a5852195f5a1a56080c0e0c06080c095c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021826)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2433(_ent (_in))))
				(_port (_int D1 -5 0 2433(_ent (_in))))
				(_port (_int SD -5 0 2433(_ent (_in))))
				(_port (_int SP -5 0 2434(_ent (_in))))
				(_port (_int CK -5 0 2434(_ent (_in))))
				(_port (_int LSR -5 0 2434(_ent (_in))))
				(_port (_int Q -5 0 2435(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2438(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2430(_ent (_out))))
			)
		)
	)
	(_inst data_out_i11 0 2441(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2444(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2446(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i12 0 2448(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2453
		(_object
			(_prcs
				(line__2455(_arch 0 0 2455(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2456(_arch 1 0 2456(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2457(_arch 2 0 2457(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2458(_arch 3 0 2458(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2462
		(_object
			(_prcs
				(line__2464(_arch 4 0 2464(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2465(_arch 5 0 2465(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2466(_arch 6 0 2466(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2467(_arch 7 0 2467(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2381 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2382 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2383 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2384(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2384(_ent gms(_string \"SLICE_19"\))))
		(_gen (_int tipd_M1 -3 0 2386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2391(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2404 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2406(_ent(_in))))
		(_port (_int M0 -5 0 2406(_ent(_in))))
		(_port (_int CE -5 0 2406(_ent(_in))))
		(_port (_int CLK -5 0 2407(_ent(_in))))
		(_port (_int Q0 -5 0 2407(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2407(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2417(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2419(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2420(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2421(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2422(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2424(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2425(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2427(_arch(_uni))))
		(_sig (_int GNDI -5 0 2428(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2471(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2472(_prcs 0)))
		(_var (_int Q1_zd -5 0 2473(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2474(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2476(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2477(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2478(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2479(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2480(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2481(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2482(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2483(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2470(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7276          1463741021859 Structure
(_unit VHDL (slice_20 0 2585(structure 0 2620))
	(_version vc6)
	(_time 1463741021860 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 1f1119181a4842094f4a0a46181c1d1c1f181c194c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021857)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2640(_ent (_in))))
				(_port (_int D1 -5 0 2640(_ent (_in))))
				(_port (_int SD -5 0 2640(_ent (_in))))
				(_port (_int SP -5 0 2641(_ent (_in))))
				(_port (_int CK -5 0 2641(_ent (_in))))
				(_port (_int LSR -5 0 2641(_ent (_in))))
				(_port (_int Q -5 0 2642(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2645(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2637(_ent (_out))))
			)
		)
	)
	(_inst data_out_i13 0 2648(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2651(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2653(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i14 0 2655(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2660
		(_object
			(_prcs
				(line__2662(_arch 0 0 2662(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2663(_arch 1 0 2663(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2664(_arch 2 0 2664(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2665(_arch 3 0 2665(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2669
		(_object
			(_prcs
				(line__2671(_arch 4 0 2671(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2672(_arch 5 0 2672(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2673(_arch 6 0 2673(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2674(_arch 7 0 2674(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2588 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2589 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2590 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2591(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2591(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_M1 -3 0 2593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2598(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2599 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2609 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2610 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2611 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2613(_ent(_in))))
		(_port (_int M0 -5 0 2613(_ent(_in))))
		(_port (_int CE -5 0 2613(_ent(_in))))
		(_port (_int CLK -5 0 2614(_ent(_in))))
		(_port (_int Q0 -5 0 2614(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2614(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2628(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2629(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2630(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2631(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2632(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2634(_arch(_uni))))
		(_sig (_int GNDI -5 0 2635(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2678(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2679(_prcs 0)))
		(_var (_int Q1_zd -5 0 2680(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2681(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2683(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2684(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2685(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2686(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2687(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2688(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2689(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2690(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2677(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7276          1463741021875 Structure
(_unit VHDL (slice_21 0 2792(structure 0 2827))
	(_version vc6)
	(_time 1463741021876 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e20282a287973387e7b3b77292d2c2d2f292d287d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741021873)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2847(_ent (_in))))
				(_port (_int D1 -5 0 2847(_ent (_in))))
				(_port (_int SD -5 0 2847(_ent (_in))))
				(_port (_int SP -5 0 2848(_ent (_in))))
				(_port (_int CK -5 0 2848(_ent (_in))))
				(_port (_int LSR -5 0 2848(_ent (_in))))
				(_port (_int Q -5 0 2849(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2852(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2844(_ent (_out))))
			)
		)
	)
	(_inst data_out_i15 0 2855(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2858(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2860(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst data_out_i16 0 2862(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2867
		(_object
			(_prcs
				(line__2869(_arch 0 0 2869(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2870(_arch 1 0 2870(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2871(_arch 2 0 2871(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2872(_arch 3 0 2872(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2876
		(_object
			(_prcs
				(line__2878(_arch 4 0 2878(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2879(_arch 5 0 2879(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2880(_arch 6 0 2880(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2881(_arch 7 0 2881(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2795 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2796 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2797 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2798(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2798(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_M1 -3 0 2800(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2805(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2809 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2810 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2811 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2812 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2813 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2814 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2815 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2816 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2817 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2818 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2820(_ent(_in))))
		(_port (_int M0 -5 0 2820(_ent(_in))))
		(_port (_int CE -5 0 2820(_ent(_in))))
		(_port (_int CLK -5 0 2821(_ent(_in))))
		(_port (_int Q0 -5 0 2821(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2821(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2830(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2831(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2832(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2833(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2834(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2835(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2836(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2837(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2838(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2839(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2841(_arch(_uni))))
		(_sig (_int GNDI -5 0 2842(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2885(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2886(_prcs 0)))
		(_var (_int Q1_zd -5 0 2887(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2888(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2890(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2891(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2892(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2893(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2894(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2895(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2896(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2897(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2884(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1108          1463741021890 Structure
(_unit VHDL (xo2iobuf 0 1496(structure 0 3006))
	(_version vc6)
	(_time 1463741021891 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3e30333b3d6c6828363878646d393b383839363868)
	(_ent
		(_time 1463740136297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3008(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 1497(_ent(_in))))
		(_port (_int T -1 0 1497(_ent(_in))))
		(_port (_int PAD -1 0 1497(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3033          1463741021906 Structure
(_unit VHDL (fsm_state_1_b 0 3444(structure 0 3035))
	(_version vc6)
	(_time 1463741021907 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4e414d4d18194e5b1c4f5d151b484f494a484b4b18)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3046(_ent (_in))))
				(_port (_int T -4 0 3046(_ent (_in))))
				(_port (_int PAD -4 0 3046(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3043(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_1 0 3049(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3051(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3055
		(_object
			(_prcs
				(line__3057(_arch 0 0 3057(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3448 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3449 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3450(_ent(_string \"fsm_state_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate1 -3 0 3453(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3455(_ent(_in))))
		(_port (_int fsmstate1 -4 0 3455(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3038(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate1_out -4 0 3039(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3041(_arch(_uni))))
		(_var (_int fsmstate1_zd -4 0 3061(_prcs 0((i 1)))))
		(_var (_int fsmstate1_GlitchData -6 0 3062(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3060(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 49)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3033          1463741021922 Structure
(_unit VHDL (fsm_state_0_b 0 5175(structure 0 3108))
	(_version vc6)
	(_time 1463741021923 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d525e5f0a0a5d480f5c4e06085b5c5a595b58580b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3119(_ent (_in))))
				(_port (_int T -4 0 3119(_ent (_in))))
				(_port (_int PAD -4 0 3119(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3116(_ent (_out))))
			)
		)
	)
	(_inst fsm_state_pad_0 0 3122(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(fsmstate0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3124(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3128
		(_object
			(_prcs
				(line__3130(_arch 0 0 3130(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5178 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5179 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5180 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5181(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5181(_ent(_string \"fsm_state_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 5183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_fsmstate0 -3 0 5184(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5186(_ent(_in))))
		(_port (_int fsmstate0 -4 0 5186(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3111(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int fsmstate0_out -4 0 3112(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3114(_arch(_uni))))
		(_var (_int fsmstate0_zd -4 0 3134(_prcs 0((i 1)))))
		(_var (_int fsmstate0_GlitchData -6 0 3135(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3133(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1936552806 1702125940 48)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2975          1463741021937 Structure
(_unit VHDL (busyb 0 5102(structure 0 3181))
	(_version vc6)
	(_time 1463741021938 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 6d626a6c3c3b3a7a606d7f373e6a686a6e6a646b6f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3192(_ent (_in))))
				(_port (_int T -4 0 3192(_ent (_in))))
				(_port (_int PAD -4 0 3192(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3189(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 3195(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3197(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3201
		(_object
			(_prcs
				(line__3203(_arch 0 0 3203(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5106 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5107 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5108(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 5110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 5111(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5113(_ent(_in))))
		(_port (_int busyS -4 0 5113(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3184(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 3185(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3187(_arch(_uni))))
		(_var (_int busyS_zd -4 0 3207(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 3208(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3206(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2982          1463741021953 Structure
(_unit VHDL (lcd_wrb 0 5029(structure 0 3254))
	(_version vc6)
	(_time 1463741021954 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7c732a7d2c2b2c692e7d6b272f7a7e7a2f7a7f7a78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3265(_ent (_in))))
				(_port (_int T -4 0 3265(_ent (_in))))
				(_port (_int PAD -4 0 3265(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3262(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 3268(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3274
		(_object
			(_prcs
				(line__3276(_arch 0 0 3276(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5033 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5034 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5035(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5035(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 5040(_ent(_in))))
		(_port (_int lcdwr -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3257(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 3258(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3260(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 3280(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 3281(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3279(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2982          1463741021968 Structure
(_unit VHDL (lcd_rsb 0 4956(structure 0 3327))
	(_version vc6)
	(_time 1463741021969 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8c83da82dcdbdc99de8d9ed7de8a8e8adf8a8f8a88)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469917)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3338(_ent (_in))))
				(_port (_int T -4 0 3338(_ent (_in))))
				(_port (_int PAD -4 0 3338(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3335(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 3341(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3343(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3347
		(_object
			(_prcs
				(line__3349(_arch 0 0 3349(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4959 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4960 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4961 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4962(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4962(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4965(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4967(_ent(_in))))
		(_port (_int lcdrs -4 0 4967(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 3331(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3333(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 3353(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 3354(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3352(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741021982 Structure
(_unit VHDL (data_out_15_b 0 4883(structure 0 3400))
	(_version vc6)
	(_time 1463741021983 2016.05.20 12:43:41)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9c939d93cecacc8a999fdac69b9b999b9899ca9f9d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3411(_ent (_in))))
				(_port (_int T -4 0 3411(_ent (_in))))
				(_port (_int PAD -4 0 3411(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3408(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_15 0 3414(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3416(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3420
		(_object
			(_prcs
				(line__3422(_arch 0 0 3422(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4886 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4887 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4888 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4889(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4889(_ent(_string \"data_out_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout15 -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4894(_ent(_in))))
		(_port (_int dataout15 -4 0 4894(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3403(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout15_out -4 0 3404(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3406(_arch(_uni))))
		(_var (_int dataout15_zd -4 0 3426(_prcs 0((i 1)))))
		(_var (_int dataout15_GlitchData -6 0 3427(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3425(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 53)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741022013 Structure
(_unit VHDL (data_out_14_b 0 4810(structure 0 3473))
	(_version vc6)
	(_time 1463741022014 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code bbb4baefe8edebadbeb8fde1bcbcbebcbfbeedb8ba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3484(_ent (_in))))
				(_port (_int T -4 0 3484(_ent (_in))))
				(_port (_int PAD -4 0 3484(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3481(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_14 0 3487(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3489(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3493
		(_object
			(_prcs
				(line__3495(_arch 0 0 3495(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4813 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4814 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4815 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4816(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4816(_ent(_string \"data_out_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 4818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout14 -3 0 4819(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4821(_ent(_in))))
		(_port (_int dataout14 -4 0 4821(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3476(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout14_out -4 0 3477(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3479(_arch(_uni))))
		(_var (_int dataout14_zd -4 0 3499(_prcs 0((i 1)))))
		(_var (_int dataout14_GlitchData -6 0 3500(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3498(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 52)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741022044 Structure
(_unit VHDL (data_out_13_b 0 4737(structure 0 3546))
	(_version vc6)
	(_time 1463741022045 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code dad5db888a8c8accdfd99c80dddddfdddedf8cd9db)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469792)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3557(_ent (_in))))
				(_port (_int T -4 0 3557(_ent (_in))))
				(_port (_int PAD -4 0 3557(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3554(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_13 0 3560(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3562(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3566
		(_object
			(_prcs
				(line__3568(_arch 0 0 3568(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4740 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4741 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4742 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4743(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4743(_ent(_string \"data_out_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 4745(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout13 -3 0 4746(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4748(_ent(_in))))
		(_port (_int dataout13 -4 0 4748(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3549(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout13_out -4 0 3550(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3552(_arch(_uni))))
		(_var (_int dataout13_zd -4 0 3572(_prcs 0((i 1)))))
		(_var (_int dataout13_GlitchData -6 0 3573(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3571(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 51)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741022107 Structure
(_unit VHDL (data_out_12_b 0 4664(structure 0 3619))
	(_version vc6)
	(_time 1463741022108 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 18171a1f114e480e1d1b5e421f1f1d1f1c1d4e1b19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3630(_ent (_in))))
				(_port (_int T -4 0 3630(_ent (_in))))
				(_port (_int PAD -4 0 3630(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3627(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_12 0 3633(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3635(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3639
		(_object
			(_prcs
				(line__3641(_arch 0 0 3641(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4668 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4669 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4670(_ent(_string \"data_out_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 4672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout12 -3 0 4673(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4675(_ent(_in))))
		(_port (_int dataout12 -4 0 4675(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout12_out -4 0 3623(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3625(_arch(_uni))))
		(_var (_int dataout12_zd -4 0 3645(_prcs 0((i 1)))))
		(_var (_int dataout12_GlitchData -6 0 3646(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3644(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 50)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741022154 Structure
(_unit VHDL (data_out_11_b 0 4591(structure 0 3692))
	(_version vc6)
	(_time 1463741022155 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 47484545411117514244011d404042404342114446)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469761)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3703(_ent (_in))))
				(_port (_int T -4 0 3703(_ent (_in))))
				(_port (_int PAD -4 0 3703(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3700(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_11 0 3706(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3708(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3712
		(_object
			(_prcs
				(line__3714(_arch 0 0 3714(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4594 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4595 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4597(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4597(_ent(_string \"data_out_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 4599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout11 -3 0 4600(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4602(_ent(_in))))
		(_port (_int dataout11 -4 0 4602(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3695(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout11_out -4 0 3696(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3698(_arch(_uni))))
		(_var (_int dataout11_zd -4 0 3718(_prcs 0((i 1)))))
		(_var (_int dataout11_GlitchData -6 0 3719(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3717(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 49)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3032          1463741022187 Structure
(_unit VHDL (data_out_10_b 0 4518(structure 0 3765))
	(_version vc6)
	(_time 1463741022188 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 66696466613036706365203c616163616263306567)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469745)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3776(_ent (_in))))
				(_port (_int T -4 0 3776(_ent (_in))))
				(_port (_int PAD -4 0 3776(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3773(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_10 0 3779(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3781(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3785
		(_object
			(_prcs
				(line__3787(_arch 0 0 3787(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4521 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4522 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4523 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4524(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4524(_ent(_string \"data_out_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 4526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout10 -3 0 4527(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4529(_ent(_in))))
		(_port (_int dataout10 -4 0 4529(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3768(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout10_out -4 0 3769(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3771(_arch(_uni))))
		(_var (_int dataout10_zd -4 0 3791(_prcs 0((i 1)))))
		(_var (_int dataout10_GlitchData -6 0 3792(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3790(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823 48)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022232 Structure
(_unit VHDL (data_out_9_b 0 4445(structure 0 3838))
	(_version vc6)
	(_time 1463741022233 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 959a979a91c3c5839096d3cf929290929190c3969c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469730)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3849(_ent (_in))))
				(_port (_int T -4 0 3849(_ent (_in))))
				(_port (_int PAD -4 0 3849(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3846(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_9 0 3852(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3854(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3858
		(_object
			(_prcs
				(line__3860(_arch 0 0 3860(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4451(_ent(_string \"data_out_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 4453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout9 -3 0 4454(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4456(_ent(_in))))
		(_port (_int dataout9 -4 0 4456(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout9_out -4 0 3842(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3844(_arch(_uni))))
		(_var (_int dataout9_zd -4 0 3864(_prcs 0((i 1)))))
		(_var (_int dataout9_GlitchData -6 0 3865(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3863(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 963933551)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022265 Structure
(_unit VHDL (data_out_8_b 0 4372(structure 0 3911))
	(_version vc6)
	(_time 1463741022266 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b4bbb6e0b1e2e4a2b1b7f2eeb3b3b1b3b0b1e2b7bc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469636)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3922(_ent (_in))))
				(_port (_int T -4 0 3922(_ent (_in))))
				(_port (_int PAD -4 0 3922(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3919(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_8 0 3925(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3927(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3931
		(_object
			(_prcs
				(line__3933(_arch 0 0 3933(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4375 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4376 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4377 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4378(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4378(_ent(_string \"data_out_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 4380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout8 -3 0 4381(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4383(_ent(_in))))
		(_port (_int dataout8 -4 0 4383(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3914(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout8_out -4 0 3915(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3917(_arch(_uni))))
		(_var (_int dataout8_zd -4 0 3937(_prcs 0((i 1)))))
		(_var (_int dataout8_GlitchData -6 0 3938(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3936(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 947156335)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022271 Structure
(_unit VHDL (data_out_7_b 0 4299(structure 0 3984))
	(_version vc6)
	(_time 1463741022272 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b4bbb6e0b1e2e4a2b1b7f2eeb3b3b1b3b0b1e2b7b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469558)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3995(_ent (_in))))
				(_port (_int T -4 0 3995(_ent (_in))))
				(_port (_int PAD -4 0 3995(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3992(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_7 0 3998(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4000(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4004
		(_object
			(_prcs
				(line__4006(_arch 0 0 4006(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4302 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4303 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4304 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4305(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4305(_ent(_string \"data_out_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout7 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4310(_ent(_in))))
		(_port (_int dataout7 -4 0 4310(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3987(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout7_out -4 0 3988(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3990(_arch(_uni))))
		(_var (_int dataout7_zd -4 0 4010(_prcs 0((i 1)))))
		(_var (_int dataout7_GlitchData -6 0 4011(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4009(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 930379119)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022296 Structure
(_unit VHDL (data_out_6_b 0 4226(structure 0 4057))
	(_version vc6)
	(_time 1463741022297 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d4dbd686d18284c2d1d7928ed3d3d1d3d0d182d7d2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4068(_ent (_in))))
				(_port (_int T -4 0 4068(_ent (_in))))
				(_port (_int PAD -4 0 4068(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4065(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_6 0 4071(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4073(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4077
		(_object
			(_prcs
				(line__4079(_arch 0 0 4079(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4232(_ent(_string \"data_out_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 4234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout6 -3 0 4235(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4237(_ent(_in))))
		(_port (_int dataout6 -4 0 4237(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4060(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout6_out -4 0 4061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4063(_arch(_uni))))
		(_var (_int dataout6_zd -4 0 4083(_prcs 0((i 1)))))
		(_var (_int dataout6_GlitchData -6 0 4084(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4082(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 913601903)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022312 Structure
(_unit VHDL (data_out_5_b 0 4153(structure 0 4130))
	(_version vc6)
	(_time 1463741022313 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e3ece1b0e1b5b3f5e6e0a5b9e4e4e6e4e7e6b5e0e6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469418)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4141(_ent (_in))))
				(_port (_int T -4 0 4141(_ent (_in))))
				(_port (_int PAD -4 0 4141(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4138(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_5 0 4144(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4146(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4150
		(_object
			(_prcs
				(line__4152(_arch 0 0 4152(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4159(_ent(_string \"data_out_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 4161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout5 -3 0 4162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4164(_ent(_in))))
		(_port (_int dataout5 -4 0 4164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4133(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout5_out -4 0 4134(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4136(_arch(_uni))))
		(_var (_int dataout5_zd -4 0 4156(_prcs 0((i 1)))))
		(_var (_int dataout5_GlitchData -6 0 4157(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4155(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 896824687)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022325 Structure
(_unit VHDL (data_out_4_b 0 4080(structure 0 4203))
	(_version vc6)
	(_time 1463741022326 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code f3fcf1a3f1a5a3e5f6f0b5a9f4f4f6f4f7f6a5f0f7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469324)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4214(_ent (_in))))
				(_port (_int T -4 0 4214(_ent (_in))))
				(_port (_int PAD -4 0 4214(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4211(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_4 0 4217(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4219(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4223
		(_object
			(_prcs
				(line__4225(_arch 0 0 4225(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4083 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4084 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4085 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4086(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4086(_ent(_string \"data_out_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout4 -3 0 4089(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4091(_ent(_in))))
		(_port (_int dataout4 -4 0 4091(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout4_out -4 0 4207(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4209(_arch(_uni))))
		(_var (_int dataout4_zd -4 0 4229(_prcs 0((i 1)))))
		(_var (_int dataout4_GlitchData -6 0 4230(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4228(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 880047471)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022358 Structure
(_unit VHDL (data_out_3_b 0 4007(structure 0 4276))
	(_version vc6)
	(_time 1463741022359 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 121d11151144420417115448151517151617441111)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469309)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4287(_ent (_in))))
				(_port (_int T -4 0 4287(_ent (_in))))
				(_port (_int PAD -4 0 4287(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4284(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_3 0 4290(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4292(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4296
		(_object
			(_prcs
				(line__4298(_arch 0 0 4298(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4010 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4011 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4012 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4013(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4013(_ent(_string \"data_out_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4015(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout3 -3 0 4016(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4018(_ent(_in))))
		(_port (_int dataout3 -4 0 4018(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4279(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout3_out -4 0 4280(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4282(_arch(_uni))))
		(_var (_int dataout3_zd -4 0 4302(_prcs 0((i 1)))))
		(_var (_int dataout3_GlitchData -6 0 4303(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4301(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 863270255)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022418 Structure
(_unit VHDL (data_out_2_b 0 3934(structure 0 4349))
	(_version vc6)
	(_time 1463741022419 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 505f5353510600465553160a575755575455065352)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469293)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4360(_ent (_in))))
				(_port (_int T -4 0 4360(_ent (_in))))
				(_port (_int PAD -4 0 4360(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4357(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_2 0 4363(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4365(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4369
		(_object
			(_prcs
				(line__4371(_arch 0 0 4371(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3937 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3938 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3939 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3940(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3940(_ent(_string \"data_out_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 3942(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout2 -3 0 3943(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3945(_ent(_in))))
		(_port (_int dataout2 -4 0 3945(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4352(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout2_out -4 0 4353(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4355(_arch(_uni))))
		(_var (_int dataout2_zd -4 0 4375(_prcs 0((i 1)))))
		(_var (_int dataout2_GlitchData -6 0 4376(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4374(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 846493039)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022450 Structure
(_unit VHDL (data_out_1_b 0 3861(structure 0 4422))
	(_version vc6)
	(_time 1463741022451 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 707f7371712620667573362a777775777475267371)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469277)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4433(_ent (_in))))
				(_port (_int T -4 0 4433(_ent (_in))))
				(_port (_int PAD -4 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4430(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_1 0 4436(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4438(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4442
		(_object
			(_prcs
				(line__4444(_arch 0 0 4444(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3864 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3865 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3866 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3867(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3867(_ent(_string \"data_out_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 3869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout1 -3 0 3870(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3872(_ent(_in))))
		(_port (_int dataout1 -4 0 3872(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout1_out -4 0 4426(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4428(_arch(_uni))))
		(_var (_int dataout1_zd -4 0 4448(_prcs 0((i 1)))))
		(_var (_int dataout1_GlitchData -6 0 4449(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4447(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 829715823)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3020          1463741022483 Structure
(_unit VHDL (data_out_0_b 0 3788(structure 0 4495))
	(_version vc6)
	(_time 1463741022484 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 8f808c81d8d9df998a8cc9d588888a888b8ad98c8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469215)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4506(_ent (_in))))
				(_port (_int T -4 0 4506(_ent (_in))))
				(_port (_int PAD -4 0 4506(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4503(_ent (_out))))
			)
		)
	)
	(_inst data_out_pad_0 0 4509(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(dataout0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4511(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4515
		(_object
			(_prcs
				(line__4517(_arch 0 0 4517(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3791 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3792 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3793 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3794(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3794(_ent(_string \"data_out_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_dataout0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3799(_ent(_in))))
		(_port (_int dataout0 -4 0 3799(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4498(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int dataout0_out -4 0 4499(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4501(_arch(_uni))))
		(_var (_int dataout0_zd -4 0 4521(_prcs 0((i 1)))))
		(_var (_int dataout0_GlitchData -6 0 4522(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4520(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 812938607)
	)
	(_model . Structure 2 -1)
)
V 000050 55 990           1463741022514 Structure
(_unit VHDL (xo2iobuf0006 0 2360(structure 0 4558))
	(_version vc6)
	(_time 1463741022515 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aea0a1f9adfcf8b8a6a8e8f4fda9aba8a8adaeadae)
	(_ent
		(_time 1463740296466)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4560(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 2361(_ent(_out))))
		(_port (_int PAD -1 0 2361(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3461          1463741022546 Structure
(_unit VHDL (command_datab 0 4570(structure 0 4590))
	(_version vc6)
	(_time 1463741022547 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cdc2c998cf9acddb9ccadc97c9cbc9c89bcbc9cbcc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022544)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 4597(_ent (_out))))
				(_port (_int PAD -5 0 4597(_ent (_in))))
			)
		)
	)
	(_inst command_data_pad 0 4600(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(commanddata_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 4604
		(_object
			(_prcs
				(line__4606(_arch 0 0 4606(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent(_string \"command_dataB"\))))
		(_gen (_int tipd_commanddata -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_commanddata_PADDI -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_commanddata -4 0 4580 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_commanddata_posedge -4 0 4581 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_commanddata_negedge -4 0 4582 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4584(_ent(_out)(_param_out))))
		(_port (_int commanddata -5 0 4584(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4593(_arch(_uni((i 1))))))
		(_sig (_int commanddata_ipd -5 0 4594(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4610(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4611(_prcs 0)))
		(_var (_int tviol_commanddata_commanddata -8 0 4613(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_commanddata -9 0 4614(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4609(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1835888483 1684303457 6386785)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3338          1463741022592 Structure
(_unit VHDL (clkb 0 3704(structure 0 4674))
	(_version vc6)
	(_time 1463741022593 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code fcf3f8acfcabfaeafbfbefa6fefaaefafefafffaaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469137)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 4681(_ent (_out))))
				(_port (_int PAD -5 0 4681(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4684(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 4688
		(_object
			(_prcs
				(line__4690(_arch 0 0 4690(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3707 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3708 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3709 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3710(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3710(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 3712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 3713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 3714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 3715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 3716 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3718(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 3718(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4677(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4678(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4694(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4695(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4697(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4698(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4693(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3338          1463741022653 Structure
(_unit VHDL (rstb 0 3620(structure 0 4758))
	(_version vc6)
	(_time 1463741022654 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a34303e686c6a2c3d3c2861683d3e3c383d383d39)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737469028)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 4765(_ent (_out))))
				(_port (_int PAD -5 0 4765(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4768(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 4772
		(_object
			(_prcs
				(line__4774(_arch 0 0 4774(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3623 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3624 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3625 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3626(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3626(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 3628(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 3629(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 3630 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 3631 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 3632 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3634(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 3634(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4761(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4762(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4778(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4779(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4781(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4782(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4777(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3321          1463741022670 Structure
(_unit VHDL (gob 0 3536(structure 0 4842))
	(_version vc6)
	(_time 1463741022671 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 4a4545484d1d1c5c484d0c10194c4d4c1c4c484c4d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737468965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 4849(_ent (_out))))
				(_port (_int PAD -5 0 4849(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 4852(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 4856
		(_object
			(_prcs
				(line__4858(_arch 0 0 4858(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3539 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3540 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3541 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3542(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3542(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 3544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 3545(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 3546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 3547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 3548 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 3550(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 3550(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4845(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 4846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4862(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4863(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 4865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 4866(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4861(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022686 Structure
(_unit VHDL (data_in_15_b 0 4906(structure 0 4926))
	(_version vc6)
	(_time 1463741022687 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5a5556590a0c0a4c5e5e1c00025c0f5f0c595b595f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022684)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 4933(_ent (_out))))
				(_port (_int PAD -5 0 4933(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_15 0 4936(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain15_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 4940
		(_object
			(_prcs
				(line__4942(_arch 0 0 4942(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4909 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4910 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4911 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4912(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4912(_ent(_string \"data_in_15_B"\))))
		(_gen (_int tipd_datain15 -3 0 4914(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain15_PADDI -3 0 4915(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain15 -4 0 4916 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain15_posedge -4 0 4917 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain15_negedge -4 0 4918 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4920(_ent(_out)(_param_out))))
		(_port (_int datain15 -5 0 4920(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4929(_arch(_uni((i 1))))))
		(_sig (_int datain15_ipd -5 0 4930(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4946(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4947(_prcs 0)))
		(_var (_int tviol_datain15_datain15 -8 0 4949(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain15 -9 0 4950(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4945(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 892431977)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022692 Structure
(_unit VHDL (data_in_14_b 0 4990(structure 0 5010))
	(_version vc6)
	(_time 1463741022693 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5a5556590a0c0a4c5e5e1c00025c0f5f0c595b595e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022690)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5017(_ent (_out))))
				(_port (_int PAD -5 0 5017(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_14 0 5020(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain14_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5024
		(_object
			(_prcs
				(line__5026(_arch 0 0 5026(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4993 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4994 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4995 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4996(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4996(_ent(_string \"data_in_14_B"\))))
		(_gen (_int tipd_datain14 -3 0 4998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain14_PADDI -3 0 4999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain14 -4 0 5000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain14_posedge -4 0 5001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain14_negedge -4 0 5002 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5004(_ent(_out)(_param_out))))
		(_port (_int datain14 -5 0 5004(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5013(_arch(_uni((i 1))))))
		(_sig (_int datain14_ipd -5 0 5014(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5030(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5031(_prcs 0)))
		(_var (_int tviol_datain14_datain14 -8 0 5033(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain14 -9 0 5034(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5029(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 875654761)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022746 Structure
(_unit VHDL (data_in_13_b 0 5074(structure 0 5094))
	(_version vc6)
	(_time 1463741022747 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9897949791cec88e9c9cdec2c09ecd9dce9b999b9b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022731)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5101(_ent (_out))))
				(_port (_int PAD -5 0 5101(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_13 0 5104(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain13_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5108
		(_object
			(_prcs
				(line__5110(_arch 0 0 5110(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5077 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5078 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5079 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5080(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5080(_ent(_string \"data_in_13_B"\))))
		(_gen (_int tipd_datain13 -3 0 5082(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain13_PADDI -3 0 5083(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain13 -4 0 5084 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain13_posedge -4 0 5085 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain13_negedge -4 0 5086 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5088(_ent(_out)(_param_out))))
		(_port (_int datain13 -5 0 5088(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5097(_arch(_uni((i 1))))))
		(_sig (_int datain13_ipd -5 0 5098(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5114(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5115(_prcs 0)))
		(_var (_int tviol_datain13_datain13 -8 0 5117(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain13 -9 0 5118(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5113(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 858877545)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022778 Structure
(_unit VHDL (data_in_12_b 0 5158(structure 0 5178))
	(_version vc6)
	(_time 1463741022779 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code b7b8bbe3b1e1e7a1b3b3f1edefb1e2b2e1b4b6b4b5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022762)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5185(_ent (_out))))
				(_port (_int PAD -5 0 5185(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_12 0 5188(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain12_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5192
		(_object
			(_prcs
				(line__5194(_arch 0 0 5194(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5161 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5162 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5163 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5164(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5164(_ent(_string \"data_in_12_B"\))))
		(_gen (_int tipd_datain12 -3 0 5166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain12_PADDI -3 0 5167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain12 -4 0 5168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain12_posedge -4 0 5169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain12_negedge -4 0 5170 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5172(_ent(_out)(_param_out))))
		(_port (_int datain12 -5 0 5172(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5181(_arch(_uni((i 1))))))
		(_sig (_int datain12_ipd -5 0 5182(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5198(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5199(_prcs 0)))
		(_var (_int tviol_datain12_datain12 -8 0 5201(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain12 -9 0 5202(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5197(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 842100329)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022824 Structure
(_unit VHDL (data_in_11_b 0 5242(structure 0 5262))
	(_version vc6)
	(_time 1463741022825 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code e6e9eab5e1b0b6f0e2e2a0bcbee0b3e3b0e5e7e5e7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022809)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5269(_ent (_out))))
				(_port (_int PAD -5 0 5269(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_11 0 5272(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain11_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5276
		(_object
			(_prcs
				(line__5278(_arch 0 0 5278(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5245 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5246 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5247 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5248(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5248(_ent(_string \"data_in_11_B"\))))
		(_gen (_int tipd_datain11 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain11_PADDI -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain11 -4 0 5252 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain11_posedge -4 0 5253 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain11_negedge -4 0 5254 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5256(_ent(_out)(_param_out))))
		(_port (_int datain11 -5 0 5256(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5265(_arch(_uni((i 1))))))
		(_sig (_int datain11_ipd -5 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5282(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5283(_prcs 0)))
		(_var (_int tviol_datain11_datain11 -8 0 5285(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain11 -9 0 5286(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5281(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 825323113)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3415          1463741022858 Structure
(_unit VHDL (data_in_10_b 0 5326(structure 0 5346))
	(_version vc6)
	(_time 1463741022859 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 050a0803015355130101435f5d0350005306040605)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022856)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5353(_ent (_out))))
				(_port (_int PAD -5 0 5353(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_10 0 5356(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain10_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5360
		(_object
			(_prcs
				(line__5362(_arch 0 0 5362(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5329 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5330 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5331 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5332(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5332(_ent(_string \"data_in_10_B"\))))
		(_gen (_int tipd_datain10 -3 0 5334(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain10_PADDI -3 0 5335(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain10 -4 0 5336 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain10_posedge -4 0 5337 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain10_negedge -4 0 5338 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5340(_ent(_out)(_param_out))))
		(_port (_int datain10 -5 0 5340(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5349(_arch(_uni((i 1))))))
		(_sig (_int datain10_ipd -5 0 5350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5366(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5367(_prcs 0)))
		(_var (_int tviol_datain10_datain10 -8 0 5369(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain10 -9 0 5370(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5365(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 808545897)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741022889 Structure
(_unit VHDL (data_in_9_b 0 5410(structure 0 5430))
	(_version vc6)
	(_time 1463741022890 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 242b2920217274322020627e7c22712172272d2172)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5437(_ent (_out))))
				(_port (_int PAD -5 0 5437(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_9 0 5440(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain9_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5444
		(_object
			(_prcs
				(line__5446(_arch 0 0 5446(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5413 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5414 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5415 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5416(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5416(_ent(_string \"data_in_9_B"\))))
		(_gen (_int tipd_datain9 -3 0 5418(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain9_PADDI -3 0 5419(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain9 -4 0 5420 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain9_posedge -4 0 5421 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain9_negedge -4 0 5422 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5424(_ent(_out)(_param_out))))
		(_port (_int datain9 -5 0 5424(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5433(_arch(_uni((i 1))))))
		(_sig (_int datain9_ipd -5 0 5434(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5450(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5451(_prcs 0)))
		(_var (_int tviol_datain9_datain9 -8 0 5453(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain9 -9 0 5454(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5449(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3763817)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741022934 Structure
(_unit VHDL (data_in_8_b 0 5494(structure 0 5514))
	(_version vc6)
	(_time 1463741022935 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 535c5e5051050345575715090b55065605505b5605)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022918)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5521(_ent (_out))))
				(_port (_int PAD -5 0 5521(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_8 0 5524(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain8_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5528
		(_object
			(_prcs
				(line__5530(_arch 0 0 5530(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5497 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5498 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5499 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5500(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5500(_ent(_string \"data_in_8_B"\))))
		(_gen (_int tipd_datain8 -3 0 5502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain8_PADDI -3 0 5503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain8 -4 0 5504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain8_posedge -4 0 5505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain8_negedge -4 0 5506 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5508(_ent(_out)(_param_out))))
		(_port (_int datain8 -5 0 5508(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5517(_arch(_uni((i 1))))))
		(_sig (_int datain8_ipd -5 0 5518(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5534(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5535(_prcs 0)))
		(_var (_int tviol_datain8_datain8 -8 0 5537(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain8 -9 0 5538(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5533(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3698281)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741022967 Structure
(_unit VHDL (data_in_7_b 0 5578(structure 0 5598))
	(_version vc6)
	(_time 1463741022968 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 727d7f7371242264767634282a7427772471757724)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5605(_ent (_out))))
				(_port (_int PAD -5 0 5605(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_7 0 5608(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain7_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5612
		(_object
			(_prcs
				(line__5614(_arch 0 0 5614(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5581 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5582 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5583 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5584(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5584(_ent(_string \"data_in_7_B"\))))
		(_gen (_int tipd_datain7 -3 0 5586(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain7_PADDI -3 0 5587(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain7 -4 0 5588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain7_posedge -4 0 5589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain7_negedge -4 0 5590 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5592(_ent(_out)(_param_out))))
		(_port (_int datain7 -5 0 5592(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5601(_arch(_uni((i 1))))))
		(_sig (_int datain7_ipd -5 0 5602(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5618(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5619(_prcs 0)))
		(_var (_int tviol_datain7_datain7 -8 0 5621(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain7 -9 0 5622(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5617(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3632745)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741022998 Structure
(_unit VHDL (data_in_6_b 0 5662(structure 0 5682))
	(_version vc6)
	(_time 1463741022999 2016.05.20 12:43:42)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 929d9f9d91c4c2849696d4c8ca94c797c4919497c4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741022996)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5689(_ent (_out))))
				(_port (_int PAD -5 0 5689(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_6 0 5692(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain6_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5696
		(_object
			(_prcs
				(line__5698(_arch 0 0 5698(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5665 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5666 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5667 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5668(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5668(_ent(_string \"data_in_6_B"\))))
		(_gen (_int tipd_datain6 -3 0 5670(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain6_PADDI -3 0 5671(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain6 -4 0 5672 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain6_posedge -4 0 5673 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain6_negedge -4 0 5674 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5676(_ent(_out)(_param_out))))
		(_port (_int datain6 -5 0 5676(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5685(_arch(_uni((i 1))))))
		(_sig (_int datain6_ipd -5 0 5686(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5702(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5703(_prcs 0)))
		(_var (_int tviol_datain6_datain6 -8 0 5705(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain6 -9 0 5706(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5701(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3567209)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023058 Structure
(_unit VHDL (data_in_5_b 0 5746(structure 0 5766))
	(_version vc6)
	(_time 1463741023059 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code d0dfdd82d18680c6d4d4968a88d685d586d3d5d586)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023043)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5773(_ent (_out))))
				(_port (_int PAD -5 0 5773(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_5 0 5776(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain5_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5780
		(_object
			(_prcs
				(line__5782(_arch 0 0 5782(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5750 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5751 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5752(_ent(_string \"data_in_5_B"\))))
		(_gen (_int tipd_datain5 -3 0 5754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain5_PADDI -3 0 5755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain5 -4 0 5756 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain5_posedge -4 0 5757 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain5_negedge -4 0 5758 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5760(_ent(_out)(_param_out))))
		(_port (_int datain5 -5 0 5760(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5769(_arch(_uni((i 1))))))
		(_sig (_int datain5_ipd -5 0 5770(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5786(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5787(_prcs 0)))
		(_var (_int tviol_datain5_datain5 -8 0 5789(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain5 -9 0 5790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5785(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3501673)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023092 Structure
(_unit VHDL (data_in_4_b 0 5830(structure 0 5850))
	(_version vc6)
	(_time 1463741023093 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code efe0e2bcb8b9bff9ebeba9b5b7e9baeab9ecebeab9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023090)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5857(_ent (_out))))
				(_port (_int PAD -5 0 5857(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_4 0 5860(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain4_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5864
		(_object
			(_prcs
				(line__5866(_arch 0 0 5866(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5833 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5834 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5835 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5836(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5836(_ent(_string \"data_in_4_B"\))))
		(_gen (_int tipd_datain4 -3 0 5838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain4_PADDI -3 0 5839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain4 -4 0 5840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain4_posedge -4 0 5841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain4_negedge -4 0 5842 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5844(_ent(_out)(_param_out))))
		(_port (_int datain4 -5 0 5844(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5853(_arch(_uni((i 1))))))
		(_sig (_int datain4_ipd -5 0 5854(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5870(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5871(_prcs 0)))
		(_var (_int tviol_datain4_datain4 -8 0 5873(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain4 -9 0 5874(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5869(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3436137)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023123 Structure
(_unit VHDL (data_in_3_b 0 5914(structure 0 5934))
	(_version vc6)
	(_time 1463741023124 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e015b085a585e180a0a485456085b0b580d0d0b58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023121)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 5941(_ent (_out))))
				(_port (_int PAD -5 0 5941(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_3 0 5944(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain3_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 5948
		(_object
			(_prcs
				(line__5950(_arch 0 0 5950(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5918 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5919 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5920(_ent(_string \"data_in_3_B"\))))
		(_gen (_int tipd_datain3 -3 0 5922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain3_PADDI -3 0 5923(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain3 -4 0 5924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain3_posedge -4 0 5925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain3_negedge -4 0 5926 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5928(_ent(_out)(_param_out))))
		(_port (_int datain3 -5 0 5928(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5937(_arch(_uni((i 1))))))
		(_sig (_int datain3_ipd -5 0 5938(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5954(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5955(_prcs 0)))
		(_var (_int tviol_datain3_datain3 -8 0 5957(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain3 -9 0 5958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5953(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3370601)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023154 Structure
(_unit VHDL (data_in_2_b 0 5998(structure 0 6018))
	(_version vc6)
	(_time 1463741023155 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e217b2a7a787e382a2a687476287b2b782d2c2b78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023152)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 6025(_ent (_out))))
				(_port (_int PAD -5 0 6025(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_2 0 6028(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain2_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 6032
		(_object
			(_prcs
				(line__6034(_arch 0 0 6034(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6001 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6002 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6003 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6004(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6004(_ent(_string \"data_in_2_B"\))))
		(_gen (_int tipd_datain2 -3 0 6006(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain2_PADDI -3 0 6007(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain2 -4 0 6008 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain2_posedge -4 0 6009 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain2_negedge -4 0 6010 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6012(_ent(_out)(_param_out))))
		(_port (_int datain2 -5 0 6012(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6021(_arch(_uni((i 1))))))
		(_sig (_int datain2_ipd -5 0 6022(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6038(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6039(_prcs 0)))
		(_var (_int tviol_datain2_datain2 -8 0 6041(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain2 -9 0 6042(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6037(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3305065)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023201 Structure
(_unit VHDL (data_in_1_b 0 6082(structure 0 6102))
	(_version vc6)
	(_time 1463741023202 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 5c53095f0e0a0c4a58581a06045a09590a5f5d590a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023199)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 6109(_ent (_out))))
				(_port (_int PAD -5 0 6109(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_1 0 6112(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain1_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 6116
		(_object
			(_prcs
				(line__6118(_arch 0 0 6118(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6085 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6086 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6087 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6088(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6088(_ent(_string \"data_in_1_B"\))))
		(_gen (_int tipd_datain1 -3 0 6090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain1_PADDI -3 0 6091(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain1 -4 0 6092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain1_posedge -4 0 6093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain1_negedge -4 0 6094 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6096(_ent(_out)(_param_out))))
		(_port (_int datain1 -5 0 6096(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6105(_arch(_uni((i 1))))))
		(_sig (_int datain1_ipd -5 0 6106(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6122(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6123(_prcs 0)))
		(_var (_int tviol_datain1_datain1 -8 0 6125(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain1 -9 0 6126(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6121(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3239529)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3399          1463741023232 Structure
(_unit VHDL (data_in_0_b 0 6166(structure 0 6186))
	(_version vc6)
	(_time 1463741023233 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 7c73297d2e2a2c6a78783a26247a29792a7f7c792a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463741023230)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0006
			(_object
				(_port (_int Z -5 0 6193(_ent (_out))))
				(_port (_int PAD -5 0 6193(_ent (_in))))
			)
		)
	)
	(_inst data_in_pad_0 0 6196(_comp xo2iobuf0006)
		(_port
			((Z)(PADDI_out))
			((PAD)(datain0_ipd))
		)
		(_use (_ent . xo2iobuf0006)
		)
	)
	(_block WireDelay 0 6200
		(_object
			(_prcs
				(line__6202(_arch 0 0 6202(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6169 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6170 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6171 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6172(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6172(_ent(_string \"data_in_0_B"\))))
		(_gen (_int tipd_datain0 -3 0 6174(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_datain0_PADDI -3 0 6175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_datain0 -4 0 6176 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain0_posedge -4 0 6177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_datain0_negedge -4 0 6178 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6180(_ent(_out)(_param_out))))
		(_port (_int datain0 -5 0 6180(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6189(_arch(_uni((i 1))))))
		(_sig (_int datain0_ipd -5 0 6190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6206(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6207(_prcs 0)))
		(_var (_int tviol_datain0_datain0 -8 0 6209(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_datain0 -9 0 6210(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6205(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 3173993)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1269          1463741023246 Structure
(_unit VHDL (gsr5mode 0 5248(structure 0 6257))
	(_version vc6)
	(_time 1463741023247 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8b84dd84dadddd988f8ecfd18c8d8f8d8e8d8c8c88)
	(_ent
		(_time 1463737470135)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 6260(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 6262(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 5249(_ent(_in))))
		(_sig (_int GSRMODE -1 0 6258(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1780          1463741023263 Structure
(_unit VHDL (gsr_instb 0 5270(structure 0 6288))
	(_version vc6)
	(_time 1463741023264 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b94cd95cacdcd8ece9982c19f9c989c9f9d999d9c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463737470182)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 6294(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 6297(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 6301
		(_object
			(_prcs
				(line__6303(_arch 0 0 6303(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5273 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5274 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5275 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5276(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5276(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 5278(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 5280(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 6291(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 6306(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
V 000050 55 24972         1463741023308 Structure
(_unit VHDL (lcd_sender 0 5325(structure 0 6338))
	(_version vc6)
	(_time 1463741023309 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cac5c89f989d9adf9cccc1cfdf90cecccecccfcdc8cc99)
	(_ent
		(_time 1463737470213)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 6389(_ent (_in))))
				(_port (_int C1 -1 0 6389(_ent (_in))))
				(_port (_int B1 -1 0 6389(_ent (_in))))
				(_port (_int A1 -1 0 6390(_ent (_in))))
				(_port (_int D0 -1 0 6390(_ent (_in))))
				(_port (_int DI0 -1 0 6390(_ent (_in))))
				(_port (_int CE -1 0 6391(_ent (_in))))
				(_port (_int CLK -1 0 6391(_ent (_in))))
				(_port (_int F0 -1 0 6391(_ent (_out))))
				(_port (_int Q0 -1 0 6392(_ent (_out))))
				(_port (_int F1 -1 0 6392(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int M1 -1 0 6395(_ent (_in))))
				(_port (_int M0 -1 0 6395(_ent (_in))))
				(_port (_int CE -1 0 6395(_ent (_in))))
				(_port (_int CLK -1 0 6396(_ent (_in))))
				(_port (_int Q0 -1 0 6396(_ent (_out))))
				(_port (_int Q1 -1 0 6396(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int M1 -1 0 6399(_ent (_in))))
				(_port (_int M0 -1 0 6399(_ent (_in))))
				(_port (_int CE -1 0 6399(_ent (_in))))
				(_port (_int CLK -1 0 6400(_ent (_in))))
				(_port (_int Q0 -1 0 6400(_ent (_out))))
				(_port (_int Q1 -1 0 6400(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int M1 -1 0 6403(_ent (_in))))
				(_port (_int M0 -1 0 6403(_ent (_in))))
				(_port (_int CE -1 0 6403(_ent (_in))))
				(_port (_int CLK -1 0 6404(_ent (_in))))
				(_port (_int Q0 -1 0 6404(_ent (_out))))
				(_port (_int Q1 -1 0 6404(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int M1 -1 0 6407(_ent (_in))))
				(_port (_int M0 -1 0 6407(_ent (_in))))
				(_port (_int CE -1 0 6407(_ent (_in))))
				(_port (_int CLK -1 0 6408(_ent (_in))))
				(_port (_int Q0 -1 0 6408(_ent (_out))))
				(_port (_int Q1 -1 0 6408(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int D1 -1 0 6411(_ent (_in))))
				(_port (_int B1 -1 0 6411(_ent (_in))))
				(_port (_int D0 -1 0 6411(_ent (_in))))
				(_port (_int A0 -1 0 6412(_ent (_in))))
				(_port (_int DI0 -1 0 6412(_ent (_in))))
				(_port (_int CLK -1 0 6412(_ent (_in))))
				(_port (_int F0 -1 0 6413(_ent (_out))))
				(_port (_int Q0 -1 0 6413(_ent (_out))))
				(_port (_int F1 -1 0 6413(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int D1 -1 0 6416(_ent (_in))))
				(_port (_int C1 -1 0 6416(_ent (_in))))
				(_port (_int B1 -1 0 6416(_ent (_in))))
				(_port (_int A1 -1 0 6417(_ent (_in))))
				(_port (_int D0 -1 0 6417(_ent (_in))))
				(_port (_int C0 -1 0 6417(_ent (_in))))
				(_port (_int B0 -1 0 6418(_ent (_in))))
				(_port (_int A0 -1 0 6418(_ent (_in))))
				(_port (_int DI0 -1 0 6418(_ent (_in))))
				(_port (_int CLK -1 0 6419(_ent (_in))))
				(_port (_int F0 -1 0 6419(_ent (_out))))
				(_port (_int Q0 -1 0 6419(_ent (_out))))
				(_port (_int F1 -1 0 6420(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int M0 -1 0 6423(_ent (_in))))
				(_port (_int CE -1 0 6423(_ent (_in))))
				(_port (_int CLK -1 0 6423(_ent (_in))))
				(_port (_int Q0 -1 0 6424(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int M0 -1 0 6427(_ent (_in))))
				(_port (_int CE -1 0 6427(_ent (_in))))
				(_port (_int CLK -1 0 6427(_ent (_in))))
				(_port (_int Q0 -1 0 6428(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int M0 -1 0 6431(_ent (_in))))
				(_port (_int CE -1 0 6431(_ent (_in))))
				(_port (_int CLK -1 0 6431(_ent (_in))))
				(_port (_int Q0 -1 0 6432(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int M1 -1 0 6435(_ent (_in))))
				(_port (_int M0 -1 0 6435(_ent (_in))))
				(_port (_int CE -1 0 6435(_ent (_in))))
				(_port (_int CLK -1 0 6436(_ent (_in))))
				(_port (_int Q0 -1 0 6436(_ent (_out))))
				(_port (_int Q1 -1 0 6436(_ent (_out))))
			)
		)
		(SLICE_19
			(_object
				(_port (_int M1 -1 0 6439(_ent (_in))))
				(_port (_int M0 -1 0 6439(_ent (_in))))
				(_port (_int CE -1 0 6439(_ent (_in))))
				(_port (_int CLK -1 0 6440(_ent (_in))))
				(_port (_int Q0 -1 0 6440(_ent (_out))))
				(_port (_int Q1 -1 0 6440(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int M1 -1 0 6443(_ent (_in))))
				(_port (_int M0 -1 0 6443(_ent (_in))))
				(_port (_int CE -1 0 6443(_ent (_in))))
				(_port (_int CLK -1 0 6444(_ent (_in))))
				(_port (_int Q0 -1 0 6444(_ent (_out))))
				(_port (_int Q1 -1 0 6444(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int M1 -1 0 6447(_ent (_in))))
				(_port (_int M0 -1 0 6447(_ent (_in))))
				(_port (_int CE -1 0 6447(_ent (_in))))
				(_port (_int CLK -1 0 6448(_ent (_in))))
				(_port (_int Q0 -1 0 6448(_ent (_out))))
				(_port (_int Q1 -1 0 6448(_ent (_out))))
			)
		)
		(fsm_state_1_B
			(_object
				(_port (_int PADDO -1 0 6451(_ent (_in))))
				(_port (_int fsmstate1 -1 0 6451(_ent (_out))))
			)
		)
		(fsm_state_0_B
			(_object
				(_port (_int PADDO -1 0 6454(_ent (_in))))
				(_port (_int fsmstate0 -1 0 6454(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 6457(_ent (_in))))
				(_port (_int busyS -1 0 6457(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 6460(_ent (_in))))
				(_port (_int lcdwr -1 0 6460(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 6463(_ent (_in))))
				(_port (_int lcdrs -1 0 6463(_ent (_out))))
			)
		)
		(data_out_15_B
			(_object
				(_port (_int PADDO -1 0 6466(_ent (_in))))
				(_port (_int dataout15 -1 0 6466(_ent (_out))))
			)
		)
		(data_out_14_B
			(_object
				(_port (_int PADDO -1 0 6469(_ent (_in))))
				(_port (_int dataout14 -1 0 6469(_ent (_out))))
			)
		)
		(data_out_13_B
			(_object
				(_port (_int PADDO -1 0 6472(_ent (_in))))
				(_port (_int dataout13 -1 0 6472(_ent (_out))))
			)
		)
		(data_out_12_B
			(_object
				(_port (_int PADDO -1 0 6475(_ent (_in))))
				(_port (_int dataout12 -1 0 6475(_ent (_out))))
			)
		)
		(data_out_11_B
			(_object
				(_port (_int PADDO -1 0 6478(_ent (_in))))
				(_port (_int dataout11 -1 0 6478(_ent (_out))))
			)
		)
		(data_out_10_B
			(_object
				(_port (_int PADDO -1 0 6481(_ent (_in))))
				(_port (_int dataout10 -1 0 6481(_ent (_out))))
			)
		)
		(data_out_9_B
			(_object
				(_port (_int PADDO -1 0 6484(_ent (_in))))
				(_port (_int dataout9 -1 0 6484(_ent (_out))))
			)
		)
		(data_out_8_B
			(_object
				(_port (_int PADDO -1 0 6487(_ent (_in))))
				(_port (_int dataout8 -1 0 6487(_ent (_out))))
			)
		)
		(data_out_7_B
			(_object
				(_port (_int PADDO -1 0 6490(_ent (_in))))
				(_port (_int dataout7 -1 0 6490(_ent (_out))))
			)
		)
		(data_out_6_B
			(_object
				(_port (_int PADDO -1 0 6493(_ent (_in))))
				(_port (_int dataout6 -1 0 6493(_ent (_out))))
			)
		)
		(data_out_5_B
			(_object
				(_port (_int PADDO -1 0 6496(_ent (_in))))
				(_port (_int dataout5 -1 0 6496(_ent (_out))))
			)
		)
		(data_out_4_B
			(_object
				(_port (_int PADDO -1 0 6499(_ent (_in))))
				(_port (_int dataout4 -1 0 6499(_ent (_out))))
			)
		)
		(data_out_3_B
			(_object
				(_port (_int PADDO -1 0 6502(_ent (_in))))
				(_port (_int dataout3 -1 0 6502(_ent (_out))))
			)
		)
		(data_out_2_B
			(_object
				(_port (_int PADDO -1 0 6505(_ent (_in))))
				(_port (_int dataout2 -1 0 6505(_ent (_out))))
			)
		)
		(data_out_1_B
			(_object
				(_port (_int PADDO -1 0 6508(_ent (_in))))
				(_port (_int dataout1 -1 0 6508(_ent (_out))))
			)
		)
		(data_out_0_B
			(_object
				(_port (_int PADDO -1 0 6511(_ent (_in))))
				(_port (_int dataout0 -1 0 6511(_ent (_out))))
			)
		)
		(command_dataB
			(_object
				(_port (_int PADDI -1 0 6514(_ent (_out))))
				(_port (_int commanddata -1 0 6514(_ent (_in))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 6517(_ent (_out))))
				(_port (_int clkS -1 0 6517(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 6520(_ent (_out))))
				(_port (_int rstS -1 0 6520(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 6523(_ent (_out))))
				(_port (_int goS -1 0 6523(_ent (_in))))
			)
		)
		(data_in_15_B
			(_object
				(_port (_int PADDI -1 0 6526(_ent (_out))))
				(_port (_int datain15 -1 0 6526(_ent (_in))))
			)
		)
		(data_in_14_B
			(_object
				(_port (_int PADDI -1 0 6529(_ent (_out))))
				(_port (_int datain14 -1 0 6529(_ent (_in))))
			)
		)
		(data_in_13_B
			(_object
				(_port (_int PADDI -1 0 6532(_ent (_out))))
				(_port (_int datain13 -1 0 6532(_ent (_in))))
			)
		)
		(data_in_12_B
			(_object
				(_port (_int PADDI -1 0 6535(_ent (_out))))
				(_port (_int datain12 -1 0 6535(_ent (_in))))
			)
		)
		(data_in_11_B
			(_object
				(_port (_int PADDI -1 0 6538(_ent (_out))))
				(_port (_int datain11 -1 0 6538(_ent (_in))))
			)
		)
		(data_in_10_B
			(_object
				(_port (_int PADDI -1 0 6541(_ent (_out))))
				(_port (_int datain10 -1 0 6541(_ent (_in))))
			)
		)
		(data_in_9_B
			(_object
				(_port (_int PADDI -1 0 6544(_ent (_out))))
				(_port (_int datain9 -1 0 6544(_ent (_in))))
			)
		)
		(data_in_8_B
			(_object
				(_port (_int PADDI -1 0 6547(_ent (_out))))
				(_port (_int datain8 -1 0 6547(_ent (_in))))
			)
		)
		(data_in_7_B
			(_object
				(_port (_int PADDI -1 0 6550(_ent (_out))))
				(_port (_int datain7 -1 0 6550(_ent (_in))))
			)
		)
		(data_in_6_B
			(_object
				(_port (_int PADDI -1 0 6553(_ent (_out))))
				(_port (_int datain6 -1 0 6553(_ent (_in))))
			)
		)
		(data_in_5_B
			(_object
				(_port (_int PADDI -1 0 6556(_ent (_out))))
				(_port (_int datain5 -1 0 6556(_ent (_in))))
			)
		)
		(data_in_4_B
			(_object
				(_port (_int PADDI -1 0 6559(_ent (_out))))
				(_port (_int datain4 -1 0 6559(_ent (_in))))
			)
		)
		(data_in_3_B
			(_object
				(_port (_int PADDI -1 0 6562(_ent (_out))))
				(_port (_int datain3 -1 0 6562(_ent (_in))))
			)
		)
		(data_in_2_B
			(_object
				(_port (_int PADDI -1 0 6565(_ent (_out))))
				(_port (_int datain2 -1 0 6565(_ent (_in))))
			)
		)
		(data_in_1_B
			(_object
				(_port (_int PADDI -1 0 6568(_ent (_out))))
				(_port (_int datain1 -1 0 6568(_ent (_in))))
			)
		)
		(data_in_0_B
			(_object
				(_port (_int PADDI -1 0 6571(_ent (_out))))
				(_port (_int datain0 -1 0 6571(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 6574(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 6577(_comp SLICE_0)
		(_port
			((D1)(last_go))
			((C1)(fsm_state_c_1))
			((B1)(go_c))
			((A1)(fsm_state_ps_i_0))
			((D0)(fsm_state_c_1))
			((DI0)(n263))
			((CE)(clk_c_enable_2))
			((CLK)(clk_c))
			((F0)(n263))
			((Q0)(busy_c))
			((F1)(clk_c_enable_18))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_2I 0 6581(_comp SLICE_2)
		(_port
			((M1)(data_in_c_1))
			((M0)(data_in_c_2))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_2))
			((Q1)(data_out_c_1))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 6584(_comp SLICE_3)
		(_port
			((M1)(data_in_c_3))
			((M0)(data_in_c_4))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_4))
			((Q1)(data_out_c_3))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 6587(_comp SLICE_4)
		(_port
			((M1)(data_in_c_5))
			((M0)(data_in_c_6))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_6))
			((Q1)(data_out_c_5))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 6590(_comp SLICE_5)
		(_port
			((M1)(data_in_c_7))
			((M0)(data_in_c_8))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_8))
			((Q1)(data_out_c_7))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_9I 0 6593(_comp SLICE_9)
		(_port
			((D1)(fsm_state_ps_i_0))
			((B1)(fsm_state_c_1))
			((D0)(fsm_state_ps_i_0))
			((A0)(fsm_state_c_1))
			((DI0)(n249))
			((CLK)(clk_c))
			((F0)(n249))
			((Q0)(fsm_state_c_1))
			((F1)(clk_c_enable_19))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 6597(_comp SLICE_10)
		(_port
			((D1)(last_go))
			((C1)(fsm_state_ps_i_0))
			((B1)(go_c))
			((A1)(fsm_state_c_1))
			((D0)(last_go))
			((C0)(fsm_state_c_1))
			((B0)(go_c))
			((A0)(fsm_state_ps_i_0))
			((DI0)(n257))
			((CLK)(clk_c))
			((F0)(n257))
			((Q0)(fsm_state_ps_i_0))
			((F1)(clk_c_enable_2))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 6602(_comp SLICE_11)
		(_port
			((M0)(go_c))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(last_go))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 6604(_comp SLICE_12)
		(_port
			((M0)(command_data_c))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 6607(_comp SLICE_13)
		(_port
			((M0)(n263))
			((CE)(fsm_state_ps_i_0))
			((CLK)(clk_c))
			((Q0)(lcd_wr_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_18I 0 6609(_comp SLICE_18)
		(_port
			((M1)(data_in_c_0))
			((M0)(data_in_c_9))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_9))
			((Q1)(data_out_c_0))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_19I 0 6612(_comp SLICE_19)
		(_port
			((M1)(data_in_c_10))
			((M0)(data_in_c_11))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_11))
			((Q1)(data_out_c_10))
		)
		(_use (_ent . SLICE_19)
		)
	)
	(_inst SLICE_20I 0 6615(_comp SLICE_20)
		(_port
			((M1)(data_in_c_12))
			((M0)(data_in_c_13))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_13))
			((Q1)(data_out_c_12))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_21I 0 6618(_comp SLICE_21)
		(_port
			((M1)(data_in_c_14))
			((M0)(data_in_c_15))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((Q0)(data_out_c_15))
			((Q1)(data_out_c_14))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst fsm_state_1_I 0 6621(_comp fsm_state_1_B)
		(_port
			((PADDO)(fsm_state_c_1))
			((fsmstate1)(fsm_state(1)))
		)
		(_use (_ent . fsm_state_1_B)
		)
	)
	(_inst fsm_state_0_I 0 6623(_comp fsm_state_0_B)
		(_port
			((PADDO)(fsm_state_ps_i_0))
			((fsmstate0)(fsm_state(0)))
		)
		(_use (_ent . fsm_state_0_B)
		)
	)
	(_inst busyI 0 6625(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst lcd_wrI 0 6627(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_rsI 0 6629(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst data_out_15_I 0 6631(_comp data_out_15_B)
		(_port
			((PADDO)(data_out_c_15))
			((dataout15)(data_out(15)))
		)
		(_use (_ent . data_out_15_B)
		)
	)
	(_inst data_out_14_I 0 6633(_comp data_out_14_B)
		(_port
			((PADDO)(data_out_c_14))
			((dataout14)(data_out(14)))
		)
		(_use (_ent . data_out_14_B)
		)
	)
	(_inst data_out_13_I 0 6635(_comp data_out_13_B)
		(_port
			((PADDO)(data_out_c_13))
			((dataout13)(data_out(13)))
		)
		(_use (_ent . data_out_13_B)
		)
	)
	(_inst data_out_12_I 0 6637(_comp data_out_12_B)
		(_port
			((PADDO)(data_out_c_12))
			((dataout12)(data_out(12)))
		)
		(_use (_ent . data_out_12_B)
		)
	)
	(_inst data_out_11_I 0 6639(_comp data_out_11_B)
		(_port
			((PADDO)(data_out_c_11))
			((dataout11)(data_out(11)))
		)
		(_use (_ent . data_out_11_B)
		)
	)
	(_inst data_out_10_I 0 6641(_comp data_out_10_B)
		(_port
			((PADDO)(data_out_c_10))
			((dataout10)(data_out(10)))
		)
		(_use (_ent . data_out_10_B)
		)
	)
	(_inst data_out_9_I 0 6643(_comp data_out_9_B)
		(_port
			((PADDO)(data_out_c_9))
			((dataout9)(data_out(9)))
		)
		(_use (_ent . data_out_9_B)
		)
	)
	(_inst data_out_8_I 0 6645(_comp data_out_8_B)
		(_port
			((PADDO)(data_out_c_8))
			((dataout8)(data_out(8)))
		)
		(_use (_ent . data_out_8_B)
		)
	)
	(_inst data_out_7_I 0 6647(_comp data_out_7_B)
		(_port
			((PADDO)(data_out_c_7))
			((dataout7)(data_out(7)))
		)
		(_use (_ent . data_out_7_B)
		)
	)
	(_inst data_out_6_I 0 6649(_comp data_out_6_B)
		(_port
			((PADDO)(data_out_c_6))
			((dataout6)(data_out(6)))
		)
		(_use (_ent . data_out_6_B)
		)
	)
	(_inst data_out_5_I 0 6651(_comp data_out_5_B)
		(_port
			((PADDO)(data_out_c_5))
			((dataout5)(data_out(5)))
		)
		(_use (_ent . data_out_5_B)
		)
	)
	(_inst data_out_4_I 0 6653(_comp data_out_4_B)
		(_port
			((PADDO)(data_out_c_4))
			((dataout4)(data_out(4)))
		)
		(_use (_ent . data_out_4_B)
		)
	)
	(_inst data_out_3_I 0 6655(_comp data_out_3_B)
		(_port
			((PADDO)(data_out_c_3))
			((dataout3)(data_out(3)))
		)
		(_use (_ent . data_out_3_B)
		)
	)
	(_inst data_out_2_I 0 6657(_comp data_out_2_B)
		(_port
			((PADDO)(data_out_c_2))
			((dataout2)(data_out(2)))
		)
		(_use (_ent . data_out_2_B)
		)
	)
	(_inst data_out_1_I 0 6659(_comp data_out_1_B)
		(_port
			((PADDO)(data_out_c_1))
			((dataout1)(data_out(1)))
		)
		(_use (_ent . data_out_1_B)
		)
	)
	(_inst data_out_0_I 0 6661(_comp data_out_0_B)
		(_port
			((PADDO)(data_out_c_0))
			((dataout0)(data_out(0)))
		)
		(_use (_ent . data_out_0_B)
		)
	)
	(_inst command_dataI 0 6663(_comp command_dataB)
		(_port
			((PADDI)(command_data_c))
			((commanddata)(command_data))
		)
		(_use (_ent . command_dataB)
		)
	)
	(_inst clkI 0 6665(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6667(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 6669(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data_in_15_I 0 6671(_comp data_in_15_B)
		(_port
			((PADDI)(data_in_c_15))
			((datain15)(data_in(15)))
		)
		(_use (_ent . data_in_15_B)
		)
	)
	(_inst data_in_14_I 0 6673(_comp data_in_14_B)
		(_port
			((PADDI)(data_in_c_14))
			((datain14)(data_in(14)))
		)
		(_use (_ent . data_in_14_B)
		)
	)
	(_inst data_in_13_I 0 6675(_comp data_in_13_B)
		(_port
			((PADDI)(data_in_c_13))
			((datain13)(data_in(13)))
		)
		(_use (_ent . data_in_13_B)
		)
	)
	(_inst data_in_12_I 0 6677(_comp data_in_12_B)
		(_port
			((PADDI)(data_in_c_12))
			((datain12)(data_in(12)))
		)
		(_use (_ent . data_in_12_B)
		)
	)
	(_inst data_in_11_I 0 6679(_comp data_in_11_B)
		(_port
			((PADDI)(data_in_c_11))
			((datain11)(data_in(11)))
		)
		(_use (_ent . data_in_11_B)
		)
	)
	(_inst data_in_10_I 0 6681(_comp data_in_10_B)
		(_port
			((PADDI)(data_in_c_10))
			((datain10)(data_in(10)))
		)
		(_use (_ent . data_in_10_B)
		)
	)
	(_inst data_in_9_I 0 6683(_comp data_in_9_B)
		(_port
			((PADDI)(data_in_c_9))
			((datain9)(data_in(9)))
		)
		(_use (_ent . data_in_9_B)
		)
	)
	(_inst data_in_8_I 0 6685(_comp data_in_8_B)
		(_port
			((PADDI)(data_in_c_8))
			((datain8)(data_in(8)))
		)
		(_use (_ent . data_in_8_B)
		)
	)
	(_inst data_in_7_I 0 6687(_comp data_in_7_B)
		(_port
			((PADDI)(data_in_c_7))
			((datain7)(data_in(7)))
		)
		(_use (_ent . data_in_7_B)
		)
	)
	(_inst data_in_6_I 0 6689(_comp data_in_6_B)
		(_port
			((PADDI)(data_in_c_6))
			((datain6)(data_in(6)))
		)
		(_use (_ent . data_in_6_B)
		)
	)
	(_inst data_in_5_I 0 6691(_comp data_in_5_B)
		(_port
			((PADDI)(data_in_c_5))
			((datain5)(data_in(5)))
		)
		(_use (_ent . data_in_5_B)
		)
	)
	(_inst data_in_4_I 0 6693(_comp data_in_4_B)
		(_port
			((PADDI)(data_in_c_4))
			((datain4)(data_in(4)))
		)
		(_use (_ent . data_in_4_B)
		)
	)
	(_inst data_in_3_I 0 6695(_comp data_in_3_B)
		(_port
			((PADDI)(data_in_c_3))
			((datain3)(data_in(3)))
		)
		(_use (_ent . data_in_3_B)
		)
	)
	(_inst data_in_2_I 0 6697(_comp data_in_2_B)
		(_port
			((PADDI)(data_in_c_2))
			((datain2)(data_in(2)))
		)
		(_use (_ent . data_in_2_B)
		)
	)
	(_inst data_in_1_I 0 6699(_comp data_in_1_B)
		(_port
			((PADDI)(data_in_c_1))
			((datain1)(data_in(1)))
		)
		(_use (_ent . data_in_1_B)
		)
	)
	(_inst data_in_0_I 0 6701(_comp data_in_0_B)
		(_port
			((PADDI)(data_in_c_0))
			((datain0)(data_in(0)))
		)
		(_use (_ent . data_in_0_B)
		)
	)
	(_inst GSR_INST 0 6703(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6705(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6707(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int command_data -1 0 5326(_ent(_in))))
		(_port (_int clk -1 0 5326(_ent(_in))))
		(_port (_int rst -1 0 5326(_ent(_in))))
		(_port (_int go -1 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5327(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_in 0 0 5327(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5328(_array -1 ((_dto i 1 i 0)))))
		(_port (_int fsm_state 1 0 5328(_ent(_out))))
		(_port (_int busy -1 0 5328(_ent(_out))))
		(_port (_int lcd_wr -1 0 5329(_ent(_out))))
		(_port (_int lcd_rs -1 0 5329(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 5330(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data_out 2 0 5330(_ent(_out))))
		(_sig (_int last_go -1 0 6339(_arch(_uni))))
		(_sig (_int fsm_state_c_1 -1 0 6340(_arch(_uni))))
		(_sig (_int go_c -1 0 6341(_arch(_uni))))
		(_sig (_int fsm_state_ps_i_0 -1 0 6342(_arch(_uni))))
		(_sig (_int n263 -1 0 6343(_arch(_uni))))
		(_sig (_int clk_c_enable_2 -1 0 6344(_arch(_uni))))
		(_sig (_int clk_c -1 0 6345(_arch(_uni))))
		(_sig (_int busy_c -1 0 6346(_arch(_uni))))
		(_sig (_int clk_c_enable_18 -1 0 6347(_arch(_uni))))
		(_sig (_int data_in_c_1 -1 0 6348(_arch(_uni))))
		(_sig (_int data_in_c_2 -1 0 6349(_arch(_uni))))
		(_sig (_int data_out_c_2 -1 0 6350(_arch(_uni))))
		(_sig (_int data_out_c_1 -1 0 6351(_arch(_uni))))
		(_sig (_int data_in_c_3 -1 0 6352(_arch(_uni))))
		(_sig (_int data_in_c_4 -1 0 6353(_arch(_uni))))
		(_sig (_int data_out_c_4 -1 0 6354(_arch(_uni))))
		(_sig (_int data_out_c_3 -1 0 6355(_arch(_uni))))
		(_sig (_int data_in_c_5 -1 0 6356(_arch(_uni))))
		(_sig (_int data_in_c_6 -1 0 6357(_arch(_uni))))
		(_sig (_int data_out_c_6 -1 0 6358(_arch(_uni))))
		(_sig (_int data_out_c_5 -1 0 6359(_arch(_uni))))
		(_sig (_int data_in_c_7 -1 0 6360(_arch(_uni))))
		(_sig (_int data_in_c_8 -1 0 6361(_arch(_uni))))
		(_sig (_int data_out_c_8 -1 0 6362(_arch(_uni))))
		(_sig (_int data_out_c_7 -1 0 6363(_arch(_uni))))
		(_sig (_int n249 -1 0 6364(_arch(_uni))))
		(_sig (_int clk_c_enable_19 -1 0 6365(_arch(_uni))))
		(_sig (_int n257 -1 0 6366(_arch(_uni))))
		(_sig (_int command_data_c -1 0 6367(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 6368(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 6369(_arch(_uni))))
		(_sig (_int data_in_c_0 -1 0 6370(_arch(_uni))))
		(_sig (_int data_in_c_9 -1 0 6371(_arch(_uni))))
		(_sig (_int data_out_c_9 -1 0 6372(_arch(_uni))))
		(_sig (_int data_out_c_0 -1 0 6373(_arch(_uni))))
		(_sig (_int data_in_c_10 -1 0 6374(_arch(_uni))))
		(_sig (_int data_in_c_11 -1 0 6375(_arch(_uni))))
		(_sig (_int data_out_c_11 -1 0 6376(_arch(_uni))))
		(_sig (_int data_out_c_10 -1 0 6377(_arch(_uni))))
		(_sig (_int data_in_c_12 -1 0 6378(_arch(_uni))))
		(_sig (_int data_in_c_13 -1 0 6379(_arch(_uni))))
		(_sig (_int data_out_c_13 -1 0 6380(_arch(_uni))))
		(_sig (_int data_out_c_12 -1 0 6381(_arch(_uni))))
		(_sig (_int data_in_c_14 -1 0 6382(_arch(_uni))))
		(_sig (_int data_in_c_15 -1 0 6383(_arch(_uni))))
		(_sig (_int data_out_c_15 -1 0 6384(_arch(_uni))))
		(_sig (_int data_out_c_14 -1 0 6385(_arch(_uni))))
		(_sig (_int rst_c -1 0 6386(_arch(_uni))))
		(_sig (_int VCCI -1 0 6387(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000032 55 371 0 structure_con
(_configuration VHDL (structure_con 0 6714 (lcd_sender))
	(_version vc6)
	(_time 1463741023312 2016.05.20 12:43:43)
	(_source (\./../../impl1/VHDL_lcd_sender_impl1_vho.vho\))
	(_parameters tan)
	(_code cac4989e9f9c9cddcfc9d9919fcdcfcdc8cccfcf9c)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
