<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Apr 13 00:38:58 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="fgg484" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="1" NAME="sw_0" RIGHT="32" SIGIS="undef" SIGNAME="External_Ports_sw_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="swb_0" RIGHT="6" SIGIS="undef" SIGNAME="External_Ports_swb_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="swb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="which_0" RIGHT="0" SIGIS="undef" SIGNAME="Board_0_which">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="which"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="led_0" RIGHT="32" SIGIS="undef" SIGNAME="Board_0_led">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="led"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="seg_0" RIGHT="0" SIGIS="undef" SIGNAME="Board_0_seg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="seg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="enable_0" SIGIS="undef" SIGNAME="Board_0_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Board_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Board_0" HWVERSION="1.0" INSTANCE="Board_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Board" VLNV="xilinx.com:module_ref:Board:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Board_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="sw" RIGHT="32" SIGIS="undef" SIGNAME="External_Ports_sw_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="swb" RIGHT="6" SIGIS="undef" SIGNAME="External_Ports_swb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="swb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="led" RIGHT="32" SIGIS="undef" SIGNAME="Board_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="which" RIGHT="0" SIGIS="undef" SIGNAME="Board_0_which">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="which_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="Board_0_seg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable" SIGIS="undef" SIGNAME="Board_0_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sim_clk_gen_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Board_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
