{"vcs1":{"timestamp_begin":1737975000.630620392, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1737975000.966142422, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1737975001.265854534, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737975000.399073245}
{"VCS_COMP_START_TIME": 1737975000.399073245}
{"VCS_COMP_END_TIME": 1737975001.474139733}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
