
            /*BEGIN SQL*/
            SELECT /*+  use_nl (dt) */
                    v0.lot AS lot
                    ,v0.operation AS operation
                    ,v0.program_name AS program_name
                    ,v0.wafer_id AS wafer_id
                    ,dt.sort_x AS sort_x
                    ,dt.sort_y AS sort_y
                    ,dt.interface_bin AS interface_bin
                    ,t0.test_name AS test_name
                    ,Replace(Replace(Replace(Replace(Replace(Replace(str.string_result,',',';'),chr(9),' '),chr(10),' '),chr(13),' '),chr(34),''''),chr(7),' ') AS string_result
            FROM 
            A_Testing_Session v0
            INNER JOIN A_Test t0 ON t0.devrevstep = v0.devrevstep AND (t0.program_name = v0.program_name or t0.program_name is null or v0.program_name is null)  AND (t0.temperature = v0.temperature OR (t0.temperature IS NULL AND v0.temperature IS NULL))
            INNER JOIN A_Device_Testing dt ON v0.lao_start_ww + 0 = dt.lao_start_ww AND v0.ts_id + 0 = dt.ts_id
            LEFT JOIN A_String_Result str ON v0.lao_start_ww = str.lao_start_ww AND v0.ts_id = str.ts_id AND dt.dt_id = str.dt_id AND t0.t_id = str.t_id
            WHERE 1=1
            AND      v0.valid_flag = 'Y' 
            AND      v0.lot IN ('4U1368000')
            AND      v0.wafer_id IS NOT NULL
            AND      t0.test_name IN ('MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_1',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_1',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_1',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_1',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_2',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_2',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_2',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_2',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_3',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_3',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_3',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_3',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_4',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_4',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_4',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_4',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_5',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_5',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_5',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_5',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_6',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_6',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_6',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_6',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_7',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_7',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_7',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_7',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_8',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_8',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_8',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_8',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_9',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_9',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_9',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_9',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_10',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_10',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_10',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_10',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_11',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_11',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_11',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_11',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_12',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_12',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_12',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_12',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_13',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_13',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_13',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_13',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_14',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_14',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_14',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_14',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_15',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_15',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_15',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_15',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_16',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_16',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_16',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_16',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_17',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_17',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_17',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_17',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_18',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_18',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_18',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_18',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_19',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_19',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_19',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_19',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_FAIL_20',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_PASS_20',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_pass_20',
'MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_TFRCOMP_fail_20')
            
            AND      str.string_result IS NOT NULL  
            AND      v0.test_end_date_time >= TRUNC(SYSDATE) - 3
            AND      v0.program_name = 'DAIEUJXA0H30A31225080702'
            /*END SQL*/
            