export PATH=/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/binutils-2.26/bin:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx2018/Vivado/2018.3/msys64/usr/bin:/opt/Xilinx2018/Vivado/2018.3/msys64/mingw64/bin:/opt/Xilinx2018/Vivado/2018.3/bin:/opt/Xilinx2018/Vivado/2018.3/lnx64/bin:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/bin:/opt/Xilinx2018/Vivado/2018.3/bin:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/jre9.0.4/bin:/opt/Xilinx2018/SDK/2018.3/bin:/opt/Xilinx2018/Vivado/2018.3/ids_lite/ISE/bin/lin64:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/binutils-2.26/bin:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx2018/Vivado/2018.3/msys64/usr/bin:/opt/Xilinx2018/Vivado/2018.3/msys64/mingw64/bin:/opt/Xilinx2018/Vivado/2018.3/lnx64/bin:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/bin:/opt/rh/rh-python36/root/usr/bin:/opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin:/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64:/usr/local/bin:/opt/pycell/plat_linux_gcc44x_64/3rd/bin:/opt/pycell/plat_linux_gcc44x_64/3rd/oa/bin/linux_rhel40_gcc44x_64/opt:/opt/pycell/plat_linux_gcc44x_64/bin:/opt/pycell/bin:/softw/cadence/EDI142/tools/bin:/softw/cadence/EDI142:/opt/cadence/installs/IC617/oa_v22.50.095/bin:/opt/cadence/installs/IC617/tools/dfII/bin:/opt/cadence/installs/IC617/tools/bin:/usr/lib64/qt-3.3/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/opt/cadence/installs/SPECTRE171/tools/bin:/opt/cadence/installs/SPECTRE171/tools/dfII/bin:/opt/cadence/installs/INCISIVE152/tools/bin:/opt/cadence/installs/IC617/tools.lnx86/bin:/opt/cadence/installs/IC617/tools.lnx86/dfII/bin:/opt/cadence/installs/IC617/tools.lnx86/SKILL35.00:/opt/cadence/installs/IC617/tools.lnx86/dracula/bin:/opt/cadence/installs/EDI142/bin:/opt/cadence/installs/RC142/tools.lnx86/bin:/opt/cadence/installs/CONFRML181/bin:/usr/lib64:/opt/synopsys/syn/O-2018.06-SP5-1/bin:/opt/synopsys/vcs/O-2018.09-SP2/bin:/opt/synopsys/txs/O-2018.06-SP5/bin:/opt/synopsys/pts/O-2018.06-SP5/bin:/opt/synopsys/fm/O-2018.06-SP5/bin:/opt/synopsys/sentaurus/O_2018.06/bin:/opt/synopsys/icc2/O-2018.06-SP5/bin:/opt/synopsys/hspice/O-2018.09-SP2/hspice/bin:/opt/synopsys/lc/O-2018.06-SP5-1/bin:/opt/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/opt/Xilinx2018/DocNav:/opt/Xilinx2018/SDK
export LD_LIBRARY_PATH=/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/gdb_v7_2:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/graphviz/lib:/opt/Xilinx2018/Vivado/2018.3/lnx64/bin:/opt/Xilinx2018/Vivado/2018.3/lib/lnx64.o/Default:/opt/Xilinx2018/Vivado/2018.3/lib/lnx64.o:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/gdb_v7_2:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/graphviz/lib:/opt/Xilinx2018/Vivado/2018.3/lnx64/bin:/opt/Xilinx2018/Vivado/2018.3/lib/lnx64.o/Default:/opt/Xilinx2018/Vivado/2018.3/lib/lnx64.o:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/jre9.0.4/lib//server:/opt/rh/rh-python36/root/usr/lib64:/opt/mentorgraphics/Catapult_10.5c/Mgc_home/lib:/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/lib:/opt/pycell/plat_linux_gcc44x_64/3rd/lib:/opt/pycell/plat_linux_gcc44x_64/3rd/oa/lib/linux_rhel40_gcc44x_64/opt:/opt/pycell/plat_linux_gcc44x_64/lib::/opt/cadence/installs/IC617/tools/lib:/opt/cadence/installs/IC617/oa_v22.50.095/lib:/opt/pycell/plat_linux_gcc44x_64/3rd/lib:/opt/pycell/plat_linux_gcc44x_64/3rd/oa/lib/linux_rhel40_gcc44x_64/opt:/opt/pycell/plat_linux_gcc44x_64/lib:/opt/Xilinx2018/Vivado/2018.3/bin/../lnx64/tools/dot/lib:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fpo_v7_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fft_v9_1:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/opencv:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fir_v7_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/dds_v6_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/lib/csim:/opt/Xilinx2018/Vivado/2018.3/bin/../lnx64/tools/dot/lib:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fpo_v7_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fft_v9_1:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/opencv:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/fir_v7_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/dds_v6_0:/opt/Xilinx2018/Vivado/2018.3/lnx64/lib/csim
export HDI_APPROOT=/opt/Xilinx2018/Vivado/2018.3
export XILINX_OPENCL_CLANG=/opt/Xilinx2018/Vivado/2018.3/lnx64/tools/clang
export RDI_PLATFORM=lnx64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -read-loop-dep  -interface-preproc -directive-preproc -interface-gen  -bram-byte-enable  -deadargelim -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -load-elim -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce  -check-stream -norm-name -legalize  -validate-dataflow -inst-clarity  /home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
