% =====================================================
% Fig. 7 : CFETï¼ˆComplementary FETï¼‰å‚ç›´ç©å±¤æ§‹é€  æ–­é¢å›³ï¼ˆæ”¹è¨‚ç‰ˆãƒ»ğŸ’¯ï¼‰
% =====================================================
\begin{figure}[t]
  \centering
  \begin{tikzpicture}[scale=1.0, every node/.style={font=\footnotesize}]
    % ====== Backside Power Rail (BPR) ======
    \fill[gray!60] (0,0) rectangle (4.0,0.3);
    \draw[black] (0,0) rectangle (4.0,0.3);
    \node[below] at (2.0,0) {Backside Power Rail (BPR)};

    % ====== n-FET (bottom device) ======
    \fill[blue!25] (0.7,0.4) rectangle (3.3,0.9);
    \draw[black!60] (0.7,0.4) rectangle (3.3,0.9);
    \node[left] at (0.7,0.65) {n-FET};

    % ====== Inter-Layer Dielectric (ILD) ======
    \fill[gray!25] (0.7,0.9) rectangle (3.3,1.1);
    \draw[black!50,dashed] (0.7,0.9) rectangle (3.3,1.1);
    \node[right] at (3.35,1.0) {ILD};

    % ====== p-FET (top device) ======
    \fill[red!25] (0.7,1.1) rectangle (3.3,1.6);
    \draw[black!60] (0.7,1.1) rectangle (3.3,1.6);
    \node[left] at (0.7,1.35) {p-FET};

    % ====== Shared Gate Stack ======
    \draw[thick,rounded corners,fill=cyan!15,opacity=0.4] (0.5,0.3) rectangle (3.5,1.7);
    \node[right] at (3.55,1.0) {Shared Gate Stack};

    % ====== Vertical interconnect hint ======
    \draw[very thin,gray!70,densely dotted] (1.8,0.3) -- (1.8,1.7);
    \node[gray!70,rotate=90] at (1.7,1.0) {Via / Vertical Contact};

    % ====== Substrate label (for context) ======
    \node at (2.0,1.85) {Complementary FET vertical stack};

    % ====== Dimension indication ======
    \draw[-{Latex[length=2mm]},line width=0.3pt] (3.4,0.4) -- (3.4,1.6)
       node[midway,right=2pt] {$d_{np}$};
  \end{tikzpicture}

  \caption{CFETæ§‹é€ ã®å‚ç›´ç©å±¤æ¨¡å¼å›³ï¼ˆn/pã‚¹ã‚¿ãƒƒã‚¯ãƒ»ILDçµ¶ç¸å±¤ãƒ»BPRé›»æºåˆ†é›¢ã‚’ç¤ºã™ï¼‰\\
  \footnotesize Schematic vertical cross-section of CFET showing complementary n/p stacking, inter-layer dielectric isolation, and backside power rail integration.}
  \label{fig:cfet_cross}
\end{figure}
