--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml dependency_check_block.twx dependency_check_block.ncd -o
dependency_check_block.twr dependency_check_block.pcf

Design file:              dependency_check_block.ncd
Physical constraint file: dependency_check_block.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ins<0>      |    0.927(R)|    1.059(R)|clk_BUFGP         |   0.000|
ins<1>      |    0.724(R)|    0.781(R)|clk_BUFGP         |   0.000|
ins<2>      |    1.364(R)|    0.696(R)|clk_BUFGP         |   0.000|
ins<3>      |    0.847(R)|    1.052(R)|clk_BUFGP         |   0.000|
ins<4>      |    1.431(R)|    0.578(R)|clk_BUFGP         |   0.000|
ins<5>      |    0.623(R)|    0.598(R)|clk_BUFGP         |   0.000|
ins<6>      |    0.646(R)|    0.580(R)|clk_BUFGP         |   0.000|
ins<7>      |    0.956(R)|    0.333(R)|clk_BUFGP         |   0.000|
ins<8>      |    0.226(R)|    0.917(R)|clk_BUFGP         |   0.000|
ins<9>      |    1.183(R)|    0.150(R)|clk_BUFGP         |   0.000|
ins<10>     |    1.079(R)|    0.231(R)|clk_BUFGP         |   0.000|
ins<11>     |    0.844(R)|    0.419(R)|clk_BUFGP         |   0.000|
ins<12>     |    0.340(R)|    0.824(R)|clk_BUFGP         |   0.000|
ins<13>     |    0.273(R)|    0.878(R)|clk_BUFGP         |   0.000|
ins<14>     |    0.857(R)|    0.412(R)|clk_BUFGP         |   0.000|
ins<15>     |    3.667(R)|    1.321(R)|clk_BUFGP         |   0.000|
ins<16>     |    2.342(R)|    0.361(R)|clk_BUFGP         |   0.000|
ins<17>     |    3.125(R)|    0.346(R)|clk_BUFGP         |   0.000|
ins<18>     |    2.574(R)|    0.131(R)|clk_BUFGP         |   0.000|
ins<19>     |    3.064(R)|    0.888(R)|clk_BUFGP         |   0.000|
reset       |    2.382(R)|    0.417(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
RW_dec<0>      |    7.972(R)|clk_BUFGP         |   0.000|
RW_dec<1>      |    7.488(R)|clk_BUFGP         |   0.000|
RW_dec<2>      |    7.977(R)|clk_BUFGP         |   0.000|
RW_dec<3>      |    7.655(R)|clk_BUFGP         |   0.000|
RW_dec<4>      |    7.825(R)|clk_BUFGP         |   0.000|
imm<0>         |    5.776(R)|clk_BUFGP         |   0.000|
imm<1>         |    5.760(R)|clk_BUFGP         |   0.000|
imm<2>         |    5.775(R)|clk_BUFGP         |   0.000|
imm<3>         |    5.773(R)|clk_BUFGP         |   0.000|
imm<4>         |    5.754(R)|clk_BUFGP         |   0.000|
imm_sel        |    5.750(R)|clk_BUFGP         |   0.000|
mem_en_dec     |    7.468(R)|clk_BUFGP         |   0.000|
mem_mux_sel_dec|    8.340(R)|clk_BUFGP         |   0.000|
mem_rw_dec     |    7.173(R)|clk_BUFGP         |   0.000|
mux_sel_a<0>   |   11.663(R)|clk_BUFGP         |   0.000|
mux_sel_a<1>   |   11.977(R)|clk_BUFGP         |   0.000|
mux_sel_b<0>   |   11.476(R)|clk_BUFGP         |   0.000|
mux_sel_b<1>   |   11.916(R)|clk_BUFGP         |   0.000|
op_dec<0>      |    5.749(R)|clk_BUFGP         |   0.000|
op_dec<1>      |    5.748(R)|clk_BUFGP         |   0.000|
op_dec<2>      |    8.349(R)|clk_BUFGP         |   0.000|
op_dec<3>      |    5.750(R)|clk_BUFGP         |   0.000|
op_dec<4>      |    5.760(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.019|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 07 14:45:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



