#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr  2 17:30:54 2023
# Process ID: 13648
# Current directory: C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dut/xsim_script.tcl}
# Log file: C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog\xsim.jou
# Running On: GOKUL-KUMAR, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8336 MB
#-----------------------------------------------------------
source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 16 [0.00%] @ "125000"
// RTL Simulation : 1 / 16 [100.00%] @ "365000"
// RTL Simulation : 2 / 16 [100.00%] @ "595000"
// RTL Simulation : 3 / 16 [100.00%] @ "825000"
// RTL Simulation : 4 / 16 [100.00%] @ "1055000"
// RTL Simulation : 5 / 16 [100.00%] @ "1285000"
// RTL Simulation : 6 / 16 [100.00%] @ "1515000"
// RTL Simulation : 7 / 16 [100.00%] @ "1745000"
// RTL Simulation : 8 / 16 [100.00%] @ "1975000"
// RTL Simulation : 9 / 16 [100.00%] @ "2205000"
// RTL Simulation : 10 / 16 [100.00%] @ "2435000"
// RTL Simulation : 11 / 16 [100.00%] @ "2665000"
// RTL Simulation : 12 / 16 [100.00%] @ "2895000"
// RTL Simulation : 13 / 16 [100.00%] @ "3125000"
// RTL Simulation : 14 / 16 [100.00%] @ "3355000"
// RTL Simulation : 15 / 16 [100.00%] @ "3585000"
// RTL Simulation : 16 / 16 [100.00%] @ "3815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3875 ns : File "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog/dut.autotb.v" Line 270
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr  2 17:31:33 2023...
