{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 23:46:22 2011 " "Info: Processing started: Wed Apr 27 23:46:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off q02 -c q02 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q02 -c q02 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clear " "Info: Assuming node \"Clear\" is an undefined clock" {  } { { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clear" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clear " "Info: No valid register-to-register data paths exist for clock \"Clear\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q input\[1\] Clear 4.571 ns register " "Info: tsu for register \"registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q\" (data pin = \"input\[1\]\", clock pin = \"Clear\") is 4.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.463 ns + Longest pin register " "Info: + Longest pin to register delay is 7.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns input\[1\] 1 PIN PIN_AB9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.413 ns) 7.463 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q 2 REG LCFF_X1_Y10_N3 7 " "Info: 2: + IC(6.187 ns) + CELL(0.413 ns) = 7.463 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { input[1] registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 17.10 % ) " "Info: Total cell delay = 1.276 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 82.90 % ) " "Info: Total interconnect delay = 6.187 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.463 ns" { input[1] registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.463 ns" { input[1] {} input[1]~combout {} registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clear destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"Clear\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clear 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clear~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clear~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clear Clear~clkctrl } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q 3 REG LCFF_X1_Y10_N3 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:1:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.463 ns" { input[1] registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.463 ns" { input[1] {} input[1]~combout {} registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.863ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clear output\[3\] registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q 10.562 ns register " "Info: tco from clock \"Clear\" to destination pin \"output\[3\]\" through register \"registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q\" is 10.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clear source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"Clear\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clear 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clear~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clear~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clear Clear~clkctrl } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q 3 REG LCFF_X1_Y10_N17 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.431 ns + Longest register pin " "Info: + Longest register to pin delay is 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q 1 REG LCFF_X1_Y10_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:0:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.545 ns) 0.957 ns conv_7seg:display\|Mux3~0 2 COMB LCCOMB_X1_Y10_N14 1 " "Info: 2: + IC(0.412 ns) + CELL(0.545 ns) = 0.957 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 'conv_7seg:display\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q conv_7seg:display|Mux3~0 } "NODE_NAME" } } { "conv_7seg.vhd" "" { Text "F:/Documentos/MC613/conv_7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.478 ns) + CELL(2.996 ns) 7.431 ns output\[3\] 3 PIN PIN_H10 0 " "Info: 3: + IC(3.478 ns) + CELL(2.996 ns) = 7.431 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'output\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.474 ns" { conv_7seg:display|Mux3~0 output[3] } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.541 ns ( 47.65 % ) " "Info: Total cell delay = 3.541 ns ( 47.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 52.35 % ) " "Info: Total interconnect delay = 3.890 ns ( 52.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q conv_7seg:display|Mux3~0 output[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q {} conv_7seg:display|Mux3~0 {} output[3] {} } { 0.000ns 0.412ns 3.478ns } { 0.000ns 0.545ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q conv_7seg:display|Mux3~0 output[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q {} conv_7seg:display|Mux3~0 {} output[3] {} } { 0.000ns 0.412ns 3.478ns } { 0.000ns 0.545ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q input\[2\] Clear -2.967 ns register " "Info: th for register \"registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q\" (data pin = \"input\[2\]\", clock pin = \"Clear\") is -2.967 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clear destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"Clear\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clear 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clear~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clear~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clear Clear~clkctrl } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q 3 REG LCFF_X1_Y10_N29 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.107 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns input\[2\] 1 PIN PIN_P3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "q02.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q02/q02.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.840 ns) + CELL(0.413 ns) 6.107 ns registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q 2 REG LCFF_X1_Y10_N29 7 " "Info: 2: + IC(4.840 ns) + CELL(0.413 ns) = 6.107 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 7; REG Node = 'registerAsyncClear:register4bits\|ffdLoad:\\registers:2:bitRegister\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { input[2] registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "ffdload.vhd" "" { Text "F:/Documentos/MC613/ffdload.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 20.75 % ) " "Info: Total cell delay = 1.267 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 79.25 % ) " "Info: Total interconnect delay = 4.840 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { input[2] registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { input[2] {} input[2]~combout {} registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q {} } { 0.000ns 0.000ns 4.840ns } { 0.000ns 0.854ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clear Clear~clkctrl registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clear {} Clear~combout {} Clear~clkctrl {} registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { input[2] registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { input[2] {} input[2]~combout {} registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q {} } { 0.000ns 0.000ns 4.840ns } { 0.000ns 0.854ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 23:46:22 2011 " "Info: Processing ended: Wed Apr 27 23:46:22 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
