tst r0, #8 
subls r0, r0, r1, lsr #4 
tst r0, r2 
mvnlt r1, r0 
orr r1, r1, #1 
