--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1578 paths analyzed, 90 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.984ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_counter_16 (SLICE_X21Y19.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_15 (FF)
  Destination:          clock_divider/counter_counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_15 to clock_divider/counter_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AMUX    Tshcko                0.461   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_15
    SLICE_X23Y20.A1      net (fanout=2)        0.787   clock_divider/counter_counter<15>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.B4      net (fanout=13)       0.885   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_91
                                                       clock_divider/counter_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.301ns logic, 2.648ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_14 (FF)
  Destination:          clock_divider/counter_counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_14 to clock_divider/counter_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_14
    SLICE_X23Y20.A2      net (fanout=2)        0.789   clock_divider/counter_counter<14>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.B4      net (fanout=13)       0.885   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_91
                                                       clock_divider/counter_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.231ns logic, 2.650ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_22 (FF)
  Destination:          clock_divider/counter_counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_22 to clock_divider/counter_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.AQ      Tcko                  0.391   clock_divider/counter_counter<24>
                                                       clock_divider/counter_counter_22
    SLICE_X21Y18.C2      net (fanout=3)        1.039   clock_divider/counter_counter<22>
    SLICE_X21Y18.C       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0295<0>2
    SLICE_X21Y23.A4      net (fanout=1)        0.667   clock_divider/_n0295<0>1
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.B4      net (fanout=13)       0.885   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_91
                                                       clock_divider/counter_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.231ns logic, 2.591ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_counter_22 (SLICE_X21Y18.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_15 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_15 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AMUX    Tshcko                0.461   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_15
    SLICE_X23Y20.A1      net (fanout=2)        0.787   clock_divider/counter_counter<15>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y18.A4      net (fanout=13)       0.869   clock_divider/_n0295
    SLICE_X21Y18.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.301ns logic, 2.632ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_14 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_14 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_14
    SLICE_X23Y20.A2      net (fanout=2)        0.789   clock_divider/counter_counter<14>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y18.A4      net (fanout=13)       0.869   clock_divider/_n0295
    SLICE_X21Y18.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.231ns logic, 2.634ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_22 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_22 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.AQ      Tcko                  0.391   clock_divider/counter_counter<24>
                                                       clock_divider/counter_counter_22
    SLICE_X21Y18.C2      net (fanout=3)        1.039   clock_divider/counter_counter<22>
    SLICE_X21Y18.C       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0295<0>2
    SLICE_X21Y23.A4      net (fanout=1)        0.667   clock_divider/_n0295<0>1
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y18.A4      net (fanout=13)       0.869   clock_divider/_n0295
    SLICE_X21Y18.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.231ns logic, 2.575ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_counter_14 (SLICE_X21Y19.A3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_15 (FF)
  Destination:          clock_divider/counter_counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_15 to clock_divider/counter_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AMUX    Tshcko                0.461   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_15
    SLICE_X23Y20.A1      net (fanout=2)        0.787   clock_divider/counter_counter<15>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.A3      net (fanout=13)       0.849   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_111
                                                       clock_divider/counter_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.301ns logic, 2.612ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_14 (FF)
  Destination:          clock_divider/counter_counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_14 to clock_divider/counter_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.AQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_14
    SLICE_X23Y20.A2      net (fanout=2)        0.789   clock_divider/counter_counter<14>
    SLICE_X23Y20.A       Tilo                  0.259   clock_divider/_n0192<0>
                                                       clock_divider/_n0192<0>1
    SLICE_X21Y23.A1      net (fanout=2)        0.976   clock_divider/_n0192<0>
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.A3      net (fanout=13)       0.849   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_111
                                                       clock_divider/counter_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.231ns logic, 2.614ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_22 (FF)
  Destination:          clock_divider/counter_counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_22 to clock_divider/counter_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.AQ      Tcko                  0.391   clock_divider/counter_counter<24>
                                                       clock_divider/counter_counter_22
    SLICE_X21Y18.C2      net (fanout=3)        1.039   clock_divider/counter_counter<22>
    SLICE_X21Y18.C       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0295<0>2
    SLICE_X21Y23.A4      net (fanout=1)        0.667   clock_divider/_n0295<0>1
    SLICE_X21Y23.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0295<0>5
    SLICE_X21Y19.A3      net (fanout=13)       0.849   clock_divider/_n0295
    SLICE_X21Y19.CLK     Tas                   0.322   clock_divider/counter_counter<20>
                                                       clock_divider/Mcount_counter_counter_eqn_111
                                                       clock_divider/counter_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.231ns logic, 2.555ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider/disp_counter_2 (SLICE_X16Y16.D5), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_0 (FF)
  Destination:          clock_divider/disp_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_0 to clock_divider/disp_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.200   clock_divider/disp_counter<1>
                                                       clock_divider/disp_counter_0
    SLICE_X16Y16.A5      net (fanout=3)        0.185   clock_divider/disp_counter<0>
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.121   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_161
                                                       clock_divider/disp_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.463ns logic, 0.341ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_17 (FF)
  Destination:          clock_divider/disp_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.119 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_17 to clock_divider/disp_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_17
    SLICE_X16Y15.A6      net (fanout=2)        0.129   clock_divider/disp_counter<17>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.121   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_161
                                                       clock_divider/disp_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.603ns logic, 0.398ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_13 (FF)
  Destination:          clock_divider/disp_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.119 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_13 to clock_divider/disp_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_13
    SLICE_X16Y15.A4      net (fanout=2)        0.210   clock_divider/disp_counter<13>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.121   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_161
                                                       clock_divider/disp_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.603ns logic, 0.479ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/disp_counter_4 (SLICE_X15Y16.A5), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_0 (FF)
  Destination:          clock_divider/disp_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.085 - 0.076)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_0 to clock_divider/disp_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.200   clock_divider/disp_counter<1>
                                                       clock_divider/disp_counter_0
    SLICE_X16Y16.A5      net (fanout=3)        0.185   clock_divider/disp_counter<0>
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X15Y16.A5      net (fanout=10)       0.197   clock_divider/_n0310
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.155   clock_divider/disp_counter<9>
                                                       clock_divider/Mcount_disp_counter_eqn_141
                                                       clock_divider/disp_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.497ns logic, 0.382ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_17 (FF)
  Destination:          clock_divider/disp_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.124 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_17 to clock_divider/disp_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_17
    SLICE_X16Y15.A6      net (fanout=2)        0.129   clock_divider/disp_counter<17>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X15Y16.A5      net (fanout=10)       0.197   clock_divider/_n0310
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.155   clock_divider/disp_counter<9>
                                                       clock_divider/Mcount_disp_counter_eqn_141
                                                       clock_divider/disp_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.637ns logic, 0.439ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_13 (FF)
  Destination:          clock_divider/disp_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.124 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_13 to clock_divider/disp_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_13
    SLICE_X16Y15.A4      net (fanout=2)        0.210   clock_divider/disp_counter<13>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X15Y16.A5      net (fanout=10)       0.197   clock_divider/_n0310
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.155   clock_divider/disp_counter<9>
                                                       clock_divider/Mcount_disp_counter_eqn_141
                                                       clock_divider/disp_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.637ns logic, 0.520ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/disp_counter_1 (SLICE_X16Y16.D5), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_0 (FF)
  Destination:          clock_divider/disp_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_0 to clock_divider/disp_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.200   clock_divider/disp_counter<1>
                                                       clock_divider/disp_counter_0
    SLICE_X16Y16.A5      net (fanout=3)        0.185   clock_divider/disp_counter<0>
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_171
                                                       clock_divider/disp_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.532ns logic, 0.341ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_17 (FF)
  Destination:          clock_divider/disp_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.119 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_17 to clock_divider/disp_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_17
    SLICE_X16Y15.A6      net (fanout=2)        0.129   clock_divider/disp_counter<17>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_171
                                                       clock_divider/disp_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.672ns logic, 0.398ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_counter_13 (FF)
  Destination:          clock_divider/disp_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.119 - 0.118)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_counter_13 to clock_divider/disp_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.198   clock_divider/disp_counter<17>
                                                       clock_divider/disp_counter_13
    SLICE_X16Y15.A4      net (fanout=2)        0.210   clock_divider/disp_counter<13>
    SLICE_X16Y15.A       Tilo                  0.142   clock_divider/_n0244<0>11
                                                       clock_divider/_n0244<0>11
    SLICE_X16Y16.A6      net (fanout=2)        0.113   clock_divider/_n0244<0>11
    SLICE_X16Y16.A       Tilo                  0.142   clock_divider/disp_counter<1>
                                                       clock_divider/_n0310<0>
    SLICE_X16Y16.D5      net (fanout=10)       0.156   clock_divider/_n0310
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   clock_divider/disp_counter<1>
                                                       clock_divider/Mcount_disp_counter_eqn_171
                                                       clock_divider/disp_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.672ns logic, 0.479ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/disp_counter<1>/CLK
  Logical resource: clock_divider/disp_counter_0/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/disp_counter<1>/CLK
  Logical resource: clock_divider/disp_counter_2/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1578 paths, 0 nets, and 183 connections

Design statistics:
   Minimum period:   3.984ns{1}   (Maximum frequency: 251.004MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 08 11:50:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



