{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709522752214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709522752214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:25:52 2024 " "Processing started: Mon Mar 04 10:25:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709522752214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709522752214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709522752214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709522752490 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1709522752525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC_Module.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/PC_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "IMem.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/IMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle_tb " "Found entity 1: Fetch_Cycle_tb" {  } { { "Fetch_Cycle_tb.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Main_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Decode_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Execute_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Memory_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truncate.v 1 1 " "Found 1 design units, including 1 entities, in source file truncate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Truncate " "Found entity 1: Truncate" {  } { { "Truncate.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Truncate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5 " "Found entity 1: Mux5" {  } { { "Mux5.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5_stage_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5_stage_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5_Stage_Pipeline " "Found entity 1: RISCV_5_Stage_Pipeline" {  } { { "RISCV_5_Stage_Pipeline.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709522752555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709522752555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_5_Stage_Pipeline " "Elaborating entity \"RISCV_5_Stage_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709522752580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:FC " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:FC\"" {  } { { "RISCV_5_Stage_Pipeline.v" "FC" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:FC\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:FC\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.v" "PC_MUX" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:FC\|PC_Module:ProgramCounter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:FC\|PC_Module:ProgramCounter\"" {  } { { "Fetch_Cycle.v" "ProgramCounter" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem Fetch_Cycle:FC\|IMem:InstructionMemory " "Elaborating entity \"IMem\" for hierarchy \"Fetch_Cycle:FC\|IMem:InstructionMemory\"" {  } { { "Fetch_Cycle.v" "InstructionMemory" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752606 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMem.v(5) " "Net \"mem.data_a\" at IMem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/IMem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1709522752607 "|Fetch_Cycle|IMem:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMem.v(5) " "Net \"mem.waddr_a\" at IMem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/IMem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1709522752607 "|Fetch_Cycle|IMem:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMem.v(5) " "Net \"mem.we_a\" at IMem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/IMem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1709522752607 "|Fetch_Cycle|IMem:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:FC\|PC_Adder:PCAdder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:FC\|PC_Adder:PCAdder\"" {  } { { "Fetch_Cycle.v" "PCAdder" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Fetch_Cycle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:DC " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:DC\"" {  } { { "RISCV_5_Stage_Pipeline.v" "DC" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode_Cycle:DC\|Control_Unit:ControlUnit " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode_Cycle:DC\|Control_Unit:ControlUnit\"" {  } { { "Decode_Cycle.v" "ControlUnit" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Decode_Cycle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:DC\|Control_Unit:ControlUnit\|Main_Decoder:MainDecoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:DC\|Control_Unit:ControlUnit\|Main_Decoder:MainDecoder\"" {  } { { "Control_Unit.v" "MainDecoder" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Control_Unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:DC\|Control_Unit:ControlUnit\|ALU_Decoder:ALU_DECODER " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:DC\|Control_Unit:ControlUnit\|ALU_Decoder:ALU_DECODER\"" {  } { { "Control_Unit.v" "ALU_DECODER" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Control_Unit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:DC\|Register_File:RegisterFile " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:DC\|Register_File:RegisterFile\"" {  } { { "Decode_Cycle.v" "RegisterFile" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Decode_Cycle.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:DC\|Sign_Extend:Extended " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:DC\|Sign_Extend:Extended\"" {  } { { "Decode_Cycle.v" "Extended" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Decode_Cycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "412 32 Sign_Extend.v(6) " "Verilog HDL assignment warning at Sign_Extend.v(6): truncated value with size 412 to match size of target (32)" {  } { { "Sign_Extend.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Sign_Extend.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709522752617 "|RISCV_5_Stage_Pipeline|Decode_Cycle:DC|Sign_Extend:Extended"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:EXC " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:EXC\"" {  } { { "RISCV_5_Stage_Pipeline.v" "EXC" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:EXC\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:EXC\|ALU:Alu\"" {  } { { "Execute_Cycle.v" "Alu" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Execute_Cycle.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:MC " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:MC\"" {  } { { "RISCV_5_Stage_Pipeline.v" "MC" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:MC\|Data_Memory:DMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:MC\|Data_Memory:DMem\"" {  } { { "Memory_Cycle.v" "DMem" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Memory_Cycle.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Data_Memory.v(26) " "Verilog HDL assignment warning at Data_Memory.v(26): truncated value with size 16 to match size of target (6)" {  } { { "Data_Memory.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Data_Memory.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709522752628 "|Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Truncate Memory_Cycle:MC\|Truncate:Trunc " "Elaborating entity \"Truncate\" for hierarchy \"Memory_Cycle:MC\|Truncate:Trunc\"" {  } { { "Memory_Cycle.v" "Trunc" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Memory_Cycle.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WBC " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WBC\"" {  } { { "RISCV_5_Stage_Pipeline.v" "WBC" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5 Writeback_Cycle:WBC\|Mux5:MUX5 " "Elaborating entity \"Mux5\" for hierarchy \"Writeback_Cycle:WBC\|Mux5:MUX5\"" {  } { { "Writeback_Cycle.v" "MUX5" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/Writeback_Cycle.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709522752633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1709522752861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709522753053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709522753053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "RISCV_5_Stage_Pipeline.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709522753071 "|RISCV_5_Stage_Pipeline|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst " "No output dependent on input pin \"Rst\"" {  } { { "RISCV_5_Stage_Pipeline.v" "" { Text "D:/RISCV/RISCV_Pipeline_Core/RISCV_Build/RISCV_5_Stage_Pipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709522753071 "|RISCV_5_Stage_Pipeline|Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1709522753071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709522753071 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709522753071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709522753071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709522753092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:25:53 2024 " "Processing ended: Mon Mar 04 10:25:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709522753092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709522753092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709522753092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709522753092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709522758585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709522758585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:25:58 2024 " "Processing started: Mon Mar 04 10:25:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709522758585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1709522758585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp RISCV -c RISCV --netlist_type=sgate " "Command: quartus_rpp RISCV -c RISCV --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1709522758585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4428 " "Peak virtual memory: 4428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709522758689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:25:58 2024 " "Processing ended: Mon Mar 04 10:25:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709522758689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709522758689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709522758689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1709522758689 ""}
