<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32F7xx): Src/MCU/STM32F7xx/Sys/system_stm32f7xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32F7xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('system__stm32f7xx_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f7xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system__stm32f7xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_t_m32_f7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">   69</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m32_f7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">   73</a></span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)16000000) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/************************* Miscellaneous Configuration ************************/</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* #define DATA_IN_ExtSDRAM */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_t_m32_f7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">  100</a></span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x00 </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">/* This variable is updated in three ways:</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">         Note: If you use this function to configure the system clock; then there</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">               is no need to call the 2 first functions listed above, since SystemCoreClock</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">               variable is updated automatically.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//  uint32_t SystemCoreClock = 16000000;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keyword">const</span> uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">const</span> uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#if defined (DATA_IN_ExtSDRAM)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//void SystemInit(void)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//{</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//  /* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//    SCB-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  /* set CP10 and CP11 Full Access */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//  #endif</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//  /* Reset the RCC clock configuration to the default reset state ------------*/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//  /* Set HSION bit */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//  RCC-&gt;CR |= (uint32_t)0x00000001;</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//  /* Reset CFGR register */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//  RCC-&gt;CFGR = 0x00000000;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//  /* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//  RCC-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//  /* Reset PLLCFGR register */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//  RCC-&gt;PLLCFGR = 0x24003010;</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//  /* Reset HSEBYP bit */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//  RCC-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//  /* Disable all interrupts */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//  RCC-&gt;CIR = 0x00000000;</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//#if defined (DATA_IN_ExtSDRAM)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//  SystemInit_ExtMemCtl(); </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//#endif /* DATA_IN_ExtSDRAM */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//  /* Configure the Vector Table location add offset address ------------------*/</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//  SCB-&gt;VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//#else</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//  SCB-&gt;VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//#endif</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//}</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_t_m32_f7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  232</a></span>&#160;{</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  tmp = RCC-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//      SystemCoreClock = HSI_VALUE;</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock source */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//      SystemCoreClock = HSE_VALUE;</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock source */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLL_P</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">         */</span>    </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      pllsource = (RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC) &gt;&gt; 22;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      pllm = RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLM;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        pllvco = (<a class="code" href="group___s_t_m32_f7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        pllvco = (<a class="code" href="group___s_t_m32_f7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);      </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      pllp = (((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLP) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//      SystemCoreClock = pllvco/pllp;</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//      SystemCoreClock = HSI_VALUE;</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">/* Compute HCLK frequency --------------------------------------------------*/</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  tmp = AHBPrescTable[((RCC-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">/* HCLK frequency */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//  SystemCoreClock &gt;&gt;= tmp;</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#if defined (DATA_IN_ExtSDRAM)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">register</span> uint32_t tmpreg = 0, timeout = 0xFFFF;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">register</span> __IO uint32_t index;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">/* Enable GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  clock */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  RCC-&gt;AHB1ENR |= 0x000001F8;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  GPIOD-&gt;AFR[0]  = 0x000000CC;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  GPIOD-&gt;AFR[1]  = 0xCC000CCC;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span> </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  GPIOD-&gt;MODER   = 0xA02A000A;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  GPIOD-&gt;OSPEEDR = 0xF03F000F;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  GPIOD-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  GPIOD-&gt;PUPDR   = 0x50150005;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  GPIOE-&gt;AFR[0]  = 0xC00000CC;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  GPIOE-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  GPIOE-&gt;MODER   = 0xAAAA800A;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  GPIOE-&gt;OSPEEDR = 0xFFFFC00F;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  GPIOE-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  GPIOE-&gt;PUPDR   = 0x55554005;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  GPIOF-&gt;AFR[0]  = 0x00CCCCCC;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  GPIOF-&gt;AFR[1]  = 0xCCCCC000;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span> </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  GPIOF-&gt;MODER   = 0xAA800AAA;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">/* Configure PFx pins speed to 100 MHz */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  GPIOF-&gt;OSPEEDR = 0xFFC00FFF;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  GPIOF-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  GPIOF-&gt;PUPDR   = 0x55400555;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  GPIOG-&gt;AFR[0]  = 0x00CC0CCC;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  GPIOG-&gt;AFR[1]  = 0xC000000C;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  GPIOG-&gt;MODER   = 0x80020A2A;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">/* Configure PGx pins speed to 100 MHz */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  GPIOG-&gt;OSPEEDR = 0xC0030F3F;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  GPIOG-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  GPIOG-&gt;PUPDR   = 0x40010515;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">/* Connect PHx pins to FMC Alternate function */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  GPIOH-&gt;AFR[0]  = 0x00C0CC00;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  GPIOH-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Configure PHx pins in Alternate function mode */</span> </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  GPIOH-&gt;MODER   = 0xAAAA08A0;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">/* Configure PHx pins speed to 100 MHz */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  GPIOH-&gt;OSPEEDR = 0xFFFF0CF0;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">/* Configure PHx pins Output type to push-pull */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  GPIOH-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">/* No pull-up, pull-down for PHx pins */</span> </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  GPIOH-&gt;PUPDR   = 0x55550450;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">/* Connect PIx pins to FMC Alternate function */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  GPIOI-&gt;AFR[0]  = 0xCCCCCCCC;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  GPIOI-&gt;AFR[1]  = 0x00000CC0;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">/* Configure PIx pins in Alternate function mode */</span> </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  GPIOI-&gt;MODER   = 0x0028AAAA;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Configure PIx pins speed to 100 MHz */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  GPIOI-&gt;OSPEEDR = 0x003CFFFF;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">/* Configure PIx pins Output type to push-pull */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  GPIOI-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">/* No pull-up, pull-down for PIx pins */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  GPIOI-&gt;PUPDR   = 0x00145555;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">/* Enable the FMC interface clock */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  RCC-&gt;AHB3ENR |= 0x00000001;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">/* Configure and enable SDRAM bank1 */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  FMC_Bank5_6-&gt;SDCR[0]  = 0x000019E4;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  FMC_Bank5_6-&gt;SDTR[0]  = 0x01116361;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/* SDRAM initialization sequence */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">/* Clock enable command */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00000011; </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* Delay */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">for</span> (index = 0; index&lt;1000; index++);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">/* PALL command */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00000012;           </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">/* Auto refresh command */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x000000F3;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* MRD register program */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  FMC_Bank5_6-&gt;SDCMR = 0x00046014;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  timeout = 0xFFFF;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  } </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="comment">/* Set refresh count */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDRTR;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  FMC_Bank5_6-&gt;SDRTR = (tmpreg | (0x00000603&lt;&lt;1));</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">/* Disable write protection */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  tmpreg = FMC_Bank5_6-&gt;SDCR[0]; </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  FMC_Bank5_6-&gt;SDCR[0] = (tmpreg &amp; 0xFFFFFDFF);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">   * Disable the FMC bank1 (enabled after reset).</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">   * This, prevents CPU speculation access on this bank which blocks the use of FMC during</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">   * 24us. During this time the others FMC master (such as LTDC) cannot use it!</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  FMC_Bank1-&gt;BTCR[0] = 0x000030d2;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___s_t_m32_f7xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f7xx_8c_source.html#l00232">system_stm32f7xx.c:232</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l10661">stm32f769xx.h:10661</a></div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___s_t_m32_f7xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_f7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f7xx_8c_source.html#l00069">system_stm32f7xx.c:69</a></div></div>
<div class="ttc" id="group___s_t_m32_f7xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_f7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f7xx_8c_source.html#l00073">system_stm32f7xx.c:73</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l10651">stm32f769xx.h:10651</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_b77c033deeca566f0847c68c68cc5034.html">STM32F7xx</a></li><li class="navelem"><a class="el" href="dir_28b97f5ea7a1beb577e2ebbd148d5b95.html">Sys</a></li><li class="navelem"><a class="el" href="system__stm32f7xx_8c.html">system_stm32f7xx.c</a></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:11 for Embedded-System-Library (STM32F7xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
