From 0d3f9ae026c21f40dc8fd380470b40848e808ef1 Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Mon, 21 Sep 2020 15:17:08 +0800
Subject: [PATCH] clk/rockchip/regmap: pll: fix integer overflow in
 clk_pll_round_rate

Change-Id: I94c90f400f69351f9e592f44c2e167a98d96945f
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 drivers/clk/rockchip/regmap/clk-regmap-pll.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/regmap/clk-regmap-pll.c b/drivers/clk/rockchip/regmap/clk-regmap-pll.c
index 93a5dd76a56c..1747fff88811 100644
--- a/drivers/clk/rockchip/regmap/clk-regmap-pll.c
+++ b/drivers/clk/rockchip/regmap/clk-regmap-pll.c
@@ -201,7 +201,7 @@ static long clk_pll_round_rate(unsigned long fin, unsigned long fout,
 	do_div(foutvco, _refdiv);
 
 	if (!_dsmpd) {
-		u64 frac_rate = fin * _frac;
+		u64 frac_rate = (u64)fin * _frac;
 
 		do_div(frac_rate, _refdiv);
 		foutvco += frac_rate >> 24;
-- 
2.35.3

