#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028848dbbc50 .scope module, "main_tb" "main_tb" 2 82;
 .timescale -9 -12;
v0000028848db31c0_0 .var "C", 0 0;
v0000028848db2720_0 .var "Clk", 0 0;
v0000028848db2860_0 .net "MG", 0 0, v0000028848d669d0_0;  1 drivers
v0000028848db2ea0_0 .net "MR", 0 0, v0000028848d66a70_0;  1 drivers
v0000028848db2680_0 .net "MY", 0 0, v0000028848e14c50_0;  1 drivers
v0000028848db2f40_0 .net "SG", 0 0, v0000028848e14cf0_0;  1 drivers
v0000028848db3080_0 .net "SR", 0 0, v0000028848e14d90_0;  1 drivers
v0000028848db3120_0 .net "SY", 0 0, v0000028848e14ed0_0;  1 drivers
v0000028848db27c0_0 .var "reset", 0 0;
S_0000028848dbbde0 .scope task, "monitor" "monitor" 2 152, 2 152 0, S_0000028848dbbc50;
 .timescale -9 -12;
TD_main_tb.monitor ;
T_0.0 ;
    %delay 5000, 0;
    %vpi_call 2 156 "$display", "Time = %0d, STATE = %b%b%b%b%b%b", $time, v0000028848db2ea0_0, v0000028848db2680_0, v0000028848db2860_0, v0000028848db3080_0, v0000028848db3120_0, v0000028848db2f40_0 {0 0 0};
    %jmp T_0.0;
    %end;
S_0000028848d66700 .scope module, "uut" "main" 2 95, 2 3 0, S_0000028848dbbc50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "MR";
    .port_info 1 /OUTPUT 1 "MY";
    .port_info 2 /OUTPUT 1 "MG";
    .port_info 3 /OUTPUT 1 "SR";
    .port_info 4 /OUTPUT 1 "SY";
    .port_info 5 /OUTPUT 1 "SG";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "Clk";
P_0000028848d6be80 .param/l "mainroadgreen" 0 2 21, C4<0001100>;
P_0000028848d6beb8 .param/l "mainroadyellow" 0 2 22, C4<0010100>;
P_0000028848d6bef0 .param/l "sideroadgreen" 0 2 23, C4<0100001>;
P_0000028848d6bf28 .param/l "sideroadyellow" 0 2 24, C4<0100010>;
v0000028848d66890_0 .net "C", 0 0, v0000028848db31c0_0;  1 drivers
v0000028848d66930_0 .net "Clk", 0 0, v0000028848db2720_0;  1 drivers
v0000028848d669d0_0 .var "MG", 0 0;
v0000028848d66a70_0 .var "MR", 0 0;
v0000028848e14c50_0 .var "MY", 0 0;
v0000028848e14cf0_0 .var "SG", 0 0;
v0000028848e14d90_0 .var "SR", 0 0;
v0000028848e14e30_0 .var "ST", 0 0;
v0000028848e14ed0_0 .var "SY", 0 0;
v0000028848e14f70_0 .net "TL", 0 0, L_0000028848db2400;  1 drivers
v0000028848db2d60_0 .net "TS", 0 0, L_0000028848db2900;  1 drivers
L_0000028848e15018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028848db25e0_0 .net/2u *"_ivl_0", 31 0, L_0000028848e15018;  1 drivers
L_0000028848e15060 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0000028848db2fe0_0 .net/2u *"_ivl_4", 31 0, L_0000028848e15060;  1 drivers
v0000028848db2a40_0 .net "reset", 0 0, v0000028848db27c0_0;  1 drivers
v0000028848db2ae0_0 .var "state", 6 0;
v0000028848db2e00_0 .var "value", 31 0;
E_0000028848d69580 .event anyedge, v0000028848db2ae0_0;
E_0000028848d69c40 .event posedge, v0000028848d66930_0;
L_0000028848db2900 .cmp/ge 32, v0000028848db2e00_0, L_0000028848e15018;
L_0000028848db2400 .cmp/ge 32, v0000028848db2e00_0, L_0000028848e15060;
    .scope S_0000028848d66700;
T_1 ;
    %wait E_0000028848d69c40;
    %load/vec4 v0000028848db2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 12, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
    %load/vec4 v0000028848db2ae0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 12, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0000028848e14f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0000028848d66890_0;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000028848db2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 33, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000028848e14f70_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.15, 8;
    %load/vec4 v0000028848d66890_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.15;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 33, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000028848db2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 12, 0, 7;
    %assign/vec4 v0000028848db2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028848e14e30_0, 0;
T_1.16 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028848d66700;
T_2 ;
    %wait E_0000028848d69c40;
    %load/vec4 v0000028848e14e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028848db2e00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028848db2e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028848db2e00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028848d66700;
T_3 ;
    %wait E_0000028848d69580;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000028848d66a70_0, 0, 1;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0000028848e14c50_0, 0, 1;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000028848d669d0_0, 0, 1;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000028848e14d90_0, 0, 1;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000028848e14ed0_0, 0, 1;
    %load/vec4 v0000028848db2ae0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000028848e14cf0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028848dbbc50;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000028848db2720_0;
    %inv;
    %store/vec4 v0000028848db2720_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028848dbbc50;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028848db27c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db2720_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db27c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028848db31c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %delay 10000, 0;
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000028848dbbc50;
T_6 ;
    %fork TD_main_tb.monitor, S_0000028848dbbde0;
    %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\trafficlight.v";
