<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="test_adapt_input_ouput_2_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_adapt_input_ouput_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_adapt_input_ouput_3_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_adapt_input_ouput_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_adapt_input_ouput_4_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_adapt_input_ouput_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_add_Nbits_0_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_add_Nbits_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_add_Nbits_1_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_add_Nbits_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_column_counter_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_column_counter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_detect_end_image_0_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_detect_end_image_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_divideur_select_outp_0_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_divideur_select_outp_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_divideur_select_outp_1_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_divideur_select_outp_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_ligne_counter_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_ligne_counter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_rdc_1bit_1_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_rdc_1bit_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_reg_Nbits_0_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_reg_Nbits_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="test_reg_Nbits_1_0_synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_reg_Nbits_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="test_adapt_input_ouput_2_0_synth_1"/>
		<Parent Id="test_adapt_input_ouput_3_0_synth_1"/>
		<Parent Id="test_adapt_input_ouput_4_0_synth_1"/>
		<Parent Id="test_add_Nbits_0_0_synth_1"/>
		<Parent Id="test_add_Nbits_1_0_synth_1"/>
		<Parent Id="test_column_counter_0_synth_1"/>
		<Parent Id="test_detect_end_image_0_0_synth_1"/>
		<Parent Id="test_divideur_select_outp_0_0_synth_1"/>
		<Parent Id="test_divideur_select_outp_1_0_synth_1"/>
		<Parent Id="test_ligne_counter_0_synth_1"/>
		<Parent Id="test_rdc_1bit_1_0_synth_1"/>
		<Parent Id="test_reg_Nbits_0_0_synth_1"/>
		<Parent Id="test_reg_Nbits_1_0_synth_1"/>
	</Run>
</Runs>

