{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697762275480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 19:37:55 2023 " "Processing started: Thu Oct 19 19:37:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697762275480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697762275480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697762275481 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697762275497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697762276184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697762276185 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697762276205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697762276205 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1697762278701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697762279247 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697762279271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697762295481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697762295481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.838 " "Worst-case setup slack is -23.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.838         -528977.266 iCLK  " "  -23.838         -528977.266 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762295482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 iCLK  " "    0.403               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762295695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762295702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762295708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762295735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762295735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.838 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297556 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762297556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -23.838 (VIOLATED) " "Path #1: Setup slack is -23.838 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      3.114  R        clock network delay " "     3.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "     3.346      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q " "     3.346      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.303      0.957 FF    IC  s_IMemAddr\[3\]~3\|datad " "     4.303      0.957 FF    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.428      0.125 FF  CELL  s_IMemAddr\[3\]~3\|combout " "     4.428      0.125 FF  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.431      3.003 FF    IC  IMem\|ram~35062\|datad " "     7.431      3.003 FF    IC  IMem\|ram~35062\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.581      0.150 FR  CELL  IMem\|ram~35062\|combout " "     7.581      0.150 FR  CELL  IMem\|ram~35062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.785      0.204 RR    IC  IMem\|ram~35063\|datad " "     7.785      0.204 RR    IC  IMem\|ram~35063\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      0.139 RF  CELL  IMem\|ram~35063\|combout " "     7.924      0.139 RF  CELL  IMem\|ram~35063\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.659      1.735 FF    IC  IMem\|ram~35064\|datac " "     9.659      1.735 FF    IC  IMem\|ram~35064\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.940      0.281 FF  CELL  IMem\|ram~35064\|combout " "     9.940      0.281 FF  CELL  IMem\|ram~35064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.169      0.229 FF    IC  IMem\|ram~35067\|datad " "    10.169      0.229 FF    IC  IMem\|ram~35067\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.319      0.150 FR  CELL  IMem\|ram~35067\|combout " "    10.319      0.150 FR  CELL  IMem\|ram~35067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.553      0.234 RR    IC  IMem\|ram~35068\|datab " "    10.553      0.234 RR    IC  IMem\|ram~35068\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.898      0.345 RR  CELL  IMem\|ram~35068\|combout " "    10.898      0.345 RR  CELL  IMem\|ram~35068\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.217      3.319 RR    IC  IMem\|ram~35196\|datad " "    14.217      3.319 RR    IC  IMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.372      0.155 RR  CELL  IMem\|ram~35196\|combout " "    14.372      0.155 RR  CELL  IMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.202 RR    IC  IMem\|ram~35367\|datac " "    14.574      0.202 RR    IC  IMem\|ram~35367\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.861      0.287 RR  CELL  IMem\|ram~35367\|combout " "    14.861      0.287 RR  CELL  IMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.491      0.630 RR    IC  IMem\|ram~35538\|datad " "    15.491      0.630 RR    IC  IMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.630      0.139 RF  CELL  IMem\|ram~35538\|combout " "    15.630      0.139 RF  CELL  IMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.778      1.148 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac " "    16.778      1.148 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.059      0.281 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout " "    17.059      0.281 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.286      0.227 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad " "    17.286      0.227 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.436      0.150 FR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout " "    17.436      0.150 FR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.208      4.772 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab " "    22.208      4.772 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.569      0.361 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout " "    22.569      0.361 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.290      0.721 RR    IC  AluRead2\|Selector24~0\|datad " "    23.290      0.721 RR    IC  AluRead2\|Selector24~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.445      0.155 RR  CELL  AluRead2\|Selector24~0\|combout " "    23.445      0.155 RR  CELL  AluRead2\|Selector24~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.767      5.322 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac " "    28.767      5.322 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.054      0.287 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout " "    29.054      0.287 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.993      0.939 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad " "    29.993      0.939 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.132      0.139 RF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout " "    30.132      0.139 RF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.425      0.293 FF    IC  g_ALU\|g_mux2\|Selector23~5\|datab " "    30.425      0.293 FF    IC  g_ALU\|g_mux2\|Selector23~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.829      0.404 FF  CELL  g_ALU\|g_mux2\|Selector23~5\|combout " "    30.829      0.404 FF  CELL  g_ALU\|g_mux2\|Selector23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.056      0.227 FF    IC  g_ALU\|g_mux6\|Selector23~3\|datad " "    31.056      0.227 FF    IC  g_ALU\|g_mux6\|Selector23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.181      0.125 FF  CELL  g_ALU\|g_mux6\|Selector23~3\|combout " "    31.181      0.125 FF  CELL  g_ALU\|g_mux6\|Selector23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.267      2.086 FF    IC  DMem\|ram~42619\|dataa " "    33.267      2.086 FF    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.691      0.424 FF  CELL  DMem\|ram~42619\|combout " "    33.691      0.424 FF  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.966      0.275 FF    IC  DMem\|ram~42620\|dataa " "    33.966      0.275 FF    IC  DMem\|ram~42620\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.343      0.377 FR  CELL  DMem\|ram~42620\|combout " "    34.343      0.377 FR  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.547      0.204 RR    IC  DMem\|ram~42623\|datac " "    34.547      0.204 RR    IC  DMem\|ram~42623\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.834      0.287 RR  CELL  DMem\|ram~42623\|combout " "    34.834      0.287 RR  CELL  DMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.599      5.765 RR    IC  DMem\|ram~42626\|datac " "    40.599      5.765 RR    IC  DMem\|ram~42626\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.866      0.267 RF  CELL  DMem\|ram~42626\|combout " "    40.866      0.267 RF  CELL  DMem\|ram~42626\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.098      0.232 FF    IC  DMem\|ram~42627\|datac " "    41.098      0.232 FF    IC  DMem\|ram~42627\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.379      0.281 FF  CELL  DMem\|ram~42627\|combout " "    41.379      0.281 FF  CELL  DMem\|ram~42627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.612      0.233 FF    IC  DMem\|ram~42638\|datac " "    41.612      0.233 FF    IC  DMem\|ram~42638\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.893      0.281 FF  CELL  DMem\|ram~42638\|combout " "    41.893      0.281 FF  CELL  DMem\|ram~42638\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.162      0.269 FF    IC  DMem\|ram~42681\|datab " "    42.162      0.269 FF    IC  DMem\|ram~42681\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.587      0.425 FF  CELL  DMem\|ram~42681\|combout " "    42.587      0.425 FF  CELL  DMem\|ram~42681\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.820      0.233 FF    IC  DMem\|ram~42724\|datac " "    42.820      0.233 FF    IC  DMem\|ram~42724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.101      0.281 FF  CELL  DMem\|ram~42724\|combout " "    43.101      0.281 FF  CELL  DMem\|ram~42724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.328      0.227 FF    IC  DMem\|ram~42895\|datad " "    43.328      0.227 FF    IC  DMem\|ram~42895\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.453      0.125 FF  CELL  DMem\|ram~42895\|combout " "    43.453      0.125 FF  CELL  DMem\|ram~42895\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.680      0.227 FF    IC  DMem\|ram~43066\|datad " "    43.680      0.227 FF    IC  DMem\|ram~43066\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.805      0.125 FF  CELL  DMem\|ram~43066\|combout " "    43.805      0.125 FF  CELL  DMem\|ram~43066\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.031      0.226 FF    IC  regwrite\|Selector27~0\|datad " "    44.031      0.226 FF    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.156      0.125 FF  CELL  regwrite\|Selector27~0\|combout " "    44.156      0.125 FF  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.382      0.226 FF    IC  regwrite\|Selector27~1\|datad " "    44.382      0.226 FF    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.507      0.125 FF  CELL  regwrite\|Selector27~1\|combout " "    44.507      0.125 FF  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.430      1.923 FF    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata " "    46.430      1.923 FF    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.831      0.401 FF  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    46.831      0.401 FF  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.987      2.987  R        clock network delay " "    22.987      2.987  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.995      0.008           clock pessimism removed " "    22.995      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.975     -0.020           clock uncertainty " "    22.975     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993      0.018     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    22.993      0.018     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    46.831 " "Data Arrival Time  :    46.831" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.993 " "Data Required Time :    22.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -23.838 (VIOLATED) " "Slack              :   -23.838 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762297557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762297801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.972      2.972  R        clock network delay " "     2.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.204      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     3.204      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF    IC  fetch\|addr\[2\]~6\|datac " "     3.204      0.000 FF    IC  fetch\|addr\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.361 FF  CELL  fetch\|addr\[2\]~6\|combout " "     3.565      0.361 FF  CELL  fetch\|addr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     3.565      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.076 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.641      0.076 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052     -0.032           clock pessimism removed " "     3.052     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      0.000           clock uncertainty " "     3.052      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.186      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.238      0.186      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.641 " "Data Arrival Time  :     3.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.238 " "Data Required Time :     3.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762297801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762297801 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697762297802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697762297870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697762301006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697762303350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697762303350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.521 " "Worst-case setup slack is -20.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.521         -441722.668 iCLK  " "  -20.521         -441722.668 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762303352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK  " "    0.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762303557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762303560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762303563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762303591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762303591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.521 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.521" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305393 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762305393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -20.521 (VIOLATED) " "Path #1: Setup slack is -20.521 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.825      2.825  R        clock network delay " "     2.825      2.825  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "     3.038      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q " "     3.038      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.927      0.889 RR    IC  s_IMemAddr\[3\]~3\|datad " "     3.927      0.889 RR    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.144 RR  CELL  s_IMemAddr\[3\]~3\|combout " "     4.071      0.144 RR  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.828      2.757 RR    IC  IMem\|ram~35058\|datad " "     6.828      2.757 RR    IC  IMem\|ram~35058\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.972      0.144 RR  CELL  IMem\|ram~35058\|combout " "     6.972      0.144 RR  CELL  IMem\|ram~35058\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.160      0.188 RR    IC  IMem\|ram~35059\|datad " "     7.160      0.188 RR    IC  IMem\|ram~35059\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.304      0.144 RR  CELL  IMem\|ram~35059\|combout " "     7.304      0.144 RR  CELL  IMem\|ram~35059\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.199      1.895 RR    IC  IMem\|ram~35067\|datac " "     9.199      1.895 RR    IC  IMem\|ram~35067\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      0.265 RR  CELL  IMem\|ram~35067\|combout " "     9.464      0.265 RR  CELL  IMem\|ram~35067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.681      0.217 RR    IC  IMem\|ram~35068\|datab " "     9.681      0.217 RR    IC  IMem\|ram~35068\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.994      0.313 RR  CELL  IMem\|ram~35068\|combout " "     9.994      0.313 RR  CELL  IMem\|ram~35068\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.103      3.109 RR    IC  IMem\|ram~35196\|datad " "    13.103      3.109 RR    IC  IMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.247      0.144 RR  CELL  IMem\|ram~35196\|combout " "    13.247      0.144 RR  CELL  IMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.432      0.185 RR    IC  IMem\|ram~35367\|datac " "    13.432      0.185 RR    IC  IMem\|ram~35367\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.697      0.265 RR  CELL  IMem\|ram~35367\|combout " "    13.697      0.265 RR  CELL  IMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.291      0.594 RR    IC  IMem\|ram~35538\|datad " "    14.291      0.594 RR    IC  IMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.435      0.144 RR  CELL  IMem\|ram~35538\|combout " "    14.435      0.144 RR  CELL  IMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.485      1.050 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac " "    15.485      1.050 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.750      0.265 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout " "    15.750      0.265 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.938      0.188 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad " "    15.938      0.188 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.082      0.144 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout " "    16.082      0.144 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.552      4.470 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab " "    20.552      4.470 RR    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.883      0.331 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout " "    20.883      0.331 RR  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.564      0.681 RR    IC  AluRead2\|Selector24~0\|datad " "    21.564      0.681 RR    IC  AluRead2\|Selector24~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.708      0.144 RR  CELL  AluRead2\|Selector24~0\|combout " "    21.708      0.144 RR  CELL  AluRead2\|Selector24~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.685      4.977 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac " "    26.685      4.977 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.950      0.265 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout " "    26.950      0.265 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.832      0.882 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad " "    27.832      0.882 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.976      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout " "    27.976      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.216      0.240 RR    IC  g_ALU\|g_mux2\|Selector23~5\|datab " "    28.216      0.240 RR    IC  g_ALU\|g_mux2\|Selector23~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.597      0.381 RR  CELL  g_ALU\|g_mux2\|Selector23~5\|combout " "    28.597      0.381 RR  CELL  g_ALU\|g_mux2\|Selector23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.785      0.188 RR    IC  g_ALU\|g_mux6\|Selector23~3\|datad " "    28.785      0.188 RR    IC  g_ALU\|g_mux6\|Selector23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.929      0.144 RR  CELL  g_ALU\|g_mux6\|Selector23~3\|combout " "    28.929      0.144 RR  CELL  g_ALU\|g_mux6\|Selector23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.768      1.839 RR    IC  DMem\|ram~42619\|dataa " "    30.768      1.839 RR    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.126      0.358 RR  CELL  DMem\|ram~42619\|combout " "    31.126      0.358 RR  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.344      0.218 RR    IC  DMem\|ram~42620\|dataa " "    31.344      0.218 RR    IC  DMem\|ram~42620\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.724      0.380 RR  CELL  DMem\|ram~42620\|combout " "    31.724      0.380 RR  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.911      0.187 RR    IC  DMem\|ram~42623\|datac " "    31.911      0.187 RR    IC  DMem\|ram~42623\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.176      0.265 RR  CELL  DMem\|ram~42623\|combout " "    32.176      0.265 RR  CELL  DMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.552      5.376 RR    IC  DMem\|ram~42626\|datac " "    37.552      5.376 RR    IC  DMem\|ram~42626\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.795      0.243 RF  CELL  DMem\|ram~42626\|combout " "    37.795      0.243 RF  CELL  DMem\|ram~42626\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.007      0.212 FF    IC  DMem\|ram~42627\|datac " "    38.007      0.212 FF    IC  DMem\|ram~42627\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.259      0.252 FF  CELL  DMem\|ram~42627\|combout " "    38.259      0.252 FF  CELL  DMem\|ram~42627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.472      0.213 FF    IC  DMem\|ram~42638\|datac " "    38.472      0.213 FF    IC  DMem\|ram~42638\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.724      0.252 FF  CELL  DMem\|ram~42638\|combout " "    38.724      0.252 FF  CELL  DMem\|ram~42638\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.968      0.244 FF    IC  DMem\|ram~42681\|datab " "    38.968      0.244 FF    IC  DMem\|ram~42681\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.346      0.378 FF  CELL  DMem\|ram~42681\|combout " "    39.346      0.378 FF  CELL  DMem\|ram~42681\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.559      0.213 FF    IC  DMem\|ram~42724\|datac " "    39.559      0.213 FF    IC  DMem\|ram~42724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.811      0.252 FF  CELL  DMem\|ram~42724\|combout " "    39.811      0.252 FF  CELL  DMem\|ram~42724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.018      0.207 FF    IC  DMem\|ram~42895\|datad " "    40.018      0.207 FF    IC  DMem\|ram~42895\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.128      0.110 FF  CELL  DMem\|ram~42895\|combout " "    40.128      0.110 FF  CELL  DMem\|ram~42895\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.335      0.207 FF    IC  DMem\|ram~43066\|datad " "    40.335      0.207 FF    IC  DMem\|ram~43066\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.469      0.134 FR  CELL  DMem\|ram~43066\|combout " "    40.469      0.134 FR  CELL  DMem\|ram~43066\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.656      0.187 RR    IC  regwrite\|Selector27~0\|datad " "    40.656      0.187 RR    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.800      0.144 RR  CELL  regwrite\|Selector27~0\|combout " "    40.800      0.144 RR  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.987      0.187 RR    IC  regwrite\|Selector27~1\|datad " "    40.987      0.187 RR    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.131      0.144 RR  CELL  regwrite\|Selector27~1\|combout " "    41.131      0.144 RR  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.866      1.735 RR    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata " "    42.866      1.735 RR    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.236      0.370 RR  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    43.236      0.370 RR  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.709      2.709  R        clock network delay " "    22.709      2.709  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.716      0.007           clock pessimism removed " "    22.716      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.696     -0.020           clock uncertainty " "    22.696     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      0.019     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    22.715      0.019     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.236 " "Data Arrival Time  :    43.236" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.715 " "Data Required Time :    22.715" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -20.521 (VIOLATED) " "Slack              :   -20.521 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305394 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762305394 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762305637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.354  " "Path #1: Hold slack is 0.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.695      2.695  R        clock network delay " "     2.695      2.695  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     2.908      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     2.908      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.000 FF    IC  fetch\|addr\[2\]~6\|datac " "     2.908      0.000 FF    IC  fetch\|addr\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.227      0.319 FF  CELL  fetch\|addr\[2\]~6\|combout " "     3.227      0.319 FF  CELL  fetch\|addr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.227      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     3.227      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.065 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.292      0.065 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.767     -0.028           clock pessimism removed " "     2.767     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.767      0.000           clock uncertainty " "     2.767      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.171      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     2.938      0.171      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.292 " "Data Arrival Time  :     3.292" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.938 " "Data Required Time :     2.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.354  " "Slack              :     0.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762305638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762305638 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697762305638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697762306860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697762306860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.262 " "Worst-case setup slack is -3.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762306863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762306863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.262           -1344.721 iCLK  " "   -3.262           -1344.721 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762306863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762306863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 iCLK  " "    0.182               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762307068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762307072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697762307075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697762307102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697762307102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.262 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.262" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762308913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.262 (VIOLATED) " "Path #1: Setup slack is -3.262 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.661      1.661  R        clock network delay " "     1.661      1.661  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.766      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "     1.766      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.766      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q " "     1.766      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.259      0.493 FF    IC  s_IMemAddr\[3\]~3\|datad " "     2.259      0.493 FF    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout " "     2.322      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      1.678 FF    IC  IMem\|ram~35062\|datad " "     4.000      1.678 FF    IC  IMem\|ram~35062\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.063      0.063 FF  CELL  IMem\|ram~35062\|combout " "     4.063      0.063 FF  CELL  IMem\|ram~35062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.171      0.108 FF    IC  IMem\|ram~35063\|datad " "     4.171      0.108 FF    IC  IMem\|ram~35063\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.234      0.063 FF  CELL  IMem\|ram~35063\|combout " "     4.234      0.063 FF  CELL  IMem\|ram~35063\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.189      0.955 FF    IC  IMem\|ram~35064\|datac " "     5.189      0.955 FF    IC  IMem\|ram~35064\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.322      0.133 FF  CELL  IMem\|ram~35064\|combout " "     5.322      0.133 FF  CELL  IMem\|ram~35064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.431      0.109 FF    IC  IMem\|ram~35067\|datad " "     5.431      0.109 FF    IC  IMem\|ram~35067\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.063 FF  CELL  IMem\|ram~35067\|combout " "     5.494      0.063 FF  CELL  IMem\|ram~35067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.626      0.132 FF    IC  IMem\|ram~35068\|datab " "     5.626      0.132 FF    IC  IMem\|ram~35068\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.802      0.176 FF  CELL  IMem\|ram~35068\|combout " "     5.802      0.176 FF  CELL  IMem\|ram~35068\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.608      1.806 FF    IC  IMem\|ram~35196\|datad " "     7.608      1.806 FF    IC  IMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.671      0.063 FF  CELL  IMem\|ram~35196\|combout " "     7.671      0.063 FF  CELL  IMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.783      0.112 FF    IC  IMem\|ram~35367\|datac " "     7.783      0.112 FF    IC  IMem\|ram~35367\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.916      0.133 FF  CELL  IMem\|ram~35367\|combout " "     7.916      0.133 FF  CELL  IMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.242      0.326 FF    IC  IMem\|ram~35538\|datad " "     8.242      0.326 FF    IC  IMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.305      0.063 FF  CELL  IMem\|ram~35538\|combout " "     8.305      0.063 FF  CELL  IMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.945      0.640 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac " "     8.945      0.640 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.078      0.133 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout " "     9.078      0.133 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.186      0.108 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad " "     9.186      0.108 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.249      0.063 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout " "     9.249      0.063 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.860      2.611 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab " "    11.860      2.611 FF    IC  g_RegisterFile\|g_MUXRT\|Mux24~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.034      0.174 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout " "    12.034      0.174 FF  CELL  g_RegisterFile\|g_MUXRT\|Mux24~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.415      0.381 FF    IC  AluRead2\|Selector24~0\|datad " "    12.415      0.381 FF    IC  AluRead2\|Selector24~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.478      0.063 FF  CELL  AluRead2\|Selector24~0\|combout " "    12.478      0.063 FF  CELL  AluRead2\|Selector24~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.402      2.924 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac " "    15.402      2.924 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.535      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout " "    15.535      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.020      0.485 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad " "    16.020      0.485 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.083      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout " "    16.083      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:8:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.229      0.146 FF    IC  g_ALU\|g_mux2\|Selector23~5\|datab " "    16.229      0.146 FF    IC  g_ALU\|g_mux2\|Selector23~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.421      0.192 FF  CELL  g_ALU\|g_mux2\|Selector23~5\|combout " "    16.421      0.192 FF  CELL  g_ALU\|g_mux2\|Selector23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.529      0.108 FF    IC  g_ALU\|g_mux6\|Selector23~3\|datad " "    16.529      0.108 FF    IC  g_ALU\|g_mux6\|Selector23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.592      0.063 FF  CELL  g_ALU\|g_mux6\|Selector23~3\|combout " "    16.592      0.063 FF  CELL  g_ALU\|g_mux6\|Selector23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.735      1.143 FF    IC  DMem\|ram~42619\|dataa " "    17.735      1.143 FF    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.939      0.204 FF  CELL  DMem\|ram~42619\|combout " "    17.939      0.204 FF  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.072      0.133 FF    IC  DMem\|ram~42620\|dataa " "    18.072      0.133 FF    IC  DMem\|ram~42620\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.276      0.204 FF  CELL  DMem\|ram~42620\|combout " "    18.276      0.204 FF  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.389      0.113 FF    IC  DMem\|ram~42623\|datac " "    18.389      0.113 FF    IC  DMem\|ram~42623\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.522      0.133 FF  CELL  DMem\|ram~42623\|combout " "    18.522      0.133 FF  CELL  DMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.731      3.209 FF    IC  DMem\|ram~42626\|datac " "    21.731      3.209 FF    IC  DMem\|ram~42626\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.864      0.133 FF  CELL  DMem\|ram~42626\|combout " "    21.864      0.133 FF  CELL  DMem\|ram~42626\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.975      0.111 FF    IC  DMem\|ram~42627\|datac " "    21.975      0.111 FF    IC  DMem\|ram~42627\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.108      0.133 FF  CELL  DMem\|ram~42627\|combout " "    22.108      0.133 FF  CELL  DMem\|ram~42627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.218      0.110 FF    IC  DMem\|ram~42638\|datac " "    22.218      0.110 FF    IC  DMem\|ram~42638\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.351      0.133 FF  CELL  DMem\|ram~42638\|combout " "    22.351      0.133 FF  CELL  DMem\|ram~42638\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.483      0.132 FF    IC  DMem\|ram~42681\|datab " "    22.483      0.132 FF    IC  DMem\|ram~42681\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.690      0.207 FF  CELL  DMem\|ram~42681\|combout " "    22.690      0.207 FF  CELL  DMem\|ram~42681\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.801      0.111 FF    IC  DMem\|ram~42724\|datac " "    22.801      0.111 FF    IC  DMem\|ram~42724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.934      0.133 FF  CELL  DMem\|ram~42724\|combout " "    22.934      0.133 FF  CELL  DMem\|ram~42724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.041      0.107 FF    IC  DMem\|ram~42895\|datad " "    23.041      0.107 FF    IC  DMem\|ram~42895\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.104      0.063 FF  CELL  DMem\|ram~42895\|combout " "    23.104      0.063 FF  CELL  DMem\|ram~42895\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.212      0.108 FF    IC  DMem\|ram~43066\|datad " "    23.212      0.108 FF    IC  DMem\|ram~43066\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.275      0.063 FF  CELL  DMem\|ram~43066\|combout " "    23.275      0.063 FF  CELL  DMem\|ram~43066\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381      0.106 FF    IC  regwrite\|Selector27~0\|datad " "    23.381      0.106 FF    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.444      0.063 FF  CELL  regwrite\|Selector27~0\|combout " "    23.444      0.063 FF  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.552      0.108 FF    IC  regwrite\|Selector27~1\|datad " "    23.552      0.108 FF    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.615      0.063 FF  CELL  regwrite\|Selector27~1\|combout " "    23.615      0.063 FF  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.668      1.053 FF    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata " "    24.668      1.053 FF    IC  g_RegisterFile\|\\G_NBit_LOAD:14:g_Registers\|\\G_NBit_STORE:4:g_Store\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.843      0.175 FF  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    24.843      0.175 FF  CELL  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.589      1.589  R        clock network delay " "    21.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594      0.005           clock pessimism removed " "    21.594      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.574     -0.020           clock uncertainty " "    21.574     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.581      0.007     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q " "    21.581      0.007     uTsu  RegisterFile:g_RegisterFile\|Register32:\\G_NBit_LOAD:14:g_Registers\|dffg:\\G_NBit_STORE:4:g_Store\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.843 " "Data Arrival Time  :    24.843" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.581 " "Data Required Time :    21.581" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.262 (VIOLATED) " "Slack              :    -3.262 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762308914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762308914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762309156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      1.581  R        clock network delay " "     1.581      1.581  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.686      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     1.686      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.000 RR    IC  fetch\|addr\[2\]~6\|datac " "     1.686      0.000 RR    IC  fetch\|addr\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.171 RR  CELL  fetch\|addr\[2\]~6\|combout " "     1.857      0.171 RR  CELL  fetch\|addr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.000 RR    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     1.857      0.000 RR    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.031 RR  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.888      0.031 RR  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      1.642  R        clock network delay " "     1.642      1.642  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.622     -0.020           clock pessimism removed " "     1.622     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.622      0.000           clock uncertainty " "     1.622      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.084      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.706      0.084      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.888 " "Data Arrival Time  :     1.888" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.706 " "Data Required Time :     1.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697762309156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697762309156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697762338179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697762369865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3001 " "Peak virtual memory: 3001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697762373036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 19:39:33 2023 " "Processing ended: Thu Oct 19 19:39:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697762373036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697762373036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697762373036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697762373036 ""}
