#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ffb135dc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ffb13f1930_0 .net "PC", 31 0, L_000001ffb1478020;  1 drivers
v000001ffb13f30f0_0 .net "cycles_consumed", 31 0, v000001ffb13f3730_0;  1 drivers
v000001ffb13f1570_0 .var "input_clk", 0 0;
v000001ffb13f1750_0 .var "rst", 0 0;
S_000001ffb1189f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ffb135dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ffb1333160 .functor NOR 1, v000001ffb13f1570_0, v000001ffb13deac0_0, C4<0>, C4<0>;
L_000001ffb1332e50 .functor AND 1, v000001ffb13c6620_0, v000001ffb13c6a80_0, C4<1>, C4<1>;
L_000001ffb13319c0 .functor AND 1, L_000001ffb1332e50, L_000001ffb13f16b0, C4<1>, C4<1>;
L_000001ffb1331e20 .functor AND 1, v000001ffb13b5990_0, v000001ffb13b69d0_0, C4<1>, C4<1>;
L_000001ffb1332c20 .functor AND 1, L_000001ffb1331e20, L_000001ffb13f17f0, C4<1>, C4<1>;
L_000001ffb1331a30 .functor AND 1, v000001ffb13e1040_0, v000001ffb13deb60_0, C4<1>, C4<1>;
L_000001ffb13332b0 .functor AND 1, L_000001ffb1331a30, L_000001ffb13f1d90, C4<1>, C4<1>;
L_000001ffb13327c0 .functor AND 1, v000001ffb13c6620_0, v000001ffb13c6a80_0, C4<1>, C4<1>;
L_000001ffb13331d0 .functor AND 1, L_000001ffb13327c0, L_000001ffb13f2830, C4<1>, C4<1>;
L_000001ffb1332600 .functor AND 1, v000001ffb13b5990_0, v000001ffb13b69d0_0, C4<1>, C4<1>;
L_000001ffb13328a0 .functor AND 1, L_000001ffb1332600, L_000001ffb13f3190, C4<1>, C4<1>;
L_000001ffb1331d40 .functor AND 1, v000001ffb13e1040_0, v000001ffb13deb60_0, C4<1>, C4<1>;
L_000001ffb1332f30 .functor AND 1, L_000001ffb1331d40, L_000001ffb13f3230, C4<1>, C4<1>;
L_000001ffb13f6840 .functor NOT 1, L_000001ffb1333160, C4<0>, C4<0>, C4<0>;
L_000001ffb13f6ae0 .functor NOT 1, L_000001ffb1333160, C4<0>, C4<0>, C4<0>;
L_000001ffb140cf20 .functor NOT 1, L_000001ffb1333160, C4<0>, C4<0>, C4<0>;
L_000001ffb140d230 .functor NOT 1, L_000001ffb1333160, C4<0>, C4<0>, C4<0>;
L_000001ffb140d2a0 .functor NOT 1, L_000001ffb1333160, C4<0>, C4<0>, C4<0>;
L_000001ffb1478020 .functor BUFZ 32, v000001ffb13dd1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13e2080_0 .net "EX1_ALU_OPER1", 31 0, L_000001ffb13f7790;  1 drivers
v000001ffb13e2120_0 .net "EX1_ALU_OPER2", 31 0, L_000001ffb140d5b0;  1 drivers
v000001ffb13e1360_0 .net "EX1_PC", 31 0, v000001ffb13c3600_0;  1 drivers
v000001ffb13e3160_0 .net "EX1_PFC", 31 0, v000001ffb13c4140_0;  1 drivers
v000001ffb13e1860_0 .net "EX1_PFC_to_IF", 31 0, L_000001ffb13f00d0;  1 drivers
v000001ffb13e30c0_0 .net "EX1_forward_to_B", 31 0, v000001ffb13c52c0_0;  1 drivers
v000001ffb13e3200_0 .net "EX1_is_beq", 0 0, v000001ffb13c5360_0;  1 drivers
v000001ffb13e2440_0 .net "EX1_is_bne", 0 0, v000001ffb13c41e0_0;  1 drivers
v000001ffb13e1220_0 .net "EX1_is_jal", 0 0, v000001ffb13c5540_0;  1 drivers
v000001ffb13e1cc0_0 .net "EX1_is_jr", 0 0, v000001ffb13c4500_0;  1 drivers
v000001ffb13e2b20_0 .net "EX1_is_oper2_immed", 0 0, v000001ffb13c54a0_0;  1 drivers
v000001ffb13e3980_0 .net "EX1_memread", 0 0, v000001ffb13c4dc0_0;  1 drivers
v000001ffb13e1720_0 .net "EX1_memwrite", 0 0, v000001ffb13c4960_0;  1 drivers
v000001ffb13e14a0_0 .net "EX1_opcode", 11 0, v000001ffb13c37e0_0;  1 drivers
v000001ffb13e23a0_0 .net "EX1_predicted", 0 0, v000001ffb13c4320_0;  1 drivers
v000001ffb13e2bc0_0 .net "EX1_rd_ind", 4 0, v000001ffb13c5720_0;  1 drivers
v000001ffb13e19a0_0 .net "EX1_rd_indzero", 0 0, v000001ffb13c3880_0;  1 drivers
v000001ffb13e21c0_0 .net "EX1_regwrite", 0 0, v000001ffb13c43c0_0;  1 drivers
v000001ffb13e1900_0 .net "EX1_rs1", 31 0, v000001ffb13c55e0_0;  1 drivers
v000001ffb13e26c0_0 .net "EX1_rs1_ind", 4 0, v000001ffb13c50e0_0;  1 drivers
v000001ffb13e32a0_0 .net "EX1_rs2", 31 0, v000001ffb13c45a0_0;  1 drivers
v000001ffb13e1a40_0 .net "EX1_rs2_ind", 4 0, v000001ffb13c57c0_0;  1 drivers
v000001ffb13e1540_0 .net "EX1_rs2_out", 31 0, L_000001ffb140ca50;  1 drivers
v000001ffb13e3840_0 .net "EX2_ALU_OPER1", 31 0, v000001ffb13c5ae0_0;  1 drivers
v000001ffb13e1ae0_0 .net "EX2_ALU_OPER2", 31 0, v000001ffb13c5b80_0;  1 drivers
v000001ffb13e12c0_0 .net "EX2_ALU_OUT", 31 0, L_000001ffb13eeaf0;  1 drivers
v000001ffb13e2260_0 .net "EX2_PC", 31 0, v000001ffb13c6260_0;  1 drivers
v000001ffb13e1b80_0 .net "EX2_PFC_to_IF", 31 0, v000001ffb13c6800_0;  1 drivers
v000001ffb13e1d60_0 .net "EX2_forward_to_B", 31 0, v000001ffb13c5a40_0;  1 drivers
v000001ffb13e15e0_0 .net "EX2_is_beq", 0 0, v000001ffb13c6080_0;  1 drivers
v000001ffb13e3660_0 .net "EX2_is_bne", 0 0, v000001ffb13c5900_0;  1 drivers
v000001ffb13e24e0_0 .net "EX2_is_jal", 0 0, v000001ffb13c6c60_0;  1 drivers
v000001ffb13e3480_0 .net "EX2_is_jr", 0 0, v000001ffb13c61c0_0;  1 drivers
v000001ffb13e1e00_0 .net "EX2_is_oper2_immed", 0 0, v000001ffb13c6300_0;  1 drivers
v000001ffb13e1400_0 .net "EX2_memread", 0 0, v000001ffb13c5d60_0;  1 drivers
v000001ffb13e35c0_0 .net "EX2_memwrite", 0 0, v000001ffb13c6d00_0;  1 drivers
v000001ffb13e28a0_0 .net "EX2_opcode", 11 0, v000001ffb13c69e0_0;  1 drivers
v000001ffb13e2760_0 .net "EX2_predicted", 0 0, v000001ffb13c64e0_0;  1 drivers
v000001ffb13e17c0_0 .net "EX2_rd_ind", 4 0, v000001ffb13c6580_0;  1 drivers
v000001ffb13e1ea0_0 .net "EX2_rd_indzero", 0 0, v000001ffb13c6a80_0;  1 drivers
v000001ffb13e2800_0 .net "EX2_regwrite", 0 0, v000001ffb13c6620_0;  1 drivers
v000001ffb13e1f40_0 .net "EX2_rs1", 31 0, v000001ffb13c66c0_0;  1 drivers
v000001ffb13e1fe0_0 .net "EX2_rs1_ind", 4 0, v000001ffb13c6760_0;  1 drivers
v000001ffb13e2580_0 .net "EX2_rs2_ind", 4 0, v000001ffb13c68a0_0;  1 drivers
v000001ffb13e2620_0 .net "EX2_rs2_out", 31 0, v000001ffb13c6bc0_0;  1 drivers
v000001ffb13e2940_0 .net "ID_INST", 31 0, v000001ffb13cf410_0;  1 drivers
v000001ffb13e29e0_0 .net "ID_PC", 31 0, v000001ffb13cf550_0;  1 drivers
v000001ffb13e3700_0 .net "ID_PFC_to_EX", 31 0, L_000001ffb13f3ff0;  1 drivers
v000001ffb13e2da0_0 .net "ID_PFC_to_IF", 31 0, L_000001ffb13f37d0;  1 drivers
v000001ffb13e2a80_0 .net "ID_forward_to_B", 31 0, L_000001ffb13f3cd0;  1 drivers
v000001ffb13e2c60_0 .net "ID_is_beq", 0 0, L_000001ffb13f4270;  1 drivers
v000001ffb13e2d00_0 .net "ID_is_bne", 0 0, L_000001ffb13f44f0;  1 drivers
v000001ffb13e2e40_0 .net "ID_is_j", 0 0, L_000001ffb13f6250;  1 drivers
v000001ffb13e2ee0_0 .net "ID_is_jal", 0 0, L_000001ffb13f66b0;  1 drivers
v000001ffb13e2f80_0 .net "ID_is_jr", 0 0, L_000001ffb13f4630;  1 drivers
v000001ffb13e3020_0 .net "ID_is_oper2_immed", 0 0, L_000001ffb13f7100;  1 drivers
v000001ffb13e3340_0 .net "ID_memread", 0 0, L_000001ffb13f62f0;  1 drivers
v000001ffb13e33e0_0 .net "ID_memwrite", 0 0, L_000001ffb13f6430;  1 drivers
v000001ffb13e3520_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  1 drivers
v000001ffb13e37a0_0 .net "ID_predicted", 0 0, v000001ffb13c9790_0;  1 drivers
v000001ffb13e3de0_0 .net "ID_rd_ind", 4 0, v000001ffb13de700_0;  1 drivers
v000001ffb13e3e80_0 .net "ID_regwrite", 0 0, L_000001ffb13f6070;  1 drivers
v000001ffb13e3f20_0 .net "ID_rs1", 31 0, v000001ffb13cd9d0_0;  1 drivers
v000001ffb13e3c00_0 .net "ID_rs1_ind", 4 0, v000001ffb13de2a0_0;  1 drivers
v000001ffb13e4060_0 .net "ID_rs2", 31 0, v000001ffb13ce0b0_0;  1 drivers
v000001ffb13e3fc0_0 .net "ID_rs2_ind", 4 0, v000001ffb13dd800_0;  1 drivers
v000001ffb13e3a20_0 .net "IF_INST", 31 0, L_000001ffb13f67d0;  1 drivers
v000001ffb13e3b60_0 .net "IF_pc", 31 0, v000001ffb13dd1c0_0;  1 drivers
v000001ffb13e4100_0 .net "MEM_ALU_OUT", 31 0, v000001ffb13b6e30_0;  1 drivers
v000001ffb13e3d40_0 .net "MEM_Data_mem_out", 31 0, v000001ffb13dfd80_0;  1 drivers
v000001ffb13e3ca0_0 .net "MEM_memread", 0 0, v000001ffb13b6750_0;  1 drivers
v000001ffb13e3ac0_0 .net "MEM_memwrite", 0 0, v000001ffb13b5c10_0;  1 drivers
v000001ffb13f3370_0 .net "MEM_opcode", 11 0, v000001ffb13b6bb0_0;  1 drivers
v000001ffb13f1430_0 .net "MEM_rd_ind", 4 0, v000001ffb13b6c50_0;  1 drivers
v000001ffb13f2ab0_0 .net "MEM_rd_indzero", 0 0, v000001ffb13b69d0_0;  1 drivers
v000001ffb13f32d0_0 .net "MEM_regwrite", 0 0, v000001ffb13b5990_0;  1 drivers
v000001ffb13f19d0_0 .net "MEM_rs2", 31 0, v000001ffb13b6570_0;  1 drivers
v000001ffb13f20b0_0 .net "PC", 31 0, L_000001ffb1478020;  alias, 1 drivers
v000001ffb13f25b0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ffb13c7f30_0;  1 drivers
v000001ffb13f21f0_0 .net "STALL_ID2_FLUSH", 0 0, v000001ffb13c8110_0;  1 drivers
v000001ffb13f2b50_0 .net "STALL_IF_FLUSH", 0 0, v000001ffb13cb4f0_0;  1 drivers
v000001ffb13f2290_0 .net "WB_ALU_OUT", 31 0, v000001ffb13dfe20_0;  1 drivers
v000001ffb13f2330_0 .net "WB_Data_mem_out", 31 0, v000001ffb13e0140_0;  1 drivers
v000001ffb13f1ed0_0 .net "WB_memread", 0 0, v000001ffb13e0e60_0;  1 drivers
v000001ffb13f2f10_0 .net "WB_rd_ind", 4 0, v000001ffb13e01e0_0;  1 drivers
v000001ffb13f1a70_0 .net "WB_rd_indzero", 0 0, v000001ffb13deb60_0;  1 drivers
v000001ffb13f1390_0 .net "WB_regwrite", 0 0, v000001ffb13e1040_0;  1 drivers
v000001ffb13f2010_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  1 drivers
v000001ffb13f2d30_0 .net *"_ivl_1", 0 0, L_000001ffb1332e50;  1 drivers
v000001ffb13f2c90_0 .net *"_ivl_13", 0 0, L_000001ffb1331a30;  1 drivers
v000001ffb13f3050_0 .net *"_ivl_14", 0 0, L_000001ffb13f1d90;  1 drivers
v000001ffb13f1cf0_0 .net *"_ivl_19", 0 0, L_000001ffb13327c0;  1 drivers
v000001ffb13f1f70_0 .net *"_ivl_2", 0 0, L_000001ffb13f16b0;  1 drivers
v000001ffb13f1890_0 .net *"_ivl_20", 0 0, L_000001ffb13f2830;  1 drivers
v000001ffb13f3550_0 .net *"_ivl_25", 0 0, L_000001ffb1332600;  1 drivers
v000001ffb13f2790_0 .net *"_ivl_26", 0 0, L_000001ffb13f3190;  1 drivers
v000001ffb13f35f0_0 .net *"_ivl_31", 0 0, L_000001ffb1331d40;  1 drivers
v000001ffb13f2650_0 .net *"_ivl_32", 0 0, L_000001ffb13f3230;  1 drivers
v000001ffb13f12f0_0 .net *"_ivl_40", 31 0, L_000001ffb13f6570;  1 drivers
L_000001ffb1410c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13f3410_0 .net *"_ivl_43", 26 0, L_000001ffb1410c58;  1 drivers
L_000001ffb1410ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13f28d0_0 .net/2u *"_ivl_44", 31 0, L_000001ffb1410ca0;  1 drivers
v000001ffb13f3690_0 .net *"_ivl_52", 31 0, L_000001ffb1462dd0;  1 drivers
L_000001ffb1410d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13f14d0_0 .net *"_ivl_55", 26 0, L_000001ffb1410d30;  1 drivers
L_000001ffb1410d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13f2150_0 .net/2u *"_ivl_56", 31 0, L_000001ffb1410d78;  1 drivers
v000001ffb13f1b10_0 .net *"_ivl_7", 0 0, L_000001ffb1331e20;  1 drivers
v000001ffb13f23d0_0 .net *"_ivl_8", 0 0, L_000001ffb13f17f0;  1 drivers
v000001ffb13f2bf0_0 .net "alu_selA", 1 0, L_000001ffb13f2fb0;  1 drivers
v000001ffb13f0fd0_0 .net "alu_selB", 1 0, L_000001ffb13f5c10;  1 drivers
v000001ffb13f1e30_0 .net "clk", 0 0, L_000001ffb1333160;  1 drivers
v000001ffb13f3730_0 .var "cycles_consumed", 31 0;
v000001ffb13f2970_0 .net "exhaz", 0 0, L_000001ffb1332c20;  1 drivers
v000001ffb13f1110_0 .net "exhaz2", 0 0, L_000001ffb13328a0;  1 drivers
v000001ffb13f34b0_0 .net "hlt", 0 0, v000001ffb13deac0_0;  1 drivers
v000001ffb13f1070_0 .net "idhaz", 0 0, L_000001ffb13319c0;  1 drivers
v000001ffb13f1610_0 .net "idhaz2", 0 0, L_000001ffb13331d0;  1 drivers
v000001ffb13f2470_0 .net "if_id_write", 0 0, v000001ffb13cbdb0_0;  1 drivers
v000001ffb13f2510_0 .net "input_clk", 0 0, v000001ffb13f1570_0;  1 drivers
v000001ffb13f2dd0_0 .net "is_branch_and_taken", 0 0, L_000001ffb13f7330;  1 drivers
v000001ffb13f2e70_0 .net "memhaz", 0 0, L_000001ffb13332b0;  1 drivers
v000001ffb13f26f0_0 .net "memhaz2", 0 0, L_000001ffb1332f30;  1 drivers
v000001ffb13f11b0_0 .net "pc_src", 2 0, L_000001ffb13f4f90;  1 drivers
v000001ffb13f1bb0_0 .net "pc_write", 0 0, v000001ffb13cb630_0;  1 drivers
v000001ffb13f1250_0 .net "rst", 0 0, v000001ffb13f1750_0;  1 drivers
v000001ffb13f1c50_0 .net "store_rs2_forward", 1 0, L_000001ffb13f3910;  1 drivers
v000001ffb13f2a10_0 .net "wdata_to_reg_file", 31 0, L_000001ffb1478d40;  1 drivers
E_000001ffb133bac0/0 .event negedge, v000001ffb13c8e30_0;
E_000001ffb133bac0/1 .event posedge, v000001ffb13b64d0_0;
E_000001ffb133bac0 .event/or E_000001ffb133bac0/0, E_000001ffb133bac0/1;
L_000001ffb13f16b0 .cmp/eq 5, v000001ffb13c6580_0, v000001ffb13c50e0_0;
L_000001ffb13f17f0 .cmp/eq 5, v000001ffb13b6c50_0, v000001ffb13c50e0_0;
L_000001ffb13f1d90 .cmp/eq 5, v000001ffb13e01e0_0, v000001ffb13c50e0_0;
L_000001ffb13f2830 .cmp/eq 5, v000001ffb13c6580_0, v000001ffb13c57c0_0;
L_000001ffb13f3190 .cmp/eq 5, v000001ffb13b6c50_0, v000001ffb13c57c0_0;
L_000001ffb13f3230 .cmp/eq 5, v000001ffb13e01e0_0, v000001ffb13c57c0_0;
L_000001ffb13f6570 .concat [ 5 27 0 0], v000001ffb13de700_0, L_000001ffb1410c58;
L_000001ffb13f6610 .cmp/ne 32, L_000001ffb13f6570, L_000001ffb1410ca0;
L_000001ffb1462dd0 .concat [ 5 27 0 0], v000001ffb13c6580_0, L_000001ffb1410d30;
L_000001ffb14643b0 .cmp/ne 32, L_000001ffb1462dd0, L_000001ffb1410d78;
S_000001ffb110d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ffb1332ec0 .functor NOT 1, L_000001ffb1332c20, C4<0>, C4<0>, C4<0>;
L_000001ffb1332670 .functor AND 1, L_000001ffb13332b0, L_000001ffb1332ec0, C4<1>, C4<1>;
L_000001ffb1331aa0 .functor OR 1, L_000001ffb13319c0, L_000001ffb1332670, C4<0>, C4<0>;
L_000001ffb1332520 .functor OR 1, L_000001ffb13319c0, L_000001ffb1332c20, C4<0>, C4<0>;
v000001ffb13588a0_0 .net *"_ivl_12", 0 0, L_000001ffb1332520;  1 drivers
v000001ffb1357cc0_0 .net *"_ivl_2", 0 0, L_000001ffb1332ec0;  1 drivers
v000001ffb1358760_0 .net *"_ivl_5", 0 0, L_000001ffb1332670;  1 drivers
v000001ffb1358ee0_0 .net *"_ivl_7", 0 0, L_000001ffb1331aa0;  1 drivers
v000001ffb1358800_0 .net "alu_selA", 1 0, L_000001ffb13f2fb0;  alias, 1 drivers
v000001ffb1357a40_0 .net "exhaz", 0 0, L_000001ffb1332c20;  alias, 1 drivers
v000001ffb13589e0_0 .net "idhaz", 0 0, L_000001ffb13319c0;  alias, 1 drivers
v000001ffb13581c0_0 .net "memhaz", 0 0, L_000001ffb13332b0;  alias, 1 drivers
L_000001ffb13f2fb0 .concat8 [ 1 1 0 0], L_000001ffb1331aa0, L_000001ffb1332520;
S_000001ffb110d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ffb1333240 .functor NOT 1, L_000001ffb13328a0, C4<0>, C4<0>, C4<0>;
L_000001ffb1331e90 .functor AND 1, L_000001ffb1332f30, L_000001ffb1333240, C4<1>, C4<1>;
L_000001ffb1331f00 .functor OR 1, L_000001ffb13331d0, L_000001ffb1331e90, C4<0>, C4<0>;
L_000001ffb1332fa0 .functor NOT 1, v000001ffb13c54a0_0, C4<0>, C4<0>, C4<0>;
L_000001ffb1332980 .functor AND 1, L_000001ffb1331f00, L_000001ffb1332fa0, C4<1>, C4<1>;
L_000001ffb13329f0 .functor OR 1, L_000001ffb13331d0, L_000001ffb13328a0, C4<0>, C4<0>;
L_000001ffb1332a60 .functor NOT 1, v000001ffb13c54a0_0, C4<0>, C4<0>, C4<0>;
L_000001ffb1333550 .functor AND 1, L_000001ffb13329f0, L_000001ffb1332a60, C4<1>, C4<1>;
v000001ffb1357d60_0 .net "EX1_is_oper2_immed", 0 0, v000001ffb13c54a0_0;  alias, 1 drivers
v000001ffb1357e00_0 .net *"_ivl_11", 0 0, L_000001ffb1332980;  1 drivers
v000001ffb13579a0_0 .net *"_ivl_16", 0 0, L_000001ffb13329f0;  1 drivers
v000001ffb1358120_0 .net *"_ivl_17", 0 0, L_000001ffb1332a60;  1 drivers
v000001ffb1358440_0 .net *"_ivl_2", 0 0, L_000001ffb1333240;  1 drivers
v000001ffb13597a0_0 .net *"_ivl_20", 0 0, L_000001ffb1333550;  1 drivers
v000001ffb13584e0_0 .net *"_ivl_5", 0 0, L_000001ffb1331e90;  1 drivers
v000001ffb1359840_0 .net *"_ivl_7", 0 0, L_000001ffb1331f00;  1 drivers
v000001ffb1358a80_0 .net *"_ivl_8", 0 0, L_000001ffb1332fa0;  1 drivers
v000001ffb1358da0_0 .net "alu_selB", 1 0, L_000001ffb13f5c10;  alias, 1 drivers
v000001ffb1358bc0_0 .net "exhaz", 0 0, L_000001ffb13328a0;  alias, 1 drivers
v000001ffb1358f80_0 .net "idhaz", 0 0, L_000001ffb13331d0;  alias, 1 drivers
v000001ffb1359020_0 .net "memhaz", 0 0, L_000001ffb1332f30;  alias, 1 drivers
L_000001ffb13f5c10 .concat8 [ 1 1 0 0], L_000001ffb1332980, L_000001ffb1333550;
S_000001ffb1156030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ffb13335c0 .functor NOT 1, L_000001ffb13328a0, C4<0>, C4<0>, C4<0>;
L_000001ffb13336a0 .functor AND 1, L_000001ffb1332f30, L_000001ffb13335c0, C4<1>, C4<1>;
L_000001ffb1333630 .functor OR 1, L_000001ffb13331d0, L_000001ffb13336a0, C4<0>, C4<0>;
L_000001ffb1333860 .functor OR 1, L_000001ffb13331d0, L_000001ffb13328a0, C4<0>, C4<0>;
v000001ffb13590c0_0 .net *"_ivl_12", 0 0, L_000001ffb1333860;  1 drivers
v000001ffb1359480_0 .net *"_ivl_2", 0 0, L_000001ffb13335c0;  1 drivers
v000001ffb1359160_0 .net *"_ivl_5", 0 0, L_000001ffb13336a0;  1 drivers
v000001ffb1359200_0 .net *"_ivl_7", 0 0, L_000001ffb1333630;  1 drivers
v000001ffb1359340_0 .net "exhaz", 0 0, L_000001ffb13328a0;  alias, 1 drivers
v000001ffb13593e0_0 .net "idhaz", 0 0, L_000001ffb13331d0;  alias, 1 drivers
v000001ffb12d61d0_0 .net "memhaz", 0 0, L_000001ffb1332f30;  alias, 1 drivers
v000001ffb12d5690_0 .net "store_rs2_forward", 1 0, L_000001ffb13f3910;  alias, 1 drivers
L_000001ffb13f3910 .concat8 [ 1 1 0 0], L_000001ffb1333630, L_000001ffb1333860;
S_000001ffb11561c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ffb12d6c70_0 .net "EX_ALU_OUT", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb12d5910_0 .net "EX_memread", 0 0, v000001ffb13c5d60_0;  alias, 1 drivers
v000001ffb12bec10_0 .net "EX_memwrite", 0 0, v000001ffb13c6d00_0;  alias, 1 drivers
v000001ffb12becb0_0 .net "EX_opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
v000001ffb13b6430_0 .net "EX_rd_ind", 4 0, v000001ffb13c6580_0;  alias, 1 drivers
v000001ffb13b6b10_0 .net "EX_rd_indzero", 0 0, L_000001ffb14643b0;  1 drivers
v000001ffb13b6110_0 .net "EX_regwrite", 0 0, v000001ffb13c6620_0;  alias, 1 drivers
v000001ffb13b62f0_0 .net "EX_rs2_out", 31 0, v000001ffb13c6bc0_0;  alias, 1 drivers
v000001ffb13b6e30_0 .var "MEM_ALU_OUT", 31 0;
v000001ffb13b6750_0 .var "MEM_memread", 0 0;
v000001ffb13b5c10_0 .var "MEM_memwrite", 0 0;
v000001ffb13b6bb0_0 .var "MEM_opcode", 11 0;
v000001ffb13b6c50_0 .var "MEM_rd_ind", 4 0;
v000001ffb13b69d0_0 .var "MEM_rd_indzero", 0 0;
v000001ffb13b5990_0 .var "MEM_regwrite", 0 0;
v000001ffb13b6570_0 .var "MEM_rs2", 31 0;
v000001ffb13b6390_0 .net "clk", 0 0, L_000001ffb140d230;  1 drivers
v000001ffb13b64d0_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133be00 .event posedge, v000001ffb13b64d0_0, v000001ffb13b6390_0;
S_000001ffb11069c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ffb1161490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb11614c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb1161500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb1161538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb1161570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb11615a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb11615e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb1161618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb1161650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb1161688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb11616c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb11616f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb1161730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb1161768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb11617a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb11617d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb1161810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb1161848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb1161880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb11618b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb11618f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb1161928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb1161960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb1161998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb11619d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ffb140c3c0 .functor XOR 1, L_000001ffb140c350, v000001ffb13c64e0_0, C4<0>, C4<0>;
L_000001ffb140ceb0 .functor NOT 1, L_000001ffb140c3c0, C4<0>, C4<0>, C4<0>;
L_000001ffb140cdd0 .functor OR 1, v000001ffb13f1750_0, L_000001ffb140ceb0, C4<0>, C4<0>;
L_000001ffb140d150 .functor NOT 1, L_000001ffb140cdd0, C4<0>, C4<0>, C4<0>;
v000001ffb13b9040_0 .net "ALU_OP", 3 0, v000001ffb13b8780_0;  1 drivers
v000001ffb13b7560_0 .net "BranchDecision", 0 0, L_000001ffb140c350;  1 drivers
v000001ffb13b8820_0 .net "CF", 0 0, v000001ffb13b8b40_0;  1 drivers
v000001ffb13b92c0_0 .net "EX_opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
v000001ffb13b88c0_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  alias, 1 drivers
v000001ffb13b79c0_0 .net "ZF", 0 0, L_000001ffb140ce40;  1 drivers
L_000001ffb1410ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ffb13b9680_0 .net/2u *"_ivl_0", 31 0, L_000001ffb1410ce8;  1 drivers
v000001ffb13b9720_0 .net *"_ivl_11", 0 0, L_000001ffb140cdd0;  1 drivers
v000001ffb13b95e0_0 .net *"_ivl_2", 31 0, L_000001ffb13eea50;  1 drivers
v000001ffb13b8000_0 .net *"_ivl_6", 0 0, L_000001ffb140c3c0;  1 drivers
v000001ffb13b8960_0 .net *"_ivl_8", 0 0, L_000001ffb140ceb0;  1 drivers
v000001ffb13b7600_0 .net "alu_out", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb13b8a00_0 .net "alu_outw", 31 0, v000001ffb13b7420_0;  1 drivers
v000001ffb13b97c0_0 .net "is_beq", 0 0, v000001ffb13c6080_0;  alias, 1 drivers
v000001ffb13b7ec0_0 .net "is_bne", 0 0, v000001ffb13c5900_0;  alias, 1 drivers
v000001ffb13b80a0_0 .net "is_jal", 0 0, v000001ffb13c6c60_0;  alias, 1 drivers
v000001ffb13b7a60_0 .net "oper1", 31 0, v000001ffb13c5ae0_0;  alias, 1 drivers
v000001ffb13b7b00_0 .net "oper2", 31 0, v000001ffb13c5b80_0;  alias, 1 drivers
v000001ffb13b7100_0 .net "pc", 31 0, v000001ffb13c6260_0;  alias, 1 drivers
v000001ffb13b8be0_0 .net "predicted", 0 0, v000001ffb13c64e0_0;  alias, 1 drivers
v000001ffb13b76a0_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
L_000001ffb13eea50 .arith/sum 32, v000001ffb13c6260_0, L_000001ffb1410ce8;
L_000001ffb13eeaf0 .functor MUXZ 32, v000001ffb13b7420_0, L_000001ffb13eea50, v000001ffb13c6c60_0, C4<>;
S_000001ffb1106b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ffb11069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ffb140d310 .functor AND 1, v000001ffb13c6080_0, L_000001ffb140c270, C4<1>, C4<1>;
L_000001ffb140cd60 .functor NOT 1, L_000001ffb140c270, C4<0>, C4<0>, C4<0>;
L_000001ffb140c2e0 .functor AND 1, v000001ffb13c5900_0, L_000001ffb140cd60, C4<1>, C4<1>;
L_000001ffb140c350 .functor OR 1, L_000001ffb140d310, L_000001ffb140c2e0, C4<0>, C4<0>;
v000001ffb13b8460_0 .net "BranchDecision", 0 0, L_000001ffb140c350;  alias, 1 drivers
v000001ffb13b9180_0 .net *"_ivl_2", 0 0, L_000001ffb140cd60;  1 drivers
v000001ffb13b9860_0 .net "is_beq", 0 0, v000001ffb13c6080_0;  alias, 1 drivers
v000001ffb13b7880_0 .net "is_beq_taken", 0 0, L_000001ffb140d310;  1 drivers
v000001ffb13b9220_0 .net "is_bne", 0 0, v000001ffb13c5900_0;  alias, 1 drivers
v000001ffb13b7240_0 .net "is_bne_taken", 0 0, L_000001ffb140c2e0;  1 drivers
v000001ffb13b8500_0 .net "is_eq", 0 0, L_000001ffb140c270;  1 drivers
v000001ffb13b74c0_0 .net "oper1", 31 0, v000001ffb13c5ae0_0;  alias, 1 drivers
v000001ffb13b85a0_0 .net "oper2", 31 0, v000001ffb13c5b80_0;  alias, 1 drivers
S_000001ffb1179aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ffb1106b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ffb140d380 .functor XOR 1, L_000001ffb13eeb90, L_000001ffb13f0850, C4<0>, C4<0>;
L_000001ffb140d770 .functor XOR 1, L_000001ffb13f0350, L_000001ffb13eecd0, C4<0>, C4<0>;
L_000001ffb140c5f0 .functor XOR 1, L_000001ffb13ef6d0, L_000001ffb13f03f0, C4<0>, C4<0>;
L_000001ffb140cb30 .functor XOR 1, L_000001ffb13f0490, L_000001ffb13f0530, C4<0>, C4<0>;
L_000001ffb140c6d0 .functor XOR 1, L_000001ffb13f05d0, L_000001ffb13f08f0, C4<0>, C4<0>;
L_000001ffb140c820 .functor XOR 1, L_000001ffb13f0990, L_000001ffb13f0a30, C4<0>, C4<0>;
L_000001ffb140c900 .functor XOR 1, L_000001ffb1460710, L_000001ffb1460c10, C4<0>, C4<0>;
L_000001ffb140d000 .functor XOR 1, L_000001ffb1460530, L_000001ffb1461110, C4<0>, C4<0>;
L_000001ffb140d540 .functor XOR 1, L_000001ffb1460030, L_000001ffb14614d0, C4<0>, C4<0>;
L_000001ffb140dc40 .functor XOR 1, L_000001ffb1461d90, L_000001ffb1460e90, C4<0>, C4<0>;
L_000001ffb140c970 .functor XOR 1, L_000001ffb14626f0, L_000001ffb14623d0, C4<0>, C4<0>;
L_000001ffb140dd20 .functor XOR 1, L_000001ffb14611b0, L_000001ffb1460d50, C4<0>, C4<0>;
L_000001ffb140d690 .functor XOR 1, L_000001ffb1460670, L_000001ffb1462470, C4<0>, C4<0>;
L_000001ffb140d7e0 .functor XOR 1, L_000001ffb1460ad0, L_000001ffb1462150, C4<0>, C4<0>;
L_000001ffb140d460 .functor XOR 1, L_000001ffb1460b70, L_000001ffb1461250, C4<0>, C4<0>;
L_000001ffb140dcb0 .functor XOR 1, L_000001ffb1461a70, L_000001ffb1460cb0, C4<0>, C4<0>;
L_000001ffb140da80 .functor XOR 1, L_000001ffb14602b0, L_000001ffb14617f0, C4<0>, C4<0>;
L_000001ffb140cac0 .functor XOR 1, L_000001ffb1462330, L_000001ffb1460df0, C4<0>, C4<0>;
L_000001ffb140d070 .functor XOR 1, L_000001ffb1460990, L_000001ffb14612f0, C4<0>, C4<0>;
L_000001ffb140dd90 .functor XOR 1, L_000001ffb14620b0, L_000001ffb1461070, C4<0>, C4<0>;
L_000001ffb140ccf0 .functor XOR 1, L_000001ffb14607b0, L_000001ffb1461e30, C4<0>, C4<0>;
L_000001ffb140cba0 .functor XOR 1, L_000001ffb1460850, L_000001ffb1460350, C4<0>, C4<0>;
L_000001ffb140dbd0 .functor XOR 1, L_000001ffb1462510, L_000001ffb1461430, C4<0>, C4<0>;
L_000001ffb140de00 .functor XOR 1, L_000001ffb1461390, L_000001ffb1461ed0, C4<0>, C4<0>;
L_000001ffb140d850 .functor XOR 1, L_000001ffb1461890, L_000001ffb1460f30, C4<0>, C4<0>;
L_000001ffb140c9e0 .functor XOR 1, L_000001ffb1460170, L_000001ffb14603f0, C4<0>, C4<0>;
L_000001ffb140d1c0 .functor XOR 1, L_000001ffb1460a30, L_000001ffb14600d0, C4<0>, C4<0>;
L_000001ffb140cc10 .functor XOR 1, L_000001ffb1461570, L_000001ffb1460fd0, C4<0>, C4<0>;
L_000001ffb140d8c0 .functor XOR 1, L_000001ffb1461610, L_000001ffb14625b0, C4<0>, C4<0>;
L_000001ffb140d9a0 .functor XOR 1, L_000001ffb1461930, L_000001ffb1461b10, C4<0>, C4<0>;
L_000001ffb140d0e0 .functor XOR 1, L_000001ffb14616b0, L_000001ffb1462650, C4<0>, C4<0>;
L_000001ffb140c660 .functor XOR 1, L_000001ffb1462290, L_000001ffb145ff90, C4<0>, C4<0>;
L_000001ffb140c270/0/0 .functor OR 1, L_000001ffb1460210, L_000001ffb1461750, L_000001ffb14608f0, L_000001ffb14619d0;
L_000001ffb140c270/0/4 .functor OR 1, L_000001ffb1460490, L_000001ffb14605d0, L_000001ffb1461bb0, L_000001ffb1461c50;
L_000001ffb140c270/0/8 .functor OR 1, L_000001ffb1461cf0, L_000001ffb1461f70, L_000001ffb1462010, L_000001ffb1463910;
L_000001ffb140c270/0/12 .functor OR 1, L_000001ffb1463a50, L_000001ffb1462830, L_000001ffb14639b0, L_000001ffb1462790;
L_000001ffb140c270/0/16 .functor OR 1, L_000001ffb1464c70, L_000001ffb1464ef0, L_000001ffb1464bd0, L_000001ffb1464590;
L_000001ffb140c270/0/20 .functor OR 1, L_000001ffb1462fb0, L_000001ffb14644f0, L_000001ffb1464810, L_000001ffb14628d0;
L_000001ffb140c270/0/24 .functor OR 1, L_000001ffb1463af0, L_000001ffb1464db0, L_000001ffb1464d10, L_000001ffb1464e50;
L_000001ffb140c270/0/28 .functor OR 1, L_000001ffb1463eb0, L_000001ffb1462970, L_000001ffb1463b90, L_000001ffb14637d0;
L_000001ffb140c270/1/0 .functor OR 1, L_000001ffb140c270/0/0, L_000001ffb140c270/0/4, L_000001ffb140c270/0/8, L_000001ffb140c270/0/12;
L_000001ffb140c270/1/4 .functor OR 1, L_000001ffb140c270/0/16, L_000001ffb140c270/0/20, L_000001ffb140c270/0/24, L_000001ffb140c270/0/28;
L_000001ffb140c270 .functor NOR 1, L_000001ffb140c270/1/0, L_000001ffb140c270/1/4, C4<0>, C4<0>;
v000001ffb13b6cf0_0 .net *"_ivl_0", 0 0, L_000001ffb140d380;  1 drivers
v000001ffb13b5a30_0 .net *"_ivl_101", 0 0, L_000001ffb14617f0;  1 drivers
v000001ffb13b5ad0_0 .net *"_ivl_102", 0 0, L_000001ffb140cac0;  1 drivers
v000001ffb13b6930_0 .net *"_ivl_105", 0 0, L_000001ffb1462330;  1 drivers
v000001ffb13b67f0_0 .net *"_ivl_107", 0 0, L_000001ffb1460df0;  1 drivers
v000001ffb13b5cb0_0 .net *"_ivl_108", 0 0, L_000001ffb140d070;  1 drivers
v000001ffb13b5b70_0 .net *"_ivl_11", 0 0, L_000001ffb13eecd0;  1 drivers
v000001ffb13b61b0_0 .net *"_ivl_111", 0 0, L_000001ffb1460990;  1 drivers
v000001ffb13b5f30_0 .net *"_ivl_113", 0 0, L_000001ffb14612f0;  1 drivers
v000001ffb13b6d90_0 .net *"_ivl_114", 0 0, L_000001ffb140dd90;  1 drivers
v000001ffb13b6610_0 .net *"_ivl_117", 0 0, L_000001ffb14620b0;  1 drivers
v000001ffb13b6a70_0 .net *"_ivl_119", 0 0, L_000001ffb1461070;  1 drivers
v000001ffb13b5fd0_0 .net *"_ivl_12", 0 0, L_000001ffb140c5f0;  1 drivers
v000001ffb13b6ed0_0 .net *"_ivl_120", 0 0, L_000001ffb140ccf0;  1 drivers
v000001ffb13b6f70_0 .net *"_ivl_123", 0 0, L_000001ffb14607b0;  1 drivers
v000001ffb13b5d50_0 .net *"_ivl_125", 0 0, L_000001ffb1461e30;  1 drivers
v000001ffb13b66b0_0 .net *"_ivl_126", 0 0, L_000001ffb140cba0;  1 drivers
v000001ffb13b58f0_0 .net *"_ivl_129", 0 0, L_000001ffb1460850;  1 drivers
v000001ffb13b5df0_0 .net *"_ivl_131", 0 0, L_000001ffb1460350;  1 drivers
v000001ffb13b5e90_0 .net *"_ivl_132", 0 0, L_000001ffb140dbd0;  1 drivers
v000001ffb13b6070_0 .net *"_ivl_135", 0 0, L_000001ffb1462510;  1 drivers
v000001ffb13b6250_0 .net *"_ivl_137", 0 0, L_000001ffb1461430;  1 drivers
v000001ffb13b4b30_0 .net *"_ivl_138", 0 0, L_000001ffb140de00;  1 drivers
v000001ffb13b44f0_0 .net *"_ivl_141", 0 0, L_000001ffb1461390;  1 drivers
v000001ffb13b37d0_0 .net *"_ivl_143", 0 0, L_000001ffb1461ed0;  1 drivers
v000001ffb13b53f0_0 .net *"_ivl_144", 0 0, L_000001ffb140d850;  1 drivers
v000001ffb13b3910_0 .net *"_ivl_147", 0 0, L_000001ffb1461890;  1 drivers
v000001ffb13b4090_0 .net *"_ivl_149", 0 0, L_000001ffb1460f30;  1 drivers
v000001ffb13b39b0_0 .net *"_ivl_15", 0 0, L_000001ffb13ef6d0;  1 drivers
v000001ffb13b43b0_0 .net *"_ivl_150", 0 0, L_000001ffb140c9e0;  1 drivers
v000001ffb13b5170_0 .net *"_ivl_153", 0 0, L_000001ffb1460170;  1 drivers
v000001ffb13b3730_0 .net *"_ivl_155", 0 0, L_000001ffb14603f0;  1 drivers
v000001ffb13b4590_0 .net *"_ivl_156", 0 0, L_000001ffb140d1c0;  1 drivers
v000001ffb13b5210_0 .net *"_ivl_159", 0 0, L_000001ffb1460a30;  1 drivers
v000001ffb13b3230_0 .net *"_ivl_161", 0 0, L_000001ffb14600d0;  1 drivers
v000001ffb13b4d10_0 .net *"_ivl_162", 0 0, L_000001ffb140cc10;  1 drivers
v000001ffb13b3370_0 .net *"_ivl_165", 0 0, L_000001ffb1461570;  1 drivers
v000001ffb13b57b0_0 .net *"_ivl_167", 0 0, L_000001ffb1460fd0;  1 drivers
v000001ffb13b4450_0 .net *"_ivl_168", 0 0, L_000001ffb140d8c0;  1 drivers
v000001ffb13b3870_0 .net *"_ivl_17", 0 0, L_000001ffb13f03f0;  1 drivers
v000001ffb13b3410_0 .net *"_ivl_171", 0 0, L_000001ffb1461610;  1 drivers
v000001ffb13b3ff0_0 .net *"_ivl_173", 0 0, L_000001ffb14625b0;  1 drivers
v000001ffb13b3cd0_0 .net *"_ivl_174", 0 0, L_000001ffb140d9a0;  1 drivers
v000001ffb13b4630_0 .net *"_ivl_177", 0 0, L_000001ffb1461930;  1 drivers
v000001ffb13b4770_0 .net *"_ivl_179", 0 0, L_000001ffb1461b10;  1 drivers
v000001ffb13b3b90_0 .net *"_ivl_18", 0 0, L_000001ffb140cb30;  1 drivers
v000001ffb13b4a90_0 .net *"_ivl_180", 0 0, L_000001ffb140d0e0;  1 drivers
v000001ffb13b52b0_0 .net *"_ivl_183", 0 0, L_000001ffb14616b0;  1 drivers
v000001ffb13b46d0_0 .net *"_ivl_185", 0 0, L_000001ffb1462650;  1 drivers
v000001ffb13b3c30_0 .net *"_ivl_186", 0 0, L_000001ffb140c660;  1 drivers
v000001ffb13b32d0_0 .net *"_ivl_190", 0 0, L_000001ffb1462290;  1 drivers
v000001ffb13b5670_0 .net *"_ivl_192", 0 0, L_000001ffb145ff90;  1 drivers
v000001ffb13b5710_0 .net *"_ivl_194", 0 0, L_000001ffb1460210;  1 drivers
v000001ffb13b55d0_0 .net *"_ivl_196", 0 0, L_000001ffb1461750;  1 drivers
v000001ffb13b4810_0 .net *"_ivl_198", 0 0, L_000001ffb14608f0;  1 drivers
v000001ffb13b4270_0 .net *"_ivl_200", 0 0, L_000001ffb14619d0;  1 drivers
v000001ffb13b3eb0_0 .net *"_ivl_202", 0 0, L_000001ffb1460490;  1 drivers
v000001ffb13b48b0_0 .net *"_ivl_204", 0 0, L_000001ffb14605d0;  1 drivers
v000001ffb13b3a50_0 .net *"_ivl_206", 0 0, L_000001ffb1461bb0;  1 drivers
v000001ffb13b4950_0 .net *"_ivl_208", 0 0, L_000001ffb1461c50;  1 drivers
v000001ffb13b4c70_0 .net *"_ivl_21", 0 0, L_000001ffb13f0490;  1 drivers
v000001ffb13b3d70_0 .net *"_ivl_210", 0 0, L_000001ffb1461cf0;  1 drivers
v000001ffb13b3e10_0 .net *"_ivl_212", 0 0, L_000001ffb1461f70;  1 drivers
v000001ffb13b3f50_0 .net *"_ivl_214", 0 0, L_000001ffb1462010;  1 drivers
v000001ffb13b34b0_0 .net *"_ivl_216", 0 0, L_000001ffb1463910;  1 drivers
v000001ffb13b5490_0 .net *"_ivl_218", 0 0, L_000001ffb1463a50;  1 drivers
v000001ffb13b4310_0 .net *"_ivl_220", 0 0, L_000001ffb1462830;  1 drivers
v000001ffb13b50d0_0 .net *"_ivl_222", 0 0, L_000001ffb14639b0;  1 drivers
v000001ffb13b5530_0 .net *"_ivl_224", 0 0, L_000001ffb1462790;  1 drivers
v000001ffb13b3af0_0 .net *"_ivl_226", 0 0, L_000001ffb1464c70;  1 drivers
v000001ffb13b5350_0 .net *"_ivl_228", 0 0, L_000001ffb1464ef0;  1 drivers
v000001ffb13b35f0_0 .net *"_ivl_23", 0 0, L_000001ffb13f0530;  1 drivers
v000001ffb13b5850_0 .net *"_ivl_230", 0 0, L_000001ffb1464bd0;  1 drivers
v000001ffb13b4130_0 .net *"_ivl_232", 0 0, L_000001ffb1464590;  1 drivers
v000001ffb13b30f0_0 .net *"_ivl_234", 0 0, L_000001ffb1462fb0;  1 drivers
v000001ffb13b3190_0 .net *"_ivl_236", 0 0, L_000001ffb14644f0;  1 drivers
v000001ffb13b4db0_0 .net *"_ivl_238", 0 0, L_000001ffb1464810;  1 drivers
v000001ffb13b5030_0 .net *"_ivl_24", 0 0, L_000001ffb140c6d0;  1 drivers
v000001ffb13b3550_0 .net *"_ivl_240", 0 0, L_000001ffb14628d0;  1 drivers
v000001ffb13b4e50_0 .net *"_ivl_242", 0 0, L_000001ffb1463af0;  1 drivers
v000001ffb13b3690_0 .net *"_ivl_244", 0 0, L_000001ffb1464db0;  1 drivers
v000001ffb13b4ef0_0 .net *"_ivl_246", 0 0, L_000001ffb1464d10;  1 drivers
v000001ffb13b41d0_0 .net *"_ivl_248", 0 0, L_000001ffb1464e50;  1 drivers
v000001ffb13b4f90_0 .net *"_ivl_250", 0 0, L_000001ffb1463eb0;  1 drivers
v000001ffb13b49f0_0 .net *"_ivl_252", 0 0, L_000001ffb1462970;  1 drivers
v000001ffb13b4bd0_0 .net *"_ivl_254", 0 0, L_000001ffb1463b90;  1 drivers
v000001ffb12d5eb0_0 .net *"_ivl_256", 0 0, L_000001ffb14637d0;  1 drivers
v000001ffb13babc0_0 .net *"_ivl_27", 0 0, L_000001ffb13f05d0;  1 drivers
v000001ffb13ba620_0 .net *"_ivl_29", 0 0, L_000001ffb13f08f0;  1 drivers
v000001ffb13b9e00_0 .net *"_ivl_3", 0 0, L_000001ffb13eeb90;  1 drivers
v000001ffb13b9ea0_0 .net *"_ivl_30", 0 0, L_000001ffb140c820;  1 drivers
v000001ffb13baee0_0 .net *"_ivl_33", 0 0, L_000001ffb13f0990;  1 drivers
v000001ffb13baf80_0 .net *"_ivl_35", 0 0, L_000001ffb13f0a30;  1 drivers
v000001ffb13b9ae0_0 .net *"_ivl_36", 0 0, L_000001ffb140c900;  1 drivers
v000001ffb13b9b80_0 .net *"_ivl_39", 0 0, L_000001ffb1460710;  1 drivers
v000001ffb13ba260_0 .net *"_ivl_41", 0 0, L_000001ffb1460c10;  1 drivers
v000001ffb13ba800_0 .net *"_ivl_42", 0 0, L_000001ffb140d000;  1 drivers
v000001ffb13b99a0_0 .net *"_ivl_45", 0 0, L_000001ffb1460530;  1 drivers
v000001ffb13ba080_0 .net *"_ivl_47", 0 0, L_000001ffb1461110;  1 drivers
v000001ffb13ba440_0 .net *"_ivl_48", 0 0, L_000001ffb140d540;  1 drivers
v000001ffb13b9a40_0 .net *"_ivl_5", 0 0, L_000001ffb13f0850;  1 drivers
v000001ffb13ba120_0 .net *"_ivl_51", 0 0, L_000001ffb1460030;  1 drivers
v000001ffb13ba1c0_0 .net *"_ivl_53", 0 0, L_000001ffb14614d0;  1 drivers
v000001ffb13b9c20_0 .net *"_ivl_54", 0 0, L_000001ffb140dc40;  1 drivers
v000001ffb13bab20_0 .net *"_ivl_57", 0 0, L_000001ffb1461d90;  1 drivers
v000001ffb13b9cc0_0 .net *"_ivl_59", 0 0, L_000001ffb1460e90;  1 drivers
v000001ffb13ba3a0_0 .net *"_ivl_6", 0 0, L_000001ffb140d770;  1 drivers
v000001ffb13bada0_0 .net *"_ivl_60", 0 0, L_000001ffb140c970;  1 drivers
v000001ffb13ba4e0_0 .net *"_ivl_63", 0 0, L_000001ffb14626f0;  1 drivers
v000001ffb13bac60_0 .net *"_ivl_65", 0 0, L_000001ffb14623d0;  1 drivers
v000001ffb13b9900_0 .net *"_ivl_66", 0 0, L_000001ffb140dd20;  1 drivers
v000001ffb13b9d60_0 .net *"_ivl_69", 0 0, L_000001ffb14611b0;  1 drivers
v000001ffb13ba300_0 .net *"_ivl_71", 0 0, L_000001ffb1460d50;  1 drivers
v000001ffb13ba580_0 .net *"_ivl_72", 0 0, L_000001ffb140d690;  1 drivers
v000001ffb13ba8a0_0 .net *"_ivl_75", 0 0, L_000001ffb1460670;  1 drivers
v000001ffb13bae40_0 .net *"_ivl_77", 0 0, L_000001ffb1462470;  1 drivers
v000001ffb13b9fe0_0 .net *"_ivl_78", 0 0, L_000001ffb140d7e0;  1 drivers
v000001ffb13ba6c0_0 .net *"_ivl_81", 0 0, L_000001ffb1460ad0;  1 drivers
v000001ffb13baa80_0 .net *"_ivl_83", 0 0, L_000001ffb1462150;  1 drivers
v000001ffb13ba760_0 .net *"_ivl_84", 0 0, L_000001ffb140d460;  1 drivers
v000001ffb13ba940_0 .net *"_ivl_87", 0 0, L_000001ffb1460b70;  1 drivers
v000001ffb13ba9e0_0 .net *"_ivl_89", 0 0, L_000001ffb1461250;  1 drivers
v000001ffb13bad00_0 .net *"_ivl_9", 0 0, L_000001ffb13f0350;  1 drivers
v000001ffb13b9f40_0 .net *"_ivl_90", 0 0, L_000001ffb140dcb0;  1 drivers
v000001ffb13b7740_0 .net *"_ivl_93", 0 0, L_000001ffb1461a70;  1 drivers
v000001ffb13b8320_0 .net *"_ivl_95", 0 0, L_000001ffb1460cb0;  1 drivers
v000001ffb13b9540_0 .net *"_ivl_96", 0 0, L_000001ffb140da80;  1 drivers
v000001ffb13b83c0_0 .net *"_ivl_99", 0 0, L_000001ffb14602b0;  1 drivers
v000001ffb13b9360_0 .net "a", 31 0, v000001ffb13c5ae0_0;  alias, 1 drivers
v000001ffb13b9400_0 .net "b", 31 0, v000001ffb13c5b80_0;  alias, 1 drivers
v000001ffb13b7920_0 .net "out", 0 0, L_000001ffb140c270;  alias, 1 drivers
v000001ffb13b7380_0 .net "temp", 31 0, L_000001ffb14621f0;  1 drivers
L_000001ffb13eeb90 .part v000001ffb13c5ae0_0, 0, 1;
L_000001ffb13f0850 .part v000001ffb13c5b80_0, 0, 1;
L_000001ffb13f0350 .part v000001ffb13c5ae0_0, 1, 1;
L_000001ffb13eecd0 .part v000001ffb13c5b80_0, 1, 1;
L_000001ffb13ef6d0 .part v000001ffb13c5ae0_0, 2, 1;
L_000001ffb13f03f0 .part v000001ffb13c5b80_0, 2, 1;
L_000001ffb13f0490 .part v000001ffb13c5ae0_0, 3, 1;
L_000001ffb13f0530 .part v000001ffb13c5b80_0, 3, 1;
L_000001ffb13f05d0 .part v000001ffb13c5ae0_0, 4, 1;
L_000001ffb13f08f0 .part v000001ffb13c5b80_0, 4, 1;
L_000001ffb13f0990 .part v000001ffb13c5ae0_0, 5, 1;
L_000001ffb13f0a30 .part v000001ffb13c5b80_0, 5, 1;
L_000001ffb1460710 .part v000001ffb13c5ae0_0, 6, 1;
L_000001ffb1460c10 .part v000001ffb13c5b80_0, 6, 1;
L_000001ffb1460530 .part v000001ffb13c5ae0_0, 7, 1;
L_000001ffb1461110 .part v000001ffb13c5b80_0, 7, 1;
L_000001ffb1460030 .part v000001ffb13c5ae0_0, 8, 1;
L_000001ffb14614d0 .part v000001ffb13c5b80_0, 8, 1;
L_000001ffb1461d90 .part v000001ffb13c5ae0_0, 9, 1;
L_000001ffb1460e90 .part v000001ffb13c5b80_0, 9, 1;
L_000001ffb14626f0 .part v000001ffb13c5ae0_0, 10, 1;
L_000001ffb14623d0 .part v000001ffb13c5b80_0, 10, 1;
L_000001ffb14611b0 .part v000001ffb13c5ae0_0, 11, 1;
L_000001ffb1460d50 .part v000001ffb13c5b80_0, 11, 1;
L_000001ffb1460670 .part v000001ffb13c5ae0_0, 12, 1;
L_000001ffb1462470 .part v000001ffb13c5b80_0, 12, 1;
L_000001ffb1460ad0 .part v000001ffb13c5ae0_0, 13, 1;
L_000001ffb1462150 .part v000001ffb13c5b80_0, 13, 1;
L_000001ffb1460b70 .part v000001ffb13c5ae0_0, 14, 1;
L_000001ffb1461250 .part v000001ffb13c5b80_0, 14, 1;
L_000001ffb1461a70 .part v000001ffb13c5ae0_0, 15, 1;
L_000001ffb1460cb0 .part v000001ffb13c5b80_0, 15, 1;
L_000001ffb14602b0 .part v000001ffb13c5ae0_0, 16, 1;
L_000001ffb14617f0 .part v000001ffb13c5b80_0, 16, 1;
L_000001ffb1462330 .part v000001ffb13c5ae0_0, 17, 1;
L_000001ffb1460df0 .part v000001ffb13c5b80_0, 17, 1;
L_000001ffb1460990 .part v000001ffb13c5ae0_0, 18, 1;
L_000001ffb14612f0 .part v000001ffb13c5b80_0, 18, 1;
L_000001ffb14620b0 .part v000001ffb13c5ae0_0, 19, 1;
L_000001ffb1461070 .part v000001ffb13c5b80_0, 19, 1;
L_000001ffb14607b0 .part v000001ffb13c5ae0_0, 20, 1;
L_000001ffb1461e30 .part v000001ffb13c5b80_0, 20, 1;
L_000001ffb1460850 .part v000001ffb13c5ae0_0, 21, 1;
L_000001ffb1460350 .part v000001ffb13c5b80_0, 21, 1;
L_000001ffb1462510 .part v000001ffb13c5ae0_0, 22, 1;
L_000001ffb1461430 .part v000001ffb13c5b80_0, 22, 1;
L_000001ffb1461390 .part v000001ffb13c5ae0_0, 23, 1;
L_000001ffb1461ed0 .part v000001ffb13c5b80_0, 23, 1;
L_000001ffb1461890 .part v000001ffb13c5ae0_0, 24, 1;
L_000001ffb1460f30 .part v000001ffb13c5b80_0, 24, 1;
L_000001ffb1460170 .part v000001ffb13c5ae0_0, 25, 1;
L_000001ffb14603f0 .part v000001ffb13c5b80_0, 25, 1;
L_000001ffb1460a30 .part v000001ffb13c5ae0_0, 26, 1;
L_000001ffb14600d0 .part v000001ffb13c5b80_0, 26, 1;
L_000001ffb1461570 .part v000001ffb13c5ae0_0, 27, 1;
L_000001ffb1460fd0 .part v000001ffb13c5b80_0, 27, 1;
L_000001ffb1461610 .part v000001ffb13c5ae0_0, 28, 1;
L_000001ffb14625b0 .part v000001ffb13c5b80_0, 28, 1;
L_000001ffb1461930 .part v000001ffb13c5ae0_0, 29, 1;
L_000001ffb1461b10 .part v000001ffb13c5b80_0, 29, 1;
L_000001ffb14616b0 .part v000001ffb13c5ae0_0, 30, 1;
L_000001ffb1462650 .part v000001ffb13c5b80_0, 30, 1;
LS_000001ffb14621f0_0_0 .concat8 [ 1 1 1 1], L_000001ffb140d380, L_000001ffb140d770, L_000001ffb140c5f0, L_000001ffb140cb30;
LS_000001ffb14621f0_0_4 .concat8 [ 1 1 1 1], L_000001ffb140c6d0, L_000001ffb140c820, L_000001ffb140c900, L_000001ffb140d000;
LS_000001ffb14621f0_0_8 .concat8 [ 1 1 1 1], L_000001ffb140d540, L_000001ffb140dc40, L_000001ffb140c970, L_000001ffb140dd20;
LS_000001ffb14621f0_0_12 .concat8 [ 1 1 1 1], L_000001ffb140d690, L_000001ffb140d7e0, L_000001ffb140d460, L_000001ffb140dcb0;
LS_000001ffb14621f0_0_16 .concat8 [ 1 1 1 1], L_000001ffb140da80, L_000001ffb140cac0, L_000001ffb140d070, L_000001ffb140dd90;
LS_000001ffb14621f0_0_20 .concat8 [ 1 1 1 1], L_000001ffb140ccf0, L_000001ffb140cba0, L_000001ffb140dbd0, L_000001ffb140de00;
LS_000001ffb14621f0_0_24 .concat8 [ 1 1 1 1], L_000001ffb140d850, L_000001ffb140c9e0, L_000001ffb140d1c0, L_000001ffb140cc10;
LS_000001ffb14621f0_0_28 .concat8 [ 1 1 1 1], L_000001ffb140d8c0, L_000001ffb140d9a0, L_000001ffb140d0e0, L_000001ffb140c660;
LS_000001ffb14621f0_1_0 .concat8 [ 4 4 4 4], LS_000001ffb14621f0_0_0, LS_000001ffb14621f0_0_4, LS_000001ffb14621f0_0_8, LS_000001ffb14621f0_0_12;
LS_000001ffb14621f0_1_4 .concat8 [ 4 4 4 4], LS_000001ffb14621f0_0_16, LS_000001ffb14621f0_0_20, LS_000001ffb14621f0_0_24, LS_000001ffb14621f0_0_28;
L_000001ffb14621f0 .concat8 [ 16 16 0 0], LS_000001ffb14621f0_1_0, LS_000001ffb14621f0_1_4;
L_000001ffb1462290 .part v000001ffb13c5ae0_0, 31, 1;
L_000001ffb145ff90 .part v000001ffb13c5b80_0, 31, 1;
L_000001ffb1460210 .part L_000001ffb14621f0, 0, 1;
L_000001ffb1461750 .part L_000001ffb14621f0, 1, 1;
L_000001ffb14608f0 .part L_000001ffb14621f0, 2, 1;
L_000001ffb14619d0 .part L_000001ffb14621f0, 3, 1;
L_000001ffb1460490 .part L_000001ffb14621f0, 4, 1;
L_000001ffb14605d0 .part L_000001ffb14621f0, 5, 1;
L_000001ffb1461bb0 .part L_000001ffb14621f0, 6, 1;
L_000001ffb1461c50 .part L_000001ffb14621f0, 7, 1;
L_000001ffb1461cf0 .part L_000001ffb14621f0, 8, 1;
L_000001ffb1461f70 .part L_000001ffb14621f0, 9, 1;
L_000001ffb1462010 .part L_000001ffb14621f0, 10, 1;
L_000001ffb1463910 .part L_000001ffb14621f0, 11, 1;
L_000001ffb1463a50 .part L_000001ffb14621f0, 12, 1;
L_000001ffb1462830 .part L_000001ffb14621f0, 13, 1;
L_000001ffb14639b0 .part L_000001ffb14621f0, 14, 1;
L_000001ffb1462790 .part L_000001ffb14621f0, 15, 1;
L_000001ffb1464c70 .part L_000001ffb14621f0, 16, 1;
L_000001ffb1464ef0 .part L_000001ffb14621f0, 17, 1;
L_000001ffb1464bd0 .part L_000001ffb14621f0, 18, 1;
L_000001ffb1464590 .part L_000001ffb14621f0, 19, 1;
L_000001ffb1462fb0 .part L_000001ffb14621f0, 20, 1;
L_000001ffb14644f0 .part L_000001ffb14621f0, 21, 1;
L_000001ffb1464810 .part L_000001ffb14621f0, 22, 1;
L_000001ffb14628d0 .part L_000001ffb14621f0, 23, 1;
L_000001ffb1463af0 .part L_000001ffb14621f0, 24, 1;
L_000001ffb1464db0 .part L_000001ffb14621f0, 25, 1;
L_000001ffb1464d10 .part L_000001ffb14621f0, 26, 1;
L_000001ffb1464e50 .part L_000001ffb14621f0, 27, 1;
L_000001ffb1463eb0 .part L_000001ffb14621f0, 28, 1;
L_000001ffb1462970 .part L_000001ffb14621f0, 29, 1;
L_000001ffb1463b90 .part L_000001ffb14621f0, 30, 1;
L_000001ffb14637d0 .part L_000001ffb14621f0, 31, 1;
S_000001ffb1179c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ffb11069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ffb133d8c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ffb140ce40 .functor NOT 1, L_000001ffb13f02b0, C4<0>, C4<0>, C4<0>;
v000001ffb13b94a0_0 .net "A", 31 0, v000001ffb13c5ae0_0;  alias, 1 drivers
v000001ffb13b8640_0 .net "ALUOP", 3 0, v000001ffb13b8780_0;  alias, 1 drivers
v000001ffb13b8aa0_0 .net "B", 31 0, v000001ffb13c5b80_0;  alias, 1 drivers
v000001ffb13b8b40_0 .var "CF", 0 0;
v000001ffb13b86e0_0 .net "ZF", 0 0, L_000001ffb140ce40;  alias, 1 drivers
v000001ffb13b7ba0_0 .net *"_ivl_1", 0 0, L_000001ffb13f02b0;  1 drivers
v000001ffb13b7420_0 .var "res", 31 0;
E_000001ffb133d100 .event anyedge, v000001ffb13b8640_0, v000001ffb13b9360_0, v000001ffb13b9400_0, v000001ffb13b8b40_0;
L_000001ffb13f02b0 .reduce/or v000001ffb13b7420_0;
S_000001ffb11c0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ffb11069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ffb13bb8c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13bb8f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13bb930 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13bb968 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13bb9a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13bb9d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13bba10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13bba48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13bba80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13bbab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13bbaf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13bbb28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13bbb60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13bbb98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13bbbd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13bbc08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13bbc40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13bbc78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13bbcb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13bbce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13bbd20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13bbd58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13bbd90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13bbdc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13bbe00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13b8780_0 .var "ALU_OP", 3 0;
v000001ffb13b7e20_0 .net "opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
E_000001ffb133d700 .event anyedge, v000001ffb12becb0_0;
S_000001ffb13bbe40 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ffb13c4be0_0 .net "EX1_forward_to_B", 31 0, v000001ffb13c52c0_0;  alias, 1 drivers
v000001ffb13c4b40_0 .net "EX_PFC", 31 0, v000001ffb13c4140_0;  alias, 1 drivers
v000001ffb13c3a60_0 .net "EX_PFC_to_IF", 31 0, L_000001ffb13f00d0;  alias, 1 drivers
v000001ffb13c5680_0 .net "alu_selA", 1 0, L_000001ffb13f2fb0;  alias, 1 drivers
v000001ffb13c4c80_0 .net "alu_selB", 1 0, L_000001ffb13f5c10;  alias, 1 drivers
v000001ffb13c4280_0 .net "ex_haz", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13c3f60_0 .net "id_haz", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb13c4fa0_0 .net "is_jr", 0 0, v000001ffb13c4500_0;  alias, 1 drivers
v000001ffb13c3b00_0 .net "mem_haz", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13c40a0_0 .net "oper1", 31 0, L_000001ffb13f7790;  alias, 1 drivers
v000001ffb13c4d20_0 .net "oper2", 31 0, L_000001ffb140d5b0;  alias, 1 drivers
v000001ffb13c3ba0_0 .net "pc", 31 0, v000001ffb13c3600_0;  alias, 1 drivers
v000001ffb13c4000_0 .net "rs1", 31 0, v000001ffb13c55e0_0;  alias, 1 drivers
v000001ffb13c4460_0 .net "rs2_in", 31 0, v000001ffb13c45a0_0;  alias, 1 drivers
v000001ffb13c4820_0 .net "rs2_out", 31 0, L_000001ffb140ca50;  alias, 1 drivers
v000001ffb13c3ec0_0 .net "store_rs2_forward", 1 0, L_000001ffb13f3910;  alias, 1 drivers
L_000001ffb13f00d0 .functor MUXZ 32, v000001ffb13c4140_0, L_000001ffb13f7790, v000001ffb13c4500_0, C4<>;
S_000001ffb11c02d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ffb13bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ffb133ca00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ffb13f7a30 .functor NOT 1, L_000001ffb13ef950, C4<0>, C4<0>, C4<0>;
L_000001ffb13f76b0 .functor NOT 1, L_000001ffb13f0cb0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f7b10 .functor NOT 1, L_000001ffb13f0c10, C4<0>, C4<0>, C4<0>;
L_000001ffb13f73a0 .functor NOT 1, L_000001ffb13f0d50, C4<0>, C4<0>, C4<0>;
L_000001ffb13f7720 .functor AND 32, L_000001ffb13f7bf0, v000001ffb13c55e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f71e0 .functor AND 32, L_000001ffb13f6d10, L_000001ffb1478d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f7250 .functor OR 32, L_000001ffb13f7720, L_000001ffb13f71e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb13f6d80 .functor AND 32, L_000001ffb13f7aa0, v000001ffb13b6e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f7560 .functor OR 32, L_000001ffb13f7250, L_000001ffb13f6d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb13f78e0 .functor AND 32, L_000001ffb13f74f0, L_000001ffb13eeaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f7790 .functor OR 32, L_000001ffb13f7560, L_000001ffb13f78e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13b8280_0 .net *"_ivl_1", 0 0, L_000001ffb13ef950;  1 drivers
v000001ffb13b8e60_0 .net *"_ivl_13", 0 0, L_000001ffb13f0c10;  1 drivers
v000001ffb13b8f00_0 .net *"_ivl_14", 0 0, L_000001ffb13f7b10;  1 drivers
v000001ffb13b8fa0_0 .net *"_ivl_19", 0 0, L_000001ffb13efbd0;  1 drivers
v000001ffb13b90e0_0 .net *"_ivl_2", 0 0, L_000001ffb13f7a30;  1 drivers
v000001ffb13bfc00_0 .net *"_ivl_23", 0 0, L_000001ffb13f0170;  1 drivers
v000001ffb13c02e0_0 .net *"_ivl_27", 0 0, L_000001ffb13f0d50;  1 drivers
v000001ffb13c0380_0 .net *"_ivl_28", 0 0, L_000001ffb13f73a0;  1 drivers
v000001ffb13c0560_0 .net *"_ivl_33", 0 0, L_000001ffb13ef4f0;  1 drivers
v000001ffb13c07e0_0 .net *"_ivl_37", 0 0, L_000001ffb13efdb0;  1 drivers
v000001ffb13c0ec0_0 .net *"_ivl_40", 31 0, L_000001ffb13f7720;  1 drivers
v000001ffb13c01a0_0 .net *"_ivl_42", 31 0, L_000001ffb13f71e0;  1 drivers
v000001ffb13c0740_0 .net *"_ivl_44", 31 0, L_000001ffb13f7250;  1 drivers
v000001ffb13c0420_0 .net *"_ivl_46", 31 0, L_000001ffb13f6d80;  1 drivers
v000001ffb13bfca0_0 .net *"_ivl_48", 31 0, L_000001ffb13f7560;  1 drivers
v000001ffb13c0ba0_0 .net *"_ivl_50", 31 0, L_000001ffb13f78e0;  1 drivers
v000001ffb13bfac0_0 .net *"_ivl_7", 0 0, L_000001ffb13f0cb0;  1 drivers
v000001ffb13bfe80_0 .net *"_ivl_8", 0 0, L_000001ffb13f76b0;  1 drivers
v000001ffb13c0060_0 .net "ina", 31 0, v000001ffb13c55e0_0;  alias, 1 drivers
v000001ffb13bf8e0_0 .net "inb", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13c0c40_0 .net "inc", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13c0240_0 .net "ind", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb13c0a60_0 .net "out", 31 0, L_000001ffb13f7790;  alias, 1 drivers
v000001ffb13c0ce0_0 .net "s0", 31 0, L_000001ffb13f7bf0;  1 drivers
v000001ffb13bfd40_0 .net "s1", 31 0, L_000001ffb13f6d10;  1 drivers
v000001ffb13c0d80_0 .net "s2", 31 0, L_000001ffb13f7aa0;  1 drivers
v000001ffb13bfb60_0 .net "s3", 31 0, L_000001ffb13f74f0;  1 drivers
v000001ffb13c0b00_0 .net "sel", 1 0, L_000001ffb13f2fb0;  alias, 1 drivers
L_000001ffb13ef950 .part L_000001ffb13f2fb0, 1, 1;
LS_000001ffb13f0b70_0_0 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_4 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_8 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_12 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_16 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_20 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_24 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_0_28 .concat [ 1 1 1 1], L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30, L_000001ffb13f7a30;
LS_000001ffb13f0b70_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0b70_0_0, LS_000001ffb13f0b70_0_4, LS_000001ffb13f0b70_0_8, LS_000001ffb13f0b70_0_12;
LS_000001ffb13f0b70_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0b70_0_16, LS_000001ffb13f0b70_0_20, LS_000001ffb13f0b70_0_24, LS_000001ffb13f0b70_0_28;
L_000001ffb13f0b70 .concat [ 16 16 0 0], LS_000001ffb13f0b70_1_0, LS_000001ffb13f0b70_1_4;
L_000001ffb13f0cb0 .part L_000001ffb13f2fb0, 0, 1;
LS_000001ffb13eeff0_0_0 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_4 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_8 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_12 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_16 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_20 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_24 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_0_28 .concat [ 1 1 1 1], L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0, L_000001ffb13f76b0;
LS_000001ffb13eeff0_1_0 .concat [ 4 4 4 4], LS_000001ffb13eeff0_0_0, LS_000001ffb13eeff0_0_4, LS_000001ffb13eeff0_0_8, LS_000001ffb13eeff0_0_12;
LS_000001ffb13eeff0_1_4 .concat [ 4 4 4 4], LS_000001ffb13eeff0_0_16, LS_000001ffb13eeff0_0_20, LS_000001ffb13eeff0_0_24, LS_000001ffb13eeff0_0_28;
L_000001ffb13eeff0 .concat [ 16 16 0 0], LS_000001ffb13eeff0_1_0, LS_000001ffb13eeff0_1_4;
L_000001ffb13f0c10 .part L_000001ffb13f2fb0, 1, 1;
LS_000001ffb13ef9f0_0_0 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_4 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_8 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_12 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_16 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_20 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_24 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_0_28 .concat [ 1 1 1 1], L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10, L_000001ffb13f7b10;
LS_000001ffb13ef9f0_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef9f0_0_0, LS_000001ffb13ef9f0_0_4, LS_000001ffb13ef9f0_0_8, LS_000001ffb13ef9f0_0_12;
LS_000001ffb13ef9f0_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef9f0_0_16, LS_000001ffb13ef9f0_0_20, LS_000001ffb13ef9f0_0_24, LS_000001ffb13ef9f0_0_28;
L_000001ffb13ef9f0 .concat [ 16 16 0 0], LS_000001ffb13ef9f0_1_0, LS_000001ffb13ef9f0_1_4;
L_000001ffb13efbd0 .part L_000001ffb13f2fb0, 0, 1;
LS_000001ffb13efef0_0_0 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_4 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_8 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_12 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_16 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_20 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_24 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_0_28 .concat [ 1 1 1 1], L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0, L_000001ffb13efbd0;
LS_000001ffb13efef0_1_0 .concat [ 4 4 4 4], LS_000001ffb13efef0_0_0, LS_000001ffb13efef0_0_4, LS_000001ffb13efef0_0_8, LS_000001ffb13efef0_0_12;
LS_000001ffb13efef0_1_4 .concat [ 4 4 4 4], LS_000001ffb13efef0_0_16, LS_000001ffb13efef0_0_20, LS_000001ffb13efef0_0_24, LS_000001ffb13efef0_0_28;
L_000001ffb13efef0 .concat [ 16 16 0 0], LS_000001ffb13efef0_1_0, LS_000001ffb13efef0_1_4;
L_000001ffb13f0170 .part L_000001ffb13f2fb0, 1, 1;
LS_000001ffb13f0670_0_0 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_4 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_8 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_12 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_16 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_20 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_24 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_0_28 .concat [ 1 1 1 1], L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170, L_000001ffb13f0170;
LS_000001ffb13f0670_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0670_0_0, LS_000001ffb13f0670_0_4, LS_000001ffb13f0670_0_8, LS_000001ffb13f0670_0_12;
LS_000001ffb13f0670_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0670_0_16, LS_000001ffb13f0670_0_20, LS_000001ffb13f0670_0_24, LS_000001ffb13f0670_0_28;
L_000001ffb13f0670 .concat [ 16 16 0 0], LS_000001ffb13f0670_1_0, LS_000001ffb13f0670_1_4;
L_000001ffb13f0d50 .part L_000001ffb13f2fb0, 0, 1;
LS_000001ffb13ef310_0_0 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_4 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_8 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_12 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_16 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_20 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_24 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_0_28 .concat [ 1 1 1 1], L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0, L_000001ffb13f73a0;
LS_000001ffb13ef310_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef310_0_0, LS_000001ffb13ef310_0_4, LS_000001ffb13ef310_0_8, LS_000001ffb13ef310_0_12;
LS_000001ffb13ef310_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef310_0_16, LS_000001ffb13ef310_0_20, LS_000001ffb13ef310_0_24, LS_000001ffb13ef310_0_28;
L_000001ffb13ef310 .concat [ 16 16 0 0], LS_000001ffb13ef310_1_0, LS_000001ffb13ef310_1_4;
L_000001ffb13ef4f0 .part L_000001ffb13f2fb0, 1, 1;
LS_000001ffb13efa90_0_0 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_4 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_8 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_12 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_16 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_20 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_24 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_0_28 .concat [ 1 1 1 1], L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0, L_000001ffb13ef4f0;
LS_000001ffb13efa90_1_0 .concat [ 4 4 4 4], LS_000001ffb13efa90_0_0, LS_000001ffb13efa90_0_4, LS_000001ffb13efa90_0_8, LS_000001ffb13efa90_0_12;
LS_000001ffb13efa90_1_4 .concat [ 4 4 4 4], LS_000001ffb13efa90_0_16, LS_000001ffb13efa90_0_20, LS_000001ffb13efa90_0_24, LS_000001ffb13efa90_0_28;
L_000001ffb13efa90 .concat [ 16 16 0 0], LS_000001ffb13efa90_1_0, LS_000001ffb13efa90_1_4;
L_000001ffb13efdb0 .part L_000001ffb13f2fb0, 0, 1;
LS_000001ffb13f0ad0_0_0 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_4 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_8 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_12 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_16 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_20 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_24 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_0_28 .concat [ 1 1 1 1], L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0, L_000001ffb13efdb0;
LS_000001ffb13f0ad0_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0ad0_0_0, LS_000001ffb13f0ad0_0_4, LS_000001ffb13f0ad0_0_8, LS_000001ffb13f0ad0_0_12;
LS_000001ffb13f0ad0_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0ad0_0_16, LS_000001ffb13f0ad0_0_20, LS_000001ffb13f0ad0_0_24, LS_000001ffb13f0ad0_0_28;
L_000001ffb13f0ad0 .concat [ 16 16 0 0], LS_000001ffb13f0ad0_1_0, LS_000001ffb13f0ad0_1_4;
S_000001ffb11bd8a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ffb11c02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f7bf0 .functor AND 32, L_000001ffb13f0b70, L_000001ffb13eeff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13b7f60_0 .net "in1", 31 0, L_000001ffb13f0b70;  1 drivers
v000001ffb13b8c80_0 .net "in2", 31 0, L_000001ffb13eeff0;  1 drivers
v000001ffb13b71a0_0 .net "out", 31 0, L_000001ffb13f7bf0;  alias, 1 drivers
S_000001ffb11bda30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ffb11c02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f6d10 .functor AND 32, L_000001ffb13ef9f0, L_000001ffb13efef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13b77e0_0 .net "in1", 31 0, L_000001ffb13ef9f0;  1 drivers
v000001ffb13b72e0_0 .net "in2", 31 0, L_000001ffb13efef0;  1 drivers
v000001ffb13b8d20_0 .net "out", 31 0, L_000001ffb13f6d10;  alias, 1 drivers
S_000001ffb1178200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ffb11c02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f7aa0 .functor AND 32, L_000001ffb13f0670, L_000001ffb13ef310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13b8140_0 .net "in1", 31 0, L_000001ffb13f0670;  1 drivers
v000001ffb13b8dc0_0 .net "in2", 31 0, L_000001ffb13ef310;  1 drivers
v000001ffb13b7c40_0 .net "out", 31 0, L_000001ffb13f7aa0;  alias, 1 drivers
S_000001ffb13bc1b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ffb11c02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f74f0 .functor AND 32, L_000001ffb13efa90, L_000001ffb13f0ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13b81e0_0 .net "in1", 31 0, L_000001ffb13efa90;  1 drivers
v000001ffb13b7ce0_0 .net "in2", 31 0, L_000001ffb13f0ad0;  1 drivers
v000001ffb13b7d80_0 .net "out", 31 0, L_000001ffb13f74f0;  alias, 1 drivers
S_000001ffb13bcca0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ffb13bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ffb133ccc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ffb13f7db0 .functor NOT 1, L_000001ffb13f0030, C4<0>, C4<0>, C4<0>;
L_000001ffb13f6df0 .functor NOT 1, L_000001ffb13ee7d0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f6f40 .functor NOT 1, L_000001ffb13ef770, C4<0>, C4<0>, C4<0>;
L_000001ffb140e180 .functor NOT 1, L_000001ffb13ef090, C4<0>, C4<0>, C4<0>;
L_000001ffb140dee0 .functor AND 32, L_000001ffb13f7b80, v000001ffb13c52c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140df50 .functor AND 32, L_000001ffb13f6e60, L_000001ffb1478d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140de70 .functor OR 32, L_000001ffb140dee0, L_000001ffb140df50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb140e030 .functor AND 32, L_000001ffb1332910, v000001ffb13b6e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140e0a0 .functor OR 32, L_000001ffb140de70, L_000001ffb140e030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb140e110 .functor AND 32, L_000001ffb140dfc0, L_000001ffb13eeaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140d5b0 .functor OR 32, L_000001ffb140e0a0, L_000001ffb140e110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13c06a0_0 .net *"_ivl_1", 0 0, L_000001ffb13f0030;  1 drivers
v000001ffb13c09c0_0 .net *"_ivl_13", 0 0, L_000001ffb13ef770;  1 drivers
v000001ffb13bf2a0_0 .net *"_ivl_14", 0 0, L_000001ffb13f6f40;  1 drivers
v000001ffb13bf7a0_0 .net *"_ivl_19", 0 0, L_000001ffb13f0210;  1 drivers
v000001ffb13bea80_0 .net *"_ivl_2", 0 0, L_000001ffb13f7db0;  1 drivers
v000001ffb13be120_0 .net *"_ivl_23", 0 0, L_000001ffb13eef50;  1 drivers
v000001ffb13bd900_0 .net *"_ivl_27", 0 0, L_000001ffb13ef090;  1 drivers
v000001ffb13bd5e0_0 .net *"_ivl_28", 0 0, L_000001ffb140e180;  1 drivers
v000001ffb13bd7c0_0 .net *"_ivl_33", 0 0, L_000001ffb13f0e90;  1 drivers
v000001ffb13be4e0_0 .net *"_ivl_37", 0 0, L_000001ffb13ef590;  1 drivers
v000001ffb13bf0c0_0 .net *"_ivl_40", 31 0, L_000001ffb140dee0;  1 drivers
v000001ffb13bd180_0 .net *"_ivl_42", 31 0, L_000001ffb140df50;  1 drivers
v000001ffb13bf340_0 .net *"_ivl_44", 31 0, L_000001ffb140de70;  1 drivers
v000001ffb13bd720_0 .net *"_ivl_46", 31 0, L_000001ffb140e030;  1 drivers
v000001ffb13bf700_0 .net *"_ivl_48", 31 0, L_000001ffb140e0a0;  1 drivers
v000001ffb13be300_0 .net *"_ivl_50", 31 0, L_000001ffb140e110;  1 drivers
v000001ffb13bd860_0 .net *"_ivl_7", 0 0, L_000001ffb13ee7d0;  1 drivers
v000001ffb13bf480_0 .net *"_ivl_8", 0 0, L_000001ffb13f6df0;  1 drivers
v000001ffb13bf3e0_0 .net "ina", 31 0, v000001ffb13c52c0_0;  alias, 1 drivers
v000001ffb13be1c0_0 .net "inb", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13bf520_0 .net "inc", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13be260_0 .net "ind", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb13bdae0_0 .net "out", 31 0, L_000001ffb140d5b0;  alias, 1 drivers
v000001ffb13be9e0_0 .net "s0", 31 0, L_000001ffb13f7b80;  1 drivers
v000001ffb13bf200_0 .net "s1", 31 0, L_000001ffb13f6e60;  1 drivers
v000001ffb13bd680_0 .net "s2", 31 0, L_000001ffb1332910;  1 drivers
v000001ffb13beda0_0 .net "s3", 31 0, L_000001ffb140dfc0;  1 drivers
v000001ffb13beb20_0 .net "sel", 1 0, L_000001ffb13f5c10;  alias, 1 drivers
L_000001ffb13f0030 .part L_000001ffb13f5c10, 1, 1;
LS_000001ffb13eec30_0_0 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_4 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_8 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_12 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_16 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_20 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_24 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_0_28 .concat [ 1 1 1 1], L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0, L_000001ffb13f7db0;
LS_000001ffb13eec30_1_0 .concat [ 4 4 4 4], LS_000001ffb13eec30_0_0, LS_000001ffb13eec30_0_4, LS_000001ffb13eec30_0_8, LS_000001ffb13eec30_0_12;
LS_000001ffb13eec30_1_4 .concat [ 4 4 4 4], LS_000001ffb13eec30_0_16, LS_000001ffb13eec30_0_20, LS_000001ffb13eec30_0_24, LS_000001ffb13eec30_0_28;
L_000001ffb13eec30 .concat [ 16 16 0 0], LS_000001ffb13eec30_1_0, LS_000001ffb13eec30_1_4;
L_000001ffb13ee7d0 .part L_000001ffb13f5c10, 0, 1;
LS_000001ffb13f0df0_0_0 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_4 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_8 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_12 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_16 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_20 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_24 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_0_28 .concat [ 1 1 1 1], L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0, L_000001ffb13f6df0;
LS_000001ffb13f0df0_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0df0_0_0, LS_000001ffb13f0df0_0_4, LS_000001ffb13f0df0_0_8, LS_000001ffb13f0df0_0_12;
LS_000001ffb13f0df0_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0df0_0_16, LS_000001ffb13f0df0_0_20, LS_000001ffb13f0df0_0_24, LS_000001ffb13f0df0_0_28;
L_000001ffb13f0df0 .concat [ 16 16 0 0], LS_000001ffb13f0df0_1_0, LS_000001ffb13f0df0_1_4;
L_000001ffb13ef770 .part L_000001ffb13f5c10, 1, 1;
LS_000001ffb13ef450_0_0 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_4 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_8 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_12 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_16 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_20 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_24 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_0_28 .concat [ 1 1 1 1], L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40, L_000001ffb13f6f40;
LS_000001ffb13ef450_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef450_0_0, LS_000001ffb13ef450_0_4, LS_000001ffb13ef450_0_8, LS_000001ffb13ef450_0_12;
LS_000001ffb13ef450_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef450_0_16, LS_000001ffb13ef450_0_20, LS_000001ffb13ef450_0_24, LS_000001ffb13ef450_0_28;
L_000001ffb13ef450 .concat [ 16 16 0 0], LS_000001ffb13ef450_1_0, LS_000001ffb13ef450_1_4;
L_000001ffb13f0210 .part L_000001ffb13f5c10, 0, 1;
LS_000001ffb13ef8b0_0_0 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_4 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_8 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_12 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_16 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_20 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_24 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_0_28 .concat [ 1 1 1 1], L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210, L_000001ffb13f0210;
LS_000001ffb13ef8b0_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef8b0_0_0, LS_000001ffb13ef8b0_0_4, LS_000001ffb13ef8b0_0_8, LS_000001ffb13ef8b0_0_12;
LS_000001ffb13ef8b0_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef8b0_0_16, LS_000001ffb13ef8b0_0_20, LS_000001ffb13ef8b0_0_24, LS_000001ffb13ef8b0_0_28;
L_000001ffb13ef8b0 .concat [ 16 16 0 0], LS_000001ffb13ef8b0_1_0, LS_000001ffb13ef8b0_1_4;
L_000001ffb13eef50 .part L_000001ffb13f5c10, 1, 1;
LS_000001ffb13eeeb0_0_0 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_4 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_8 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_12 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_16 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_20 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_24 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_0_28 .concat [ 1 1 1 1], L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50, L_000001ffb13eef50;
LS_000001ffb13eeeb0_1_0 .concat [ 4 4 4 4], LS_000001ffb13eeeb0_0_0, LS_000001ffb13eeeb0_0_4, LS_000001ffb13eeeb0_0_8, LS_000001ffb13eeeb0_0_12;
LS_000001ffb13eeeb0_1_4 .concat [ 4 4 4 4], LS_000001ffb13eeeb0_0_16, LS_000001ffb13eeeb0_0_20, LS_000001ffb13eeeb0_0_24, LS_000001ffb13eeeb0_0_28;
L_000001ffb13eeeb0 .concat [ 16 16 0 0], LS_000001ffb13eeeb0_1_0, LS_000001ffb13eeeb0_1_4;
L_000001ffb13ef090 .part L_000001ffb13f5c10, 0, 1;
LS_000001ffb13ef3b0_0_0 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_4 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_8 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_12 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_16 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_20 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_24 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_0_28 .concat [ 1 1 1 1], L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180, L_000001ffb140e180;
LS_000001ffb13ef3b0_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef3b0_0_0, LS_000001ffb13ef3b0_0_4, LS_000001ffb13ef3b0_0_8, LS_000001ffb13ef3b0_0_12;
LS_000001ffb13ef3b0_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef3b0_0_16, LS_000001ffb13ef3b0_0_20, LS_000001ffb13ef3b0_0_24, LS_000001ffb13ef3b0_0_28;
L_000001ffb13ef3b0 .concat [ 16 16 0 0], LS_000001ffb13ef3b0_1_0, LS_000001ffb13ef3b0_1_4;
L_000001ffb13f0e90 .part L_000001ffb13f5c10, 1, 1;
LS_000001ffb13ef810_0_0 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_4 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_8 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_12 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_16 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_20 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_24 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_0_28 .concat [ 1 1 1 1], L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90, L_000001ffb13f0e90;
LS_000001ffb13ef810_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef810_0_0, LS_000001ffb13ef810_0_4, LS_000001ffb13ef810_0_8, LS_000001ffb13ef810_0_12;
LS_000001ffb13ef810_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef810_0_16, LS_000001ffb13ef810_0_20, LS_000001ffb13ef810_0_24, LS_000001ffb13ef810_0_28;
L_000001ffb13ef810 .concat [ 16 16 0 0], LS_000001ffb13ef810_1_0, LS_000001ffb13ef810_1_4;
L_000001ffb13ef590 .part L_000001ffb13f5c10, 0, 1;
LS_000001ffb13efb30_0_0 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_4 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_8 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_12 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_16 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_20 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_24 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_0_28 .concat [ 1 1 1 1], L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590, L_000001ffb13ef590;
LS_000001ffb13efb30_1_0 .concat [ 4 4 4 4], LS_000001ffb13efb30_0_0, LS_000001ffb13efb30_0_4, LS_000001ffb13efb30_0_8, LS_000001ffb13efb30_0_12;
LS_000001ffb13efb30_1_4 .concat [ 4 4 4 4], LS_000001ffb13efb30_0_16, LS_000001ffb13efb30_0_20, LS_000001ffb13efb30_0_24, LS_000001ffb13efb30_0_28;
L_000001ffb13efb30 .concat [ 16 16 0 0], LS_000001ffb13efb30_1_0, LS_000001ffb13efb30_1_4;
S_000001ffb13bc4d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ffb13bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f7b80 .functor AND 32, L_000001ffb13eec30, L_000001ffb13f0df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13c0e20_0 .net "in1", 31 0, L_000001ffb13eec30;  1 drivers
v000001ffb13c04c0_0 .net "in2", 31 0, L_000001ffb13f0df0;  1 drivers
v000001ffb13c0100_0 .net "out", 31 0, L_000001ffb13f7b80;  alias, 1 drivers
S_000001ffb13bcb10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ffb13bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb13f6e60 .functor AND 32, L_000001ffb13ef450, L_000001ffb13ef8b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13bfde0_0 .net "in1", 31 0, L_000001ffb13ef450;  1 drivers
v000001ffb13bf840_0 .net "in2", 31 0, L_000001ffb13ef8b0;  1 drivers
v000001ffb13bff20_0 .net "out", 31 0, L_000001ffb13f6e60;  alias, 1 drivers
S_000001ffb13bce30 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ffb13bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb1332910 .functor AND 32, L_000001ffb13eeeb0, L_000001ffb13ef3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13c0880_0 .net "in1", 31 0, L_000001ffb13eeeb0;  1 drivers
v000001ffb13bf980_0 .net "in2", 31 0, L_000001ffb13ef3b0;  1 drivers
v000001ffb13bffc0_0 .net "out", 31 0, L_000001ffb1332910;  alias, 1 drivers
S_000001ffb13bc980 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ffb13bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb140dfc0 .functor AND 32, L_000001ffb13ef810, L_000001ffb13efb30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13c0600_0 .net "in1", 31 0, L_000001ffb13ef810;  1 drivers
v000001ffb13c0920_0 .net "in2", 31 0, L_000001ffb13efb30;  1 drivers
v000001ffb13bfa20_0 .net "out", 31 0, L_000001ffb140dfc0;  alias, 1 drivers
S_000001ffb13bc020 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ffb13bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ffb133cac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ffb140d620 .functor NOT 1, L_000001ffb13ee870, C4<0>, C4<0>, C4<0>;
L_000001ffb140c7b0 .functor NOT 1, L_000001ffb13eed70, C4<0>, C4<0>, C4<0>;
L_000001ffb140c890 .functor NOT 1, L_000001ffb13efc70, C4<0>, C4<0>, C4<0>;
L_000001ffb140cf90 .functor NOT 1, L_000001ffb13ef630, C4<0>, C4<0>, C4<0>;
L_000001ffb140d4d0 .functor AND 32, L_000001ffb140d930, v000001ffb13c45a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140d3f0 .functor AND 32, L_000001ffb140daf0, L_000001ffb1478d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140da10 .functor OR 32, L_000001ffb140d4d0, L_000001ffb140d3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb140d700 .functor AND 32, L_000001ffb140c430, v000001ffb13b6e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140cc80 .functor OR 32, L_000001ffb140da10, L_000001ffb140d700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb140db60 .functor AND 32, L_000001ffb140c740, L_000001ffb13eeaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140ca50 .functor OR 32, L_000001ffb140cc80, L_000001ffb140db60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13bd0e0_0 .net *"_ivl_1", 0 0, L_000001ffb13ee870;  1 drivers
v000001ffb13bdc20_0 .net *"_ivl_13", 0 0, L_000001ffb13efc70;  1 drivers
v000001ffb13bdcc0_0 .net *"_ivl_14", 0 0, L_000001ffb140c890;  1 drivers
v000001ffb13bee40_0 .net *"_ivl_19", 0 0, L_000001ffb13ef130;  1 drivers
v000001ffb13bdf40_0 .net *"_ivl_2", 0 0, L_000001ffb140d620;  1 drivers
v000001ffb13bebc0_0 .net *"_ivl_23", 0 0, L_000001ffb13f07b0;  1 drivers
v000001ffb13bd040_0 .net *"_ivl_27", 0 0, L_000001ffb13ef630;  1 drivers
v000001ffb13bd220_0 .net *"_ivl_28", 0 0, L_000001ffb140cf90;  1 drivers
v000001ffb13bd2c0_0 .net *"_ivl_33", 0 0, L_000001ffb13ef270;  1 drivers
v000001ffb13bd360_0 .net *"_ivl_37", 0 0, L_000001ffb13ee9b0;  1 drivers
v000001ffb13be6c0_0 .net *"_ivl_40", 31 0, L_000001ffb140d4d0;  1 drivers
v000001ffb13be760_0 .net *"_ivl_42", 31 0, L_000001ffb140d3f0;  1 drivers
v000001ffb13bd400_0 .net *"_ivl_44", 31 0, L_000001ffb140da10;  1 drivers
v000001ffb13be940_0 .net *"_ivl_46", 31 0, L_000001ffb140d700;  1 drivers
v000001ffb13bd4a0_0 .net *"_ivl_48", 31 0, L_000001ffb140cc80;  1 drivers
v000001ffb13bf160_0 .net *"_ivl_50", 31 0, L_000001ffb140db60;  1 drivers
v000001ffb13bec60_0 .net *"_ivl_7", 0 0, L_000001ffb13eed70;  1 drivers
v000001ffb13bda40_0 .net *"_ivl_8", 0 0, L_000001ffb140c7b0;  1 drivers
v000001ffb13bde00_0 .net "ina", 31 0, v000001ffb13c45a0_0;  alias, 1 drivers
v000001ffb13bdea0_0 .net "inb", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13be800_0 .net "inc", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13bdfe0_0 .net "ind", 31 0, L_000001ffb13eeaf0;  alias, 1 drivers
v000001ffb13be8a0_0 .net "out", 31 0, L_000001ffb140ca50;  alias, 1 drivers
v000001ffb13bed00_0 .net "s0", 31 0, L_000001ffb140d930;  1 drivers
v000001ffb13beee0_0 .net "s1", 31 0, L_000001ffb140daf0;  1 drivers
v000001ffb13bef80_0 .net "s2", 31 0, L_000001ffb140c430;  1 drivers
v000001ffb13c32e0_0 .net "s3", 31 0, L_000001ffb140c740;  1 drivers
v000001ffb13c3e20_0 .net "sel", 1 0, L_000001ffb13f3910;  alias, 1 drivers
L_000001ffb13ee870 .part L_000001ffb13f3910, 1, 1;
LS_000001ffb13f0f30_0_0 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_4 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_8 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_12 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_16 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_20 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_24 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_0_28 .concat [ 1 1 1 1], L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620, L_000001ffb140d620;
LS_000001ffb13f0f30_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0f30_0_0, LS_000001ffb13f0f30_0_4, LS_000001ffb13f0f30_0_8, LS_000001ffb13f0f30_0_12;
LS_000001ffb13f0f30_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0f30_0_16, LS_000001ffb13f0f30_0_20, LS_000001ffb13f0f30_0_24, LS_000001ffb13f0f30_0_28;
L_000001ffb13f0f30 .concat [ 16 16 0 0], LS_000001ffb13f0f30_1_0, LS_000001ffb13f0f30_1_4;
L_000001ffb13eed70 .part L_000001ffb13f3910, 0, 1;
LS_000001ffb13ee910_0_0 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_4 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_8 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_12 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_16 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_20 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_24 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_0_28 .concat [ 1 1 1 1], L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0, L_000001ffb140c7b0;
LS_000001ffb13ee910_1_0 .concat [ 4 4 4 4], LS_000001ffb13ee910_0_0, LS_000001ffb13ee910_0_4, LS_000001ffb13ee910_0_8, LS_000001ffb13ee910_0_12;
LS_000001ffb13ee910_1_4 .concat [ 4 4 4 4], LS_000001ffb13ee910_0_16, LS_000001ffb13ee910_0_20, LS_000001ffb13ee910_0_24, LS_000001ffb13ee910_0_28;
L_000001ffb13ee910 .concat [ 16 16 0 0], LS_000001ffb13ee910_1_0, LS_000001ffb13ee910_1_4;
L_000001ffb13efc70 .part L_000001ffb13f3910, 1, 1;
LS_000001ffb13eee10_0_0 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_4 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_8 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_12 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_16 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_20 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_24 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_0_28 .concat [ 1 1 1 1], L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890, L_000001ffb140c890;
LS_000001ffb13eee10_1_0 .concat [ 4 4 4 4], LS_000001ffb13eee10_0_0, LS_000001ffb13eee10_0_4, LS_000001ffb13eee10_0_8, LS_000001ffb13eee10_0_12;
LS_000001ffb13eee10_1_4 .concat [ 4 4 4 4], LS_000001ffb13eee10_0_16, LS_000001ffb13eee10_0_20, LS_000001ffb13eee10_0_24, LS_000001ffb13eee10_0_28;
L_000001ffb13eee10 .concat [ 16 16 0 0], LS_000001ffb13eee10_1_0, LS_000001ffb13eee10_1_4;
L_000001ffb13ef130 .part L_000001ffb13f3910, 0, 1;
LS_000001ffb13ef1d0_0_0 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_4 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_8 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_12 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_16 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_20 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_24 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_0_28 .concat [ 1 1 1 1], L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130, L_000001ffb13ef130;
LS_000001ffb13ef1d0_1_0 .concat [ 4 4 4 4], LS_000001ffb13ef1d0_0_0, LS_000001ffb13ef1d0_0_4, LS_000001ffb13ef1d0_0_8, LS_000001ffb13ef1d0_0_12;
LS_000001ffb13ef1d0_1_4 .concat [ 4 4 4 4], LS_000001ffb13ef1d0_0_16, LS_000001ffb13ef1d0_0_20, LS_000001ffb13ef1d0_0_24, LS_000001ffb13ef1d0_0_28;
L_000001ffb13ef1d0 .concat [ 16 16 0 0], LS_000001ffb13ef1d0_1_0, LS_000001ffb13ef1d0_1_4;
L_000001ffb13f07b0 .part L_000001ffb13f3910, 1, 1;
LS_000001ffb13f0710_0_0 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_4 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_8 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_12 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_16 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_20 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_24 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_0_28 .concat [ 1 1 1 1], L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0, L_000001ffb13f07b0;
LS_000001ffb13f0710_1_0 .concat [ 4 4 4 4], LS_000001ffb13f0710_0_0, LS_000001ffb13f0710_0_4, LS_000001ffb13f0710_0_8, LS_000001ffb13f0710_0_12;
LS_000001ffb13f0710_1_4 .concat [ 4 4 4 4], LS_000001ffb13f0710_0_16, LS_000001ffb13f0710_0_20, LS_000001ffb13f0710_0_24, LS_000001ffb13f0710_0_28;
L_000001ffb13f0710 .concat [ 16 16 0 0], LS_000001ffb13f0710_1_0, LS_000001ffb13f0710_1_4;
L_000001ffb13ef630 .part L_000001ffb13f3910, 0, 1;
LS_000001ffb13efd10_0_0 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_4 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_8 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_12 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_16 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_20 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_24 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_0_28 .concat [ 1 1 1 1], L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90, L_000001ffb140cf90;
LS_000001ffb13efd10_1_0 .concat [ 4 4 4 4], LS_000001ffb13efd10_0_0, LS_000001ffb13efd10_0_4, LS_000001ffb13efd10_0_8, LS_000001ffb13efd10_0_12;
LS_000001ffb13efd10_1_4 .concat [ 4 4 4 4], LS_000001ffb13efd10_0_16, LS_000001ffb13efd10_0_20, LS_000001ffb13efd10_0_24, LS_000001ffb13efd10_0_28;
L_000001ffb13efd10 .concat [ 16 16 0 0], LS_000001ffb13efd10_1_0, LS_000001ffb13efd10_1_4;
L_000001ffb13ef270 .part L_000001ffb13f3910, 1, 1;
LS_000001ffb13efe50_0_0 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_4 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_8 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_12 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_16 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_20 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_24 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_0_28 .concat [ 1 1 1 1], L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270, L_000001ffb13ef270;
LS_000001ffb13efe50_1_0 .concat [ 4 4 4 4], LS_000001ffb13efe50_0_0, LS_000001ffb13efe50_0_4, LS_000001ffb13efe50_0_8, LS_000001ffb13efe50_0_12;
LS_000001ffb13efe50_1_4 .concat [ 4 4 4 4], LS_000001ffb13efe50_0_16, LS_000001ffb13efe50_0_20, LS_000001ffb13efe50_0_24, LS_000001ffb13efe50_0_28;
L_000001ffb13efe50 .concat [ 16 16 0 0], LS_000001ffb13efe50_1_0, LS_000001ffb13efe50_1_4;
L_000001ffb13ee9b0 .part L_000001ffb13f3910, 0, 1;
LS_000001ffb13eff90_0_0 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_4 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_8 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_12 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_16 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_20 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_24 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_0_28 .concat [ 1 1 1 1], L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0, L_000001ffb13ee9b0;
LS_000001ffb13eff90_1_0 .concat [ 4 4 4 4], LS_000001ffb13eff90_0_0, LS_000001ffb13eff90_0_4, LS_000001ffb13eff90_0_8, LS_000001ffb13eff90_0_12;
LS_000001ffb13eff90_1_4 .concat [ 4 4 4 4], LS_000001ffb13eff90_0_16, LS_000001ffb13eff90_0_20, LS_000001ffb13eff90_0_24, LS_000001ffb13eff90_0_28;
L_000001ffb13eff90 .concat [ 16 16 0 0], LS_000001ffb13eff90_1_0, LS_000001ffb13eff90_1_4;
S_000001ffb13bc340 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ffb13bc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb140d930 .functor AND 32, L_000001ffb13f0f30, L_000001ffb13ee910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13bd9a0_0 .net "in1", 31 0, L_000001ffb13f0f30;  1 drivers
v000001ffb13bf5c0_0 .net "in2", 31 0, L_000001ffb13ee910;  1 drivers
v000001ffb13bd540_0 .net "out", 31 0, L_000001ffb140d930;  alias, 1 drivers
S_000001ffb13bc660 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ffb13bc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb140daf0 .functor AND 32, L_000001ffb13eee10, L_000001ffb13ef1d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13bf660_0 .net "in1", 31 0, L_000001ffb13eee10;  1 drivers
v000001ffb13bdb80_0 .net "in2", 31 0, L_000001ffb13ef1d0;  1 drivers
v000001ffb13be3a0_0 .net "out", 31 0, L_000001ffb140daf0;  alias, 1 drivers
S_000001ffb13bc7f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ffb13bc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb140c430 .functor AND 32, L_000001ffb13f0710, L_000001ffb13efd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13bf020_0 .net "in1", 31 0, L_000001ffb13f0710;  1 drivers
v000001ffb13be440_0 .net "in2", 31 0, L_000001ffb13efd10;  1 drivers
v000001ffb13be080_0 .net "out", 31 0, L_000001ffb140c430;  alias, 1 drivers
S_000001ffb13c2df0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ffb13bc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ffb140c740 .functor AND 32, L_000001ffb13efe50, L_000001ffb13eff90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ffb13be580_0 .net "in1", 31 0, L_000001ffb13efe50;  1 drivers
v000001ffb13be620_0 .net "in2", 31 0, L_000001ffb13eff90;  1 drivers
v000001ffb13bdd60_0 .net "out", 31 0, L_000001ffb140c740;  alias, 1 drivers
S_000001ffb13c19a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ffb13c7010 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13c7048 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13c7080 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13c70b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13c70f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13c7128 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13c7160 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13c7198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13c71d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13c7208 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13c7240 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13c7278 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13c72b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13c72e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13c7320 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13c7358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13c7390 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13c73c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13c7400 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13c7438 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13c7470 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13c74a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13c74e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13c7518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13c7550 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13c3600_0 .var "EX1_PC", 31 0;
v000001ffb13c4140_0 .var "EX1_PFC", 31 0;
v000001ffb13c52c0_0 .var "EX1_forward_to_B", 31 0;
v000001ffb13c5360_0 .var "EX1_is_beq", 0 0;
v000001ffb13c41e0_0 .var "EX1_is_bne", 0 0;
v000001ffb13c5540_0 .var "EX1_is_jal", 0 0;
v000001ffb13c4500_0 .var "EX1_is_jr", 0 0;
v000001ffb13c54a0_0 .var "EX1_is_oper2_immed", 0 0;
v000001ffb13c4dc0_0 .var "EX1_memread", 0 0;
v000001ffb13c4960_0 .var "EX1_memwrite", 0 0;
v000001ffb13c37e0_0 .var "EX1_opcode", 11 0;
v000001ffb13c4320_0 .var "EX1_predicted", 0 0;
v000001ffb13c5720_0 .var "EX1_rd_ind", 4 0;
v000001ffb13c3880_0 .var "EX1_rd_indzero", 0 0;
v000001ffb13c43c0_0 .var "EX1_regwrite", 0 0;
v000001ffb13c55e0_0 .var "EX1_rs1", 31 0;
v000001ffb13c50e0_0 .var "EX1_rs1_ind", 4 0;
v000001ffb13c45a0_0 .var "EX1_rs2", 31 0;
v000001ffb13c57c0_0 .var "EX1_rs2_ind", 4 0;
v000001ffb13c3c40_0 .net "FLUSH", 0 0, v000001ffb13c7f30_0;  alias, 1 drivers
v000001ffb13c4640_0 .net "ID_PC", 31 0, v000001ffb13cf550_0;  alias, 1 drivers
v000001ffb13c46e0_0 .net "ID_PFC_to_EX", 31 0, L_000001ffb13f3ff0;  alias, 1 drivers
v000001ffb13c4780_0 .net "ID_forward_to_B", 31 0, L_000001ffb13f3cd0;  alias, 1 drivers
v000001ffb13c48c0_0 .net "ID_is_beq", 0 0, L_000001ffb13f4270;  alias, 1 drivers
v000001ffb13c4e60_0 .net "ID_is_bne", 0 0, L_000001ffb13f44f0;  alias, 1 drivers
v000001ffb13c4f00_0 .net "ID_is_jal", 0 0, L_000001ffb13f66b0;  alias, 1 drivers
v000001ffb13c4a00_0 .net "ID_is_jr", 0 0, L_000001ffb13f4630;  alias, 1 drivers
v000001ffb13c36a0_0 .net "ID_is_oper2_immed", 0 0, L_000001ffb13f7100;  alias, 1 drivers
v000001ffb13c4aa0_0 .net "ID_memread", 0 0, L_000001ffb13f62f0;  alias, 1 drivers
v000001ffb13c5040_0 .net "ID_memwrite", 0 0, L_000001ffb13f6430;  alias, 1 drivers
v000001ffb13c3ce0_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
v000001ffb13c3d80_0 .net "ID_predicted", 0 0, v000001ffb13c9790_0;  alias, 1 drivers
v000001ffb13c5180_0 .net "ID_rd_ind", 4 0, v000001ffb13de700_0;  alias, 1 drivers
v000001ffb13c5220_0 .net "ID_rd_indzero", 0 0, L_000001ffb13f6610;  1 drivers
v000001ffb13c39c0_0 .net "ID_regwrite", 0 0, L_000001ffb13f6070;  alias, 1 drivers
v000001ffb13c3060_0 .net "ID_rs1", 31 0, v000001ffb13cd9d0_0;  alias, 1 drivers
v000001ffb13c5400_0 .net "ID_rs1_ind", 4 0, v000001ffb13de2a0_0;  alias, 1 drivers
v000001ffb13c3100_0 .net "ID_rs2", 31 0, v000001ffb13ce0b0_0;  alias, 1 drivers
v000001ffb13c31a0_0 .net "ID_rs2_ind", 4 0, v000001ffb13dd800_0;  alias, 1 drivers
v000001ffb13c3240_0 .net "clk", 0 0, L_000001ffb13f6ae0;  1 drivers
v000001ffb13c3380_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133d7c0 .event posedge, v000001ffb13b64d0_0, v000001ffb13c3240_0;
S_000001ffb13c1810 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ffb13c7590 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13c75c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13c7600 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13c7638 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13c7670 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13c76a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13c76e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13c7718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13c7750 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13c7788 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13c77c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13c77f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13c7830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13c7868 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13c78a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13c78d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13c7910 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13c7948 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13c7980 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13c79b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13c79f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13c7a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13c7a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13c7a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13c7ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13c3420_0 .net "EX1_ALU_OPER1", 31 0, L_000001ffb13f7790;  alias, 1 drivers
v000001ffb13c34c0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ffb140d5b0;  alias, 1 drivers
v000001ffb13c3560_0 .net "EX1_PC", 31 0, v000001ffb13c3600_0;  alias, 1 drivers
v000001ffb13c3740_0 .net "EX1_PFC_to_IF", 31 0, L_000001ffb13f00d0;  alias, 1 drivers
v000001ffb13c3920_0 .net "EX1_forward_to_B", 31 0, v000001ffb13c52c0_0;  alias, 1 drivers
v000001ffb13c59a0_0 .net "EX1_is_beq", 0 0, v000001ffb13c5360_0;  alias, 1 drivers
v000001ffb13c5cc0_0 .net "EX1_is_bne", 0 0, v000001ffb13c41e0_0;  alias, 1 drivers
v000001ffb13c5c20_0 .net "EX1_is_jal", 0 0, v000001ffb13c5540_0;  alias, 1 drivers
v000001ffb13c6da0_0 .net "EX1_is_jr", 0 0, v000001ffb13c4500_0;  alias, 1 drivers
v000001ffb13c6b20_0 .net "EX1_is_oper2_immed", 0 0, v000001ffb13c54a0_0;  alias, 1 drivers
v000001ffb13c5f40_0 .net "EX1_memread", 0 0, v000001ffb13c4dc0_0;  alias, 1 drivers
v000001ffb13c6940_0 .net "EX1_memwrite", 0 0, v000001ffb13c4960_0;  alias, 1 drivers
v000001ffb13c6e40_0 .net "EX1_opcode", 11 0, v000001ffb13c37e0_0;  alias, 1 drivers
v000001ffb13c63a0_0 .net "EX1_predicted", 0 0, v000001ffb13c4320_0;  alias, 1 drivers
v000001ffb13c5ea0_0 .net "EX1_rd_ind", 4 0, v000001ffb13c5720_0;  alias, 1 drivers
v000001ffb13c5fe0_0 .net "EX1_rd_indzero", 0 0, v000001ffb13c3880_0;  alias, 1 drivers
v000001ffb13c6120_0 .net "EX1_regwrite", 0 0, v000001ffb13c43c0_0;  alias, 1 drivers
v000001ffb13c6440_0 .net "EX1_rs1", 31 0, v000001ffb13c55e0_0;  alias, 1 drivers
v000001ffb13c5e00_0 .net "EX1_rs1_ind", 4 0, v000001ffb13c50e0_0;  alias, 1 drivers
v000001ffb13c6ee0_0 .net "EX1_rs2_ind", 4 0, v000001ffb13c57c0_0;  alias, 1 drivers
v000001ffb13c5860_0 .net "EX1_rs2_out", 31 0, L_000001ffb140ca50;  alias, 1 drivers
v000001ffb13c5ae0_0 .var "EX2_ALU_OPER1", 31 0;
v000001ffb13c5b80_0 .var "EX2_ALU_OPER2", 31 0;
v000001ffb13c6260_0 .var "EX2_PC", 31 0;
v000001ffb13c6800_0 .var "EX2_PFC_to_IF", 31 0;
v000001ffb13c5a40_0 .var "EX2_forward_to_B", 31 0;
v000001ffb13c6080_0 .var "EX2_is_beq", 0 0;
v000001ffb13c5900_0 .var "EX2_is_bne", 0 0;
v000001ffb13c6c60_0 .var "EX2_is_jal", 0 0;
v000001ffb13c61c0_0 .var "EX2_is_jr", 0 0;
v000001ffb13c6300_0 .var "EX2_is_oper2_immed", 0 0;
v000001ffb13c5d60_0 .var "EX2_memread", 0 0;
v000001ffb13c6d00_0 .var "EX2_memwrite", 0 0;
v000001ffb13c69e0_0 .var "EX2_opcode", 11 0;
v000001ffb13c64e0_0 .var "EX2_predicted", 0 0;
v000001ffb13c6580_0 .var "EX2_rd_ind", 4 0;
v000001ffb13c6a80_0 .var "EX2_rd_indzero", 0 0;
v000001ffb13c6620_0 .var "EX2_regwrite", 0 0;
v000001ffb13c66c0_0 .var "EX2_rs1", 31 0;
v000001ffb13c6760_0 .var "EX2_rs1_ind", 4 0;
v000001ffb13c68a0_0 .var "EX2_rs2_ind", 4 0;
v000001ffb13c6bc0_0 .var "EX2_rs2_out", 31 0;
v000001ffb13c7cb0_0 .net "FLUSH", 0 0, v000001ffb13c8110_0;  alias, 1 drivers
v000001ffb13c95b0_0 .net "clk", 0 0, L_000001ffb140cf20;  1 drivers
v000001ffb13c8b10_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133d180 .event posedge, v000001ffb13b64d0_0, v000001ffb13c95b0_0;
S_000001ffb13c1cc0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ffb13cfb20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13cfb58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13cfb90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13cfbc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13cfc00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13cfc38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13cfc70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13cfca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13cfce0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13cfd18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13cfd50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13cfd88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13cfdc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13cfdf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13cfe30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13cfe68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13cfea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13cfed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13cff10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13cff48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13cff80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13cffb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13cfff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13d0028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13d0060 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ffb13f8130 .functor OR 1, L_000001ffb13f4270, L_000001ffb13f44f0, C4<0>, C4<0>;
L_000001ffb13f7330 .functor AND 1, L_000001ffb13f8130, L_000001ffb13f7e20, C4<1>, C4<1>;
L_000001ffb13f7d40 .functor OR 1, L_000001ffb13f4270, L_000001ffb13f44f0, C4<0>, C4<0>;
L_000001ffb13f68b0 .functor AND 1, L_000001ffb13f7d40, L_000001ffb13f7e20, C4<1>, C4<1>;
L_000001ffb13f6c30 .functor OR 1, L_000001ffb13f4270, L_000001ffb13f44f0, C4<0>, C4<0>;
L_000001ffb13f7fe0 .functor AND 1, L_000001ffb13f6c30, v000001ffb13c9790_0, C4<1>, C4<1>;
v000001ffb13ceab0_0 .net "EX1_memread", 0 0, v000001ffb13c4dc0_0;  alias, 1 drivers
v000001ffb13cf190_0 .net "EX1_opcode", 11 0, v000001ffb13c37e0_0;  alias, 1 drivers
v000001ffb13cdb10_0 .net "EX1_rd_ind", 4 0, v000001ffb13c5720_0;  alias, 1 drivers
v000001ffb13ce8d0_0 .net "EX1_rd_indzero", 0 0, v000001ffb13c3880_0;  alias, 1 drivers
v000001ffb13cf050_0 .net "EX2_memread", 0 0, v000001ffb13c5d60_0;  alias, 1 drivers
v000001ffb13cd6b0_0 .net "EX2_opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
v000001ffb13cd930_0 .net "EX2_rd_ind", 4 0, v000001ffb13c6580_0;  alias, 1 drivers
v000001ffb13cef10_0 .net "EX2_rd_indzero", 0 0, v000001ffb13c6a80_0;  alias, 1 drivers
v000001ffb13cda70_0 .net "ID_EX1_flush", 0 0, v000001ffb13c7f30_0;  alias, 1 drivers
v000001ffb13cf230_0 .net "ID_EX2_flush", 0 0, v000001ffb13c8110_0;  alias, 1 drivers
v000001ffb13ce5b0_0 .net "ID_is_beq", 0 0, L_000001ffb13f4270;  alias, 1 drivers
v000001ffb13cdbb0_0 .net "ID_is_bne", 0 0, L_000001ffb13f44f0;  alias, 1 drivers
v000001ffb13cdc50_0 .net "ID_is_j", 0 0, L_000001ffb13f6250;  alias, 1 drivers
v000001ffb13ce470_0 .net "ID_is_jal", 0 0, L_000001ffb13f66b0;  alias, 1 drivers
v000001ffb13cde30_0 .net "ID_is_jr", 0 0, L_000001ffb13f4630;  alias, 1 drivers
v000001ffb13cd110_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
v000001ffb13cdcf0_0 .net "ID_rs1_ind", 4 0, v000001ffb13de2a0_0;  alias, 1 drivers
v000001ffb13cf2d0_0 .net "ID_rs2_ind", 4 0, v000001ffb13dd800_0;  alias, 1 drivers
v000001ffb13ce010_0 .net "IF_ID_flush", 0 0, v000001ffb13cb4f0_0;  alias, 1 drivers
v000001ffb13cebf0_0 .net "IF_ID_write", 0 0, v000001ffb13cbdb0_0;  alias, 1 drivers
v000001ffb13cd250_0 .net "PC_src", 2 0, L_000001ffb13f4f90;  alias, 1 drivers
v000001ffb13ce790_0 .net "PFC_to_EX", 31 0, L_000001ffb13f3ff0;  alias, 1 drivers
v000001ffb13ccc10_0 .net "PFC_to_IF", 31 0, L_000001ffb13f37d0;  alias, 1 drivers
v000001ffb13ccdf0_0 .net "WB_rd_ind", 4 0, v000001ffb13e01e0_0;  alias, 1 drivers
v000001ffb13cded0_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  alias, 1 drivers
v000001ffb13cdf70_0 .net *"_ivl_11", 0 0, L_000001ffb13f68b0;  1 drivers
v000001ffb13cec90_0 .net *"_ivl_13", 9 0, L_000001ffb13f43b0;  1 drivers
v000001ffb13cd1b0_0 .net *"_ivl_15", 9 0, L_000001ffb13f4770;  1 drivers
v000001ffb13ce150_0 .net *"_ivl_16", 9 0, L_000001ffb13f5170;  1 drivers
v000001ffb13ce650_0 .net *"_ivl_19", 9 0, L_000001ffb13f46d0;  1 drivers
v000001ffb13ccd50_0 .net *"_ivl_20", 9 0, L_000001ffb13f5f30;  1 drivers
v000001ffb13cccb0_0 .net *"_ivl_25", 0 0, L_000001ffb13f6c30;  1 drivers
v000001ffb13ce1f0_0 .net *"_ivl_27", 0 0, L_000001ffb13f7fe0;  1 drivers
v000001ffb13cd610_0 .net *"_ivl_29", 9 0, L_000001ffb13f5e90;  1 drivers
v000001ffb13ce510_0 .net *"_ivl_3", 0 0, L_000001ffb13f8130;  1 drivers
L_000001ffb14101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ffb13ce290_0 .net/2u *"_ivl_30", 9 0, L_000001ffb14101f0;  1 drivers
v000001ffb13ce970_0 .net *"_ivl_32", 9 0, L_000001ffb13f5cb0;  1 drivers
v000001ffb13ce330_0 .net *"_ivl_35", 9 0, L_000001ffb13f3d70;  1 drivers
v000001ffb13cd2f0_0 .net *"_ivl_37", 9 0, L_000001ffb13f4810;  1 drivers
v000001ffb13ccf30_0 .net *"_ivl_38", 9 0, L_000001ffb13f4450;  1 drivers
v000001ffb13ccfd0_0 .net *"_ivl_40", 9 0, L_000001ffb13f4e50;  1 drivers
L_000001ffb1410238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cd070_0 .net/2s *"_ivl_45", 21 0, L_000001ffb1410238;  1 drivers
L_000001ffb1410280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13ce830_0 .net/2s *"_ivl_50", 21 0, L_000001ffb1410280;  1 drivers
v000001ffb13cd390_0 .net *"_ivl_9", 0 0, L_000001ffb13f7d40;  1 drivers
v000001ffb13ce3d0_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13cea10_0 .net "forward_to_B", 31 0, L_000001ffb13f3cd0;  alias, 1 drivers
v000001ffb13ceb50_0 .net "imm", 31 0, v000001ffb13cb310_0;  1 drivers
v000001ffb13ced30_0 .net "inst", 31 0, v000001ffb13cf410_0;  alias, 1 drivers
v000001ffb13cd430_0 .net "is_branch_and_taken", 0 0, L_000001ffb13f7330;  alias, 1 drivers
v000001ffb13cd4d0_0 .net "is_oper2_immed", 0 0, L_000001ffb13f7100;  alias, 1 drivers
v000001ffb13cedd0_0 .net "mem_read", 0 0, L_000001ffb13f62f0;  alias, 1 drivers
v000001ffb13cd750_0 .net "mem_write", 0 0, L_000001ffb13f6430;  alias, 1 drivers
v000001ffb13cf7d0_0 .net "pc", 31 0, v000001ffb13cf550_0;  alias, 1 drivers
v000001ffb13cfa50_0 .net "pc_write", 0 0, v000001ffb13cb630_0;  alias, 1 drivers
v000001ffb13cf5f0_0 .net "predicted", 0 0, L_000001ffb13f7e20;  1 drivers
v000001ffb13cf9b0_0 .net "predicted_to_EX", 0 0, v000001ffb13c9790_0;  alias, 1 drivers
v000001ffb13cf370_0 .net "reg_write", 0 0, L_000001ffb13f6070;  alias, 1 drivers
v000001ffb13cf4b0_0 .net "reg_write_from_wb", 0 0, v000001ffb13e1040_0;  alias, 1 drivers
v000001ffb13cf690_0 .net "rs1", 31 0, v000001ffb13cd9d0_0;  alias, 1 drivers
v000001ffb13cf730_0 .net "rs2", 31 0, v000001ffb13ce0b0_0;  alias, 1 drivers
v000001ffb13cf870_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
v000001ffb13cf910_0 .net "wr_reg_data", 31 0, L_000001ffb1478d40;  alias, 1 drivers
L_000001ffb13f3cd0 .functor MUXZ 32, v000001ffb13ce0b0_0, v000001ffb13cb310_0, L_000001ffb13f7100, C4<>;
L_000001ffb13f43b0 .part v000001ffb13cf550_0, 0, 10;
L_000001ffb13f4770 .part v000001ffb13cf410_0, 0, 10;
L_000001ffb13f5170 .arith/sum 10, L_000001ffb13f43b0, L_000001ffb13f4770;
L_000001ffb13f46d0 .part v000001ffb13cf410_0, 0, 10;
L_000001ffb13f5f30 .functor MUXZ 10, L_000001ffb13f46d0, L_000001ffb13f5170, L_000001ffb13f68b0, C4<>;
L_000001ffb13f5e90 .part v000001ffb13cf550_0, 0, 10;
L_000001ffb13f5cb0 .arith/sum 10, L_000001ffb13f5e90, L_000001ffb14101f0;
L_000001ffb13f3d70 .part v000001ffb13cf550_0, 0, 10;
L_000001ffb13f4810 .part v000001ffb13cf410_0, 0, 10;
L_000001ffb13f4450 .arith/sum 10, L_000001ffb13f3d70, L_000001ffb13f4810;
L_000001ffb13f4e50 .functor MUXZ 10, L_000001ffb13f4450, L_000001ffb13f5cb0, L_000001ffb13f7fe0, C4<>;
L_000001ffb13f37d0 .concat8 [ 10 22 0 0], L_000001ffb13f5f30, L_000001ffb1410238;
L_000001ffb13f3ff0 .concat8 [ 10 22 0 0], L_000001ffb13f4e50, L_000001ffb1410280;
S_000001ffb13c2300 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ffb13c1cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ffb13d00a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13d00d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13d0110 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13d0148 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13d0180 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13d01b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13d01f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13d0228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13d0260 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13d0298 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13d02d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13d0308 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13d0340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13d0378 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13d03b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13d03e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13d0420 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13d0458 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13d0490 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13d04c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13d0500 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13d0538 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13d0570 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13d05a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13d05e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ffb13f82f0 .functor OR 1, L_000001ffb13f7e20, L_000001ffb13f4090, C4<0>, C4<0>;
L_000001ffb13f6ca0 .functor OR 1, L_000001ffb13f82f0, L_000001ffb13f4ef0, C4<0>, C4<0>;
v000001ffb13c9290_0 .net "EX1_opcode", 11 0, v000001ffb13c37e0_0;  alias, 1 drivers
v000001ffb13c90b0_0 .net "EX2_opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
v000001ffb13c9330_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
v000001ffb13c9150_0 .net "PC_src", 2 0, L_000001ffb13f4f90;  alias, 1 drivers
v000001ffb13c9dd0_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  alias, 1 drivers
L_000001ffb14103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ffb13c93d0_0 .net/2u *"_ivl_0", 2 0, L_000001ffb14103e8;  1 drivers
v000001ffb13c98d0_0 .net *"_ivl_10", 0 0, L_000001ffb13f55d0;  1 drivers
L_000001ffb1410508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ffb13ca230_0 .net/2u *"_ivl_12", 2 0, L_000001ffb1410508;  1 drivers
L_000001ffb1410550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c7fd0_0 .net/2u *"_ivl_14", 11 0, L_000001ffb1410550;  1 drivers
v000001ffb13c9970_0 .net *"_ivl_16", 0 0, L_000001ffb13f4090;  1 drivers
v000001ffb13c8570_0 .net *"_ivl_19", 0 0, L_000001ffb13f82f0;  1 drivers
L_000001ffb1410430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c91f0_0 .net/2u *"_ivl_2", 11 0, L_000001ffb1410430;  1 drivers
L_000001ffb1410598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c7df0_0 .net/2u *"_ivl_20", 11 0, L_000001ffb1410598;  1 drivers
v000001ffb13c89d0_0 .net *"_ivl_22", 0 0, L_000001ffb13f4ef0;  1 drivers
v000001ffb13c8070_0 .net *"_ivl_25", 0 0, L_000001ffb13f6ca0;  1 drivers
L_000001ffb14105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ffb13c9510_0 .net/2u *"_ivl_26", 2 0, L_000001ffb14105e0;  1 drivers
L_000001ffb1410628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c9a10_0 .net/2u *"_ivl_28", 2 0, L_000001ffb1410628;  1 drivers
v000001ffb13ca0f0_0 .net *"_ivl_30", 2 0, L_000001ffb13f3eb0;  1 drivers
v000001ffb13c9ab0_0 .net *"_ivl_32", 2 0, L_000001ffb13f4b30;  1 drivers
v000001ffb13c9b50_0 .net *"_ivl_34", 2 0, L_000001ffb13f4bd0;  1 drivers
v000001ffb13c8750_0 .net *"_ivl_4", 0 0, L_000001ffb13f3870;  1 drivers
L_000001ffb1410478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ffb13c87f0_0 .net/2u *"_ivl_6", 2 0, L_000001ffb1410478;  1 drivers
L_000001ffb14104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c8a70_0 .net/2u *"_ivl_8", 11 0, L_000001ffb14104c0;  1 drivers
v000001ffb13c9fb0_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13c9bf0_0 .net "predicted", 0 0, L_000001ffb13f7e20;  alias, 1 drivers
v000001ffb13c9c90_0 .net "predicted_to_EX", 0 0, v000001ffb13c9790_0;  alias, 1 drivers
v000001ffb13c9e70_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
v000001ffb13c8430_0 .net "state", 1 0, v000001ffb13c9010_0;  1 drivers
L_000001ffb13f3870 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410430;
L_000001ffb13f55d0 .cmp/eq 12, v000001ffb13c37e0_0, L_000001ffb14104c0;
L_000001ffb13f4090 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410550;
L_000001ffb13f4ef0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410598;
L_000001ffb13f3eb0 .functor MUXZ 3, L_000001ffb1410628, L_000001ffb14105e0, L_000001ffb13f6ca0, C4<>;
L_000001ffb13f4b30 .functor MUXZ 3, L_000001ffb13f3eb0, L_000001ffb1410508, L_000001ffb13f55d0, C4<>;
L_000001ffb13f4bd0 .functor MUXZ 3, L_000001ffb13f4b30, L_000001ffb1410478, L_000001ffb13f3870, C4<>;
L_000001ffb13f4f90 .functor MUXZ 3, L_000001ffb13f4bd0, L_000001ffb14103e8, L_000001ffb140d150, C4<>;
S_000001ffb13c2940 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ffb13c2300;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ffb13d0620 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13d0658 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13d0690 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13d06c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13d0700 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13d0738 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13d0770 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13d07a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13d07e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13d0818 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13d0850 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13d0888 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13d08c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13d08f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13d0930 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13d0968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13d09a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13d09d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13d0a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13d0a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13d0a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13d0ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13d0af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13d0b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13d0b60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ffb13f7800 .functor OR 1, L_000001ffb13f5d50, L_000001ffb13f5df0, C4<0>, C4<0>;
L_000001ffb13f80c0 .functor OR 1, L_000001ffb13f4a90, L_000001ffb13f52b0, C4<0>, C4<0>;
L_000001ffb13f7c60 .functor AND 1, L_000001ffb13f7800, L_000001ffb13f80c0, C4<1>, C4<1>;
L_000001ffb13f81a0 .functor NOT 1, L_000001ffb13f7c60, C4<0>, C4<0>, C4<0>;
L_000001ffb13f7020 .functor OR 1, v000001ffb13f1750_0, L_000001ffb13f81a0, C4<0>, C4<0>;
L_000001ffb13f7e20 .functor NOT 1, L_000001ffb13f7020, C4<0>, C4<0>, C4<0>;
v000001ffb13c86b0_0 .net "EX_opcode", 11 0, v000001ffb13c69e0_0;  alias, 1 drivers
v000001ffb13c8c50_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
v000001ffb13c8250_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  alias, 1 drivers
L_000001ffb14102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c9d30_0 .net/2u *"_ivl_0", 11 0, L_000001ffb14102c8;  1 drivers
L_000001ffb1410358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ffb13c7d50_0 .net/2u *"_ivl_10", 1 0, L_000001ffb1410358;  1 drivers
v000001ffb13c8930_0 .net *"_ivl_12", 0 0, L_000001ffb13f4a90;  1 drivers
L_000001ffb14103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ffb13c9470_0 .net/2u *"_ivl_14", 1 0, L_000001ffb14103a0;  1 drivers
v000001ffb13ca050_0 .net *"_ivl_16", 0 0, L_000001ffb13f52b0;  1 drivers
v000001ffb13c9f10_0 .net *"_ivl_19", 0 0, L_000001ffb13f80c0;  1 drivers
v000001ffb13c96f0_0 .net *"_ivl_2", 0 0, L_000001ffb13f5d50;  1 drivers
v000001ffb13c8f70_0 .net *"_ivl_21", 0 0, L_000001ffb13f7c60;  1 drivers
v000001ffb13c9650_0 .net *"_ivl_22", 0 0, L_000001ffb13f81a0;  1 drivers
v000001ffb13c8cf0_0 .net *"_ivl_25", 0 0, L_000001ffb13f7020;  1 drivers
L_000001ffb1410310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13c8bb0_0 .net/2u *"_ivl_4", 11 0, L_000001ffb1410310;  1 drivers
v000001ffb13ca190_0 .net *"_ivl_6", 0 0, L_000001ffb13f5df0;  1 drivers
v000001ffb13c8d90_0 .net *"_ivl_9", 0 0, L_000001ffb13f7800;  1 drivers
v000001ffb13c8e30_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13c8ed0_0 .net "predicted", 0 0, L_000001ffb13f7e20;  alias, 1 drivers
v000001ffb13c9790_0 .var "predicted_to_EX", 0 0;
v000001ffb13c9830_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
v000001ffb13c9010_0 .var "state", 1 0;
E_000001ffb133ce80 .event posedge, v000001ffb13c8e30_0, v000001ffb13b64d0_0;
L_000001ffb13f5d50 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14102c8;
L_000001ffb13f5df0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410310;
L_000001ffb13f4a90 .cmp/eq 2, v000001ffb13c9010_0, L_000001ffb1410358;
L_000001ffb13f52b0 .cmp/eq 2, v000001ffb13c9010_0, L_000001ffb14103a0;
S_000001ffb13c1680 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ffb13c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ffb13dabc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13dabf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13dac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13dac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13daca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13dacd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13dad10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13dad48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13dad80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13dadb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13dadf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13dae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13dae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13dae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13daed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13daf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13daf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13daf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13dafb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13dafe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13db020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13db058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13db090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13db0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13db100 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13ca2d0_0 .net "EX1_memread", 0 0, v000001ffb13c4dc0_0;  alias, 1 drivers
v000001ffb13c82f0_0 .net "EX1_rd_ind", 4 0, v000001ffb13c5720_0;  alias, 1 drivers
v000001ffb13c8390_0 .net "EX1_rd_indzero", 0 0, v000001ffb13c3880_0;  alias, 1 drivers
v000001ffb13c7e90_0 .net "EX2_memread", 0 0, v000001ffb13c5d60_0;  alias, 1 drivers
v000001ffb13c7b70_0 .net "EX2_rd_ind", 4 0, v000001ffb13c6580_0;  alias, 1 drivers
v000001ffb13c7c10_0 .net "EX2_rd_indzero", 0 0, v000001ffb13c6a80_0;  alias, 1 drivers
v000001ffb13c7f30_0 .var "ID_EX1_flush", 0 0;
v000001ffb13c8110_0 .var "ID_EX2_flush", 0 0;
v000001ffb13c84d0_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
v000001ffb13c8610_0 .net "ID_rs1_ind", 4 0, v000001ffb13de2a0_0;  alias, 1 drivers
v000001ffb13c8890_0 .net "ID_rs2_ind", 4 0, v000001ffb13dd800_0;  alias, 1 drivers
v000001ffb13cbdb0_0 .var "IF_ID_Write", 0 0;
v000001ffb13cb4f0_0 .var "IF_ID_flush", 0 0;
v000001ffb13cb630_0 .var "PC_Write", 0 0;
v000001ffb13ca410_0 .net "Wrong_prediction", 0 0, L_000001ffb140d150;  alias, 1 drivers
E_000001ffb133d040/0 .event anyedge, v000001ffb13b88c0_0, v000001ffb13c4dc0_0, v000001ffb13c3880_0, v000001ffb13c5400_0;
E_000001ffb133d040/1 .event anyedge, v000001ffb13c5720_0, v000001ffb13c31a0_0, v000001ffb12d5910_0, v000001ffb13c6a80_0;
E_000001ffb133d040/2 .event anyedge, v000001ffb13b6430_0, v000001ffb13c3ce0_0;
E_000001ffb133d040 .event/or E_000001ffb133d040/0, E_000001ffb133d040/1, E_000001ffb133d040/2;
S_000001ffb13c14f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ffb13c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ffb13db140 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13db178 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13db1b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13db1e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13db220 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13db258 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13db290 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13db2c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13db300 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13db338 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13db370 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13db3a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13db3e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13db418 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13db450 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13db488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13db4c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13db4f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13db530 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13db568 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13db5a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13db5d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13db610 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13db648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13db680 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ffb13f6bc0 .functor OR 1, L_000001ffb13f3e10, L_000001ffb13f5030, C4<0>, C4<0>;
L_000001ffb13f8360 .functor OR 1, L_000001ffb13f6bc0, L_000001ffb13f5710, C4<0>, C4<0>;
L_000001ffb13f7410 .functor OR 1, L_000001ffb13f8360, L_000001ffb13f57b0, C4<0>, C4<0>;
L_000001ffb13f7870 .functor OR 1, L_000001ffb13f7410, L_000001ffb13f5850, C4<0>, C4<0>;
L_000001ffb13f6920 .functor OR 1, L_000001ffb13f7870, L_000001ffb13f58f0, C4<0>, C4<0>;
L_000001ffb13f7090 .functor OR 1, L_000001ffb13f6920, L_000001ffb13f3f50, C4<0>, C4<0>;
L_000001ffb13f6990 .functor OR 1, L_000001ffb13f7090, L_000001ffb13f5a30, C4<0>, C4<0>;
L_000001ffb13f7100 .functor OR 1, L_000001ffb13f6990, L_000001ffb13f41d0, C4<0>, C4<0>;
L_000001ffb13f7cd0 .functor OR 1, L_000001ffb13f64d0, L_000001ffb13f61b0, C4<0>, C4<0>;
L_000001ffb13f7170 .functor OR 1, L_000001ffb13f7cd0, L_000001ffb13f6110, C4<0>, C4<0>;
L_000001ffb13f6a70 .functor OR 1, L_000001ffb13f7170, L_000001ffb13f6390, C4<0>, C4<0>;
L_000001ffb13f6a00 .functor OR 1, L_000001ffb13f6a70, L_000001ffb13f5fd0, C4<0>, C4<0>;
v000001ffb13cbef0_0 .net "ID_opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
L_000001ffb1410670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cbe50_0 .net/2u *"_ivl_0", 11 0, L_000001ffb1410670;  1 drivers
L_000001ffb1410700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cad70_0 .net/2u *"_ivl_10", 11 0, L_000001ffb1410700;  1 drivers
L_000001ffb1410bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc990_0 .net/2u *"_ivl_102", 11 0, L_000001ffb1410bc8;  1 drivers
L_000001ffb1410c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cbf90_0 .net/2u *"_ivl_106", 11 0, L_000001ffb1410c10;  1 drivers
v000001ffb13cb590_0 .net *"_ivl_12", 0 0, L_000001ffb13f5710;  1 drivers
v000001ffb13cc030_0 .net *"_ivl_15", 0 0, L_000001ffb13f8360;  1 drivers
L_000001ffb1410748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc0d0_0 .net/2u *"_ivl_16", 11 0, L_000001ffb1410748;  1 drivers
v000001ffb13cae10_0 .net *"_ivl_18", 0 0, L_000001ffb13f57b0;  1 drivers
v000001ffb13cb3b0_0 .net *"_ivl_2", 0 0, L_000001ffb13f3e10;  1 drivers
v000001ffb13cb6d0_0 .net *"_ivl_21", 0 0, L_000001ffb13f7410;  1 drivers
L_000001ffb1410790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc7b0_0 .net/2u *"_ivl_22", 11 0, L_000001ffb1410790;  1 drivers
v000001ffb13ca5f0_0 .net *"_ivl_24", 0 0, L_000001ffb13f5850;  1 drivers
v000001ffb13cbbd0_0 .net *"_ivl_27", 0 0, L_000001ffb13f7870;  1 drivers
L_000001ffb14107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cac30_0 .net/2u *"_ivl_28", 11 0, L_000001ffb14107d8;  1 drivers
v000001ffb13cb770_0 .net *"_ivl_30", 0 0, L_000001ffb13f58f0;  1 drivers
v000001ffb13ca910_0 .net *"_ivl_33", 0 0, L_000001ffb13f6920;  1 drivers
L_000001ffb1410820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13caaf0_0 .net/2u *"_ivl_34", 11 0, L_000001ffb1410820;  1 drivers
v000001ffb13cbb30_0 .net *"_ivl_36", 0 0, L_000001ffb13f3f50;  1 drivers
v000001ffb13cab90_0 .net *"_ivl_39", 0 0, L_000001ffb13f7090;  1 drivers
L_000001ffb14106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc3f0_0 .net/2u *"_ivl_4", 11 0, L_000001ffb14106b8;  1 drivers
L_000001ffb1410868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ffb13ca4b0_0 .net/2u *"_ivl_40", 11 0, L_000001ffb1410868;  1 drivers
v000001ffb13cc5d0_0 .net *"_ivl_42", 0 0, L_000001ffb13f5a30;  1 drivers
v000001ffb13caeb0_0 .net *"_ivl_45", 0 0, L_000001ffb13f6990;  1 drivers
L_000001ffb14108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13ca690_0 .net/2u *"_ivl_46", 11 0, L_000001ffb14108b0;  1 drivers
v000001ffb13cb1d0_0 .net *"_ivl_48", 0 0, L_000001ffb13f41d0;  1 drivers
L_000001ffb14108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cb810_0 .net/2u *"_ivl_52", 11 0, L_000001ffb14108f8;  1 drivers
L_000001ffb1410940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13caa50_0 .net/2u *"_ivl_56", 11 0, L_000001ffb1410940;  1 drivers
v000001ffb13ca730_0 .net *"_ivl_6", 0 0, L_000001ffb13f5030;  1 drivers
L_000001ffb1410988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cb8b0_0 .net/2u *"_ivl_60", 11 0, L_000001ffb1410988;  1 drivers
L_000001ffb14109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc170_0 .net/2u *"_ivl_64", 11 0, L_000001ffb14109d0;  1 drivers
L_000001ffb1410a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13ca550_0 .net/2u *"_ivl_68", 11 0, L_000001ffb1410a18;  1 drivers
L_000001ffb1410a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ffb13ca7d0_0 .net/2u *"_ivl_72", 11 0, L_000001ffb1410a60;  1 drivers
v000001ffb13cb950_0 .net *"_ivl_74", 0 0, L_000001ffb13f64d0;  1 drivers
L_000001ffb1410aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc210_0 .net/2u *"_ivl_76", 11 0, L_000001ffb1410aa8;  1 drivers
v000001ffb13caf50_0 .net *"_ivl_78", 0 0, L_000001ffb13f61b0;  1 drivers
v000001ffb13cc530_0 .net *"_ivl_81", 0 0, L_000001ffb13f7cd0;  1 drivers
L_000001ffb1410af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc2b0_0 .net/2u *"_ivl_82", 11 0, L_000001ffb1410af0;  1 drivers
v000001ffb13cb270_0 .net *"_ivl_84", 0 0, L_000001ffb13f6110;  1 drivers
v000001ffb13cacd0_0 .net *"_ivl_87", 0 0, L_000001ffb13f7170;  1 drivers
L_000001ffb1410b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc350_0 .net/2u *"_ivl_88", 11 0, L_000001ffb1410b38;  1 drivers
v000001ffb13cc8f0_0 .net *"_ivl_9", 0 0, L_000001ffb13f6bc0;  1 drivers
v000001ffb13ccad0_0 .net *"_ivl_90", 0 0, L_000001ffb13f6390;  1 drivers
v000001ffb13cba90_0 .net *"_ivl_93", 0 0, L_000001ffb13f6a70;  1 drivers
L_000001ffb1410b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13cc850_0 .net/2u *"_ivl_94", 11 0, L_000001ffb1410b80;  1 drivers
v000001ffb13cbc70_0 .net *"_ivl_96", 0 0, L_000001ffb13f5fd0;  1 drivers
v000001ffb13ca370_0 .net *"_ivl_99", 0 0, L_000001ffb13f6a00;  1 drivers
v000001ffb13cb9f0_0 .net "is_beq", 0 0, L_000001ffb13f4270;  alias, 1 drivers
v000001ffb13cb130_0 .net "is_bne", 0 0, L_000001ffb13f44f0;  alias, 1 drivers
v000001ffb13cc490_0 .net "is_j", 0 0, L_000001ffb13f6250;  alias, 1 drivers
v000001ffb13ca870_0 .net "is_jal", 0 0, L_000001ffb13f66b0;  alias, 1 drivers
v000001ffb13caff0_0 .net "is_jr", 0 0, L_000001ffb13f4630;  alias, 1 drivers
v000001ffb13cb090_0 .net "is_oper2_immed", 0 0, L_000001ffb13f7100;  alias, 1 drivers
v000001ffb13cca30_0 .net "memread", 0 0, L_000001ffb13f62f0;  alias, 1 drivers
v000001ffb13cc670_0 .net "memwrite", 0 0, L_000001ffb13f6430;  alias, 1 drivers
v000001ffb13ca9b0_0 .net "regwrite", 0 0, L_000001ffb13f6070;  alias, 1 drivers
L_000001ffb13f3e10 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410670;
L_000001ffb13f5030 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14106b8;
L_000001ffb13f5710 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410700;
L_000001ffb13f57b0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410748;
L_000001ffb13f5850 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410790;
L_000001ffb13f58f0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14107d8;
L_000001ffb13f3f50 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410820;
L_000001ffb13f5a30 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410868;
L_000001ffb13f41d0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14108b0;
L_000001ffb13f4270 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14108f8;
L_000001ffb13f44f0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410940;
L_000001ffb13f4630 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410988;
L_000001ffb13f66b0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb14109d0;
L_000001ffb13f6250 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410a18;
L_000001ffb13f64d0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410a60;
L_000001ffb13f61b0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410aa8;
L_000001ffb13f6110 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410af0;
L_000001ffb13f6390 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410b38;
L_000001ffb13f5fd0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410b80;
L_000001ffb13f6070 .reduce/nor L_000001ffb13f6a00;
L_000001ffb13f62f0 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410bc8;
L_000001ffb13f6430 .cmp/eq 12, v000001ffb13dce00_0, L_000001ffb1410c10;
S_000001ffb13c2ad0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ffb13c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ffb13db6c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13db6f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13db730 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13db768 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13db7a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13db7d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13db810 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13db848 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13db880 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13db8b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13db8f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13db928 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13db960 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13db998 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13db9d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13dba08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13dba40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13dba78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13dbab0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13dbae8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13dbb20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13dbb58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13dbb90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13dbbc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13dbc00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13cb310_0 .var "Immed", 31 0;
v000001ffb13cc710_0 .net "Inst", 31 0, v000001ffb13cf410_0;  alias, 1 drivers
v000001ffb13cb450_0 .net "opcode", 11 0, v000001ffb13dce00_0;  alias, 1 drivers
E_000001ffb133cb00 .event anyedge, v000001ffb13c3ce0_0, v000001ffb13cc710_0;
S_000001ffb13c11d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ffb13c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ffb13cd9d0_0 .var "Read_data1", 31 0;
v000001ffb13ce0b0_0 .var "Read_data2", 31 0;
v000001ffb13cf0f0_0 .net "Read_reg1", 4 0, v000001ffb13de2a0_0;  alias, 1 drivers
v000001ffb13cdd90_0 .net "Read_reg2", 4 0, v000001ffb13dd800_0;  alias, 1 drivers
v000001ffb13cefb0_0 .net "Write_data", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13cd7f0_0 .net "Write_en", 0 0, v000001ffb13e1040_0;  alias, 1 drivers
v000001ffb13cee70_0 .net "Write_reg", 4 0, v000001ffb13e01e0_0;  alias, 1 drivers
v000001ffb13cd890_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13cd570_0 .var/i "i", 31 0;
v000001ffb13ce6f0 .array "reg_file", 0 31, 31 0;
v000001ffb13ccb70_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133cd40 .event posedge, v000001ffb13c8e30_0;
S_000001ffb13c2490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ffb13c11d0;
 .timescale 0 0;
v000001ffb13cce90_0 .var/i "i", 31 0;
S_000001ffb13c2c60 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ffb13dbc40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13dbc78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13dbcb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13dbce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13dbd20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13dbd58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13dbd90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13dbdc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13dbe00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13dbe38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13dbe70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13dbea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13dbee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13dbf18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13dbf50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13dbf88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13dbfc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13dbff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13dc030 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13dc068 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13dc0a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13dc0d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13dc110 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13dc148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13dc180 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13cf410_0 .var "ID_INST", 31 0;
v000001ffb13cf550_0 .var "ID_PC", 31 0;
v000001ffb13dce00_0 .var "ID_opcode", 11 0;
v000001ffb13de700_0 .var "ID_rd_ind", 4 0;
v000001ffb13de2a0_0 .var "ID_rs1_ind", 4 0;
v000001ffb13dd800_0 .var "ID_rs2_ind", 4 0;
v000001ffb13de520_0 .net "IF_FLUSH", 0 0, v000001ffb13cb4f0_0;  alias, 1 drivers
v000001ffb13dcc20_0 .net "IF_INST", 31 0, L_000001ffb13f67d0;  alias, 1 drivers
v000001ffb13dc360_0 .net "IF_PC", 31 0, v000001ffb13dd1c0_0;  alias, 1 drivers
v000001ffb13ddda0_0 .net "clk", 0 0, L_000001ffb13f6840;  1 drivers
v000001ffb13dcf40_0 .net "if_id_Write", 0 0, v000001ffb13cbdb0_0;  alias, 1 drivers
v000001ffb13dd440_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133cec0 .event posedge, v000001ffb13b64d0_0, v000001ffb13ddda0_0;
S_000001ffb13c1040 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ffb13dfc40_0 .net "EX1_PFC", 31 0, L_000001ffb13f00d0;  alias, 1 drivers
v000001ffb13df740_0 .net "EX2_PFC", 31 0, v000001ffb13c6800_0;  alias, 1 drivers
v000001ffb13e05a0_0 .net "ID_PFC", 31 0, L_000001ffb13f37d0;  alias, 1 drivers
v000001ffb13e0000_0 .net "PC_src", 2 0, L_000001ffb13f4f90;  alias, 1 drivers
v000001ffb13df060_0 .net "PC_write", 0 0, v000001ffb13cb630_0;  alias, 1 drivers
L_000001ffb1410088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ffb13dfa60_0 .net/2u *"_ivl_0", 31 0, L_000001ffb1410088;  1 drivers
v000001ffb13e06e0_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13df4c0_0 .net "inst", 31 0, L_000001ffb13f67d0;  alias, 1 drivers
v000001ffb13df7e0_0 .net "inst_mem_in", 31 0, v000001ffb13dd1c0_0;  alias, 1 drivers
v000001ffb13df2e0_0 .net "pc_reg_in", 31 0, L_000001ffb13f8280;  1 drivers
v000001ffb13df380_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
L_000001ffb13f4130 .arith/sum 32, v000001ffb13dd1c0_0, L_000001ffb1410088;
S_000001ffb13c1e50 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ffb13c1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ffb13f67d0 .functor BUFZ 32, L_000001ffb13f5b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13dcb80_0 .net "Data_Out", 31 0, L_000001ffb13f67d0;  alias, 1 drivers
v000001ffb13dcfe0 .array "InstMem", 0 1023, 31 0;
v000001ffb13dc540_0 .net *"_ivl_0", 31 0, L_000001ffb13f5b70;  1 drivers
v000001ffb13dda80_0 .net *"_ivl_3", 9 0, L_000001ffb13f5350;  1 drivers
v000001ffb13dde40_0 .net *"_ivl_4", 11 0, L_000001ffb13f5210;  1 drivers
L_000001ffb14101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffb13ddc60_0 .net *"_ivl_7", 1 0, L_000001ffb14101a8;  1 drivers
v000001ffb13dc400_0 .net "addr", 31 0, v000001ffb13dd1c0_0;  alias, 1 drivers
v000001ffb13dd080_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13dc220_0 .var/i "i", 31 0;
L_000001ffb13f5b70 .array/port v000001ffb13dcfe0, L_000001ffb13f5210;
L_000001ffb13f5350 .part v000001ffb13dd1c0_0, 0, 10;
L_000001ffb13f5210 .concat [ 10 2 0 0], L_000001ffb13f5350, L_000001ffb14101a8;
S_000001ffb13c1360 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ffb13c1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ffb133d440 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ffb13dc2c0_0 .net "DataIn", 31 0, L_000001ffb13f8280;  alias, 1 drivers
v000001ffb13dd1c0_0 .var "DataOut", 31 0;
v000001ffb13de660_0 .net "PC_Write", 0 0, v000001ffb13cb630_0;  alias, 1 drivers
v000001ffb13dd4e0_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13dcea0_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
S_000001ffb13c2620 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ffb13c1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ffb133d080 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ffb1333710 .functor NOT 1, L_000001ffb13f4c70, C4<0>, C4<0>, C4<0>;
L_000001ffb1333780 .functor NOT 1, L_000001ffb13f5990, C4<0>, C4<0>, C4<0>;
L_000001ffb13337f0 .functor AND 1, L_000001ffb1333710, L_000001ffb1333780, C4<1>, C4<1>;
L_000001ffb12cd7d0 .functor NOT 1, L_000001ffb13f4950, C4<0>, C4<0>, C4<0>;
L_000001ffb12cd370 .functor AND 1, L_000001ffb13337f0, L_000001ffb12cd7d0, C4<1>, C4<1>;
L_000001ffb12cd840 .functor AND 32, L_000001ffb13f48b0, L_000001ffb13f4130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb12cdb50 .functor NOT 1, L_000001ffb13f53f0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f86e0 .functor NOT 1, L_000001ffb13f5490, C4<0>, C4<0>, C4<0>;
L_000001ffb13f84b0 .functor AND 1, L_000001ffb12cdb50, L_000001ffb13f86e0, C4<1>, C4<1>;
L_000001ffb13f83d0 .functor AND 1, L_000001ffb13f84b0, L_000001ffb13f4590, C4<1>, C4<1>;
L_000001ffb13f8440 .functor AND 32, L_000001ffb13f50d0, L_000001ffb13f37d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f8520 .functor OR 32, L_000001ffb12cd840, L_000001ffb13f8440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb13f8670 .functor NOT 1, L_000001ffb13f3af0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f8590 .functor AND 1, L_000001ffb13f8670, L_000001ffb13f4d10, C4<1>, C4<1>;
L_000001ffb13f8600 .functor NOT 1, L_000001ffb13f5670, C4<0>, C4<0>, C4<0>;
L_000001ffb13f79c0 .functor AND 1, L_000001ffb13f8590, L_000001ffb13f8600, C4<1>, C4<1>;
L_000001ffb13f7950 .functor AND 32, L_000001ffb13f3c30, v000001ffb13dd1c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f7e90 .functor OR 32, L_000001ffb13f8520, L_000001ffb13f7950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb13f7f70 .functor NOT 1, L_000001ffb13f4db0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f6fb0 .functor AND 1, L_000001ffb13f7f70, L_000001ffb13f3b90, C4<1>, C4<1>;
L_000001ffb13f6b50 .functor AND 1, L_000001ffb13f6fb0, L_000001ffb13f5ad0, C4<1>, C4<1>;
L_000001ffb13f72c0 .functor AND 32, L_000001ffb13f4310, L_000001ffb13f00d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f7640 .functor OR 32, L_000001ffb13f7e90, L_000001ffb13f72c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffb13f75d0 .functor NOT 1, L_000001ffb13f39b0, C4<0>, C4<0>, C4<0>;
L_000001ffb13f8050 .functor AND 1, L_000001ffb13f49f0, L_000001ffb13f75d0, C4<1>, C4<1>;
L_000001ffb13f7480 .functor NOT 1, L_000001ffb13f3a50, C4<0>, C4<0>, C4<0>;
L_000001ffb13f7f00 .functor AND 1, L_000001ffb13f8050, L_000001ffb13f7480, C4<1>, C4<1>;
L_000001ffb13f8210 .functor AND 32, L_000001ffb13f5530, v000001ffb13c6800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb13f8280 .functor OR 32, L_000001ffb13f7640, L_000001ffb13f8210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13dd580_0 .net *"_ivl_1", 0 0, L_000001ffb13f4c70;  1 drivers
v000001ffb13dd120_0 .net *"_ivl_11", 0 0, L_000001ffb13f4950;  1 drivers
v000001ffb13dd9e0_0 .net *"_ivl_12", 0 0, L_000001ffb12cd7d0;  1 drivers
v000001ffb13de340_0 .net *"_ivl_14", 0 0, L_000001ffb12cd370;  1 drivers
v000001ffb13dc4a0_0 .net *"_ivl_16", 31 0, L_000001ffb13f48b0;  1 drivers
v000001ffb13de840_0 .net *"_ivl_18", 31 0, L_000001ffb12cd840;  1 drivers
v000001ffb13dc5e0_0 .net *"_ivl_2", 0 0, L_000001ffb1333710;  1 drivers
v000001ffb13dd260_0 .net *"_ivl_21", 0 0, L_000001ffb13f53f0;  1 drivers
v000001ffb13dc860_0 .net *"_ivl_22", 0 0, L_000001ffb12cdb50;  1 drivers
v000001ffb13dc7c0_0 .net *"_ivl_25", 0 0, L_000001ffb13f5490;  1 drivers
v000001ffb13dd3a0_0 .net *"_ivl_26", 0 0, L_000001ffb13f86e0;  1 drivers
v000001ffb13ddd00_0 .net *"_ivl_28", 0 0, L_000001ffb13f84b0;  1 drivers
v000001ffb13dc680_0 .net *"_ivl_31", 0 0, L_000001ffb13f4590;  1 drivers
v000001ffb13dc720_0 .net *"_ivl_32", 0 0, L_000001ffb13f83d0;  1 drivers
v000001ffb13dd760_0 .net *"_ivl_34", 31 0, L_000001ffb13f50d0;  1 drivers
v000001ffb13de0c0_0 .net *"_ivl_36", 31 0, L_000001ffb13f8440;  1 drivers
v000001ffb13dd300_0 .net *"_ivl_38", 31 0, L_000001ffb13f8520;  1 drivers
v000001ffb13dca40_0 .net *"_ivl_41", 0 0, L_000001ffb13f3af0;  1 drivers
v000001ffb13dc900_0 .net *"_ivl_42", 0 0, L_000001ffb13f8670;  1 drivers
v000001ffb13dd620_0 .net *"_ivl_45", 0 0, L_000001ffb13f4d10;  1 drivers
v000001ffb13dd6c0_0 .net *"_ivl_46", 0 0, L_000001ffb13f8590;  1 drivers
v000001ffb13ddb20_0 .net *"_ivl_49", 0 0, L_000001ffb13f5670;  1 drivers
v000001ffb13de8e0_0 .net *"_ivl_5", 0 0, L_000001ffb13f5990;  1 drivers
v000001ffb13dc9a0_0 .net *"_ivl_50", 0 0, L_000001ffb13f8600;  1 drivers
v000001ffb13dd8a0_0 .net *"_ivl_52", 0 0, L_000001ffb13f79c0;  1 drivers
v000001ffb13ddbc0_0 .net *"_ivl_54", 31 0, L_000001ffb13f3c30;  1 drivers
v000001ffb13dcae0_0 .net *"_ivl_56", 31 0, L_000001ffb13f7950;  1 drivers
v000001ffb13ddee0_0 .net *"_ivl_58", 31 0, L_000001ffb13f7e90;  1 drivers
v000001ffb13de7a0_0 .net *"_ivl_6", 0 0, L_000001ffb1333780;  1 drivers
v000001ffb13dccc0_0 .net *"_ivl_61", 0 0, L_000001ffb13f4db0;  1 drivers
v000001ffb13dcd60_0 .net *"_ivl_62", 0 0, L_000001ffb13f7f70;  1 drivers
v000001ffb13ddf80_0 .net *"_ivl_65", 0 0, L_000001ffb13f3b90;  1 drivers
v000001ffb13de020_0 .net *"_ivl_66", 0 0, L_000001ffb13f6fb0;  1 drivers
v000001ffb13de160_0 .net *"_ivl_69", 0 0, L_000001ffb13f5ad0;  1 drivers
v000001ffb13de980_0 .net *"_ivl_70", 0 0, L_000001ffb13f6b50;  1 drivers
v000001ffb13de200_0 .net *"_ivl_72", 31 0, L_000001ffb13f4310;  1 drivers
v000001ffb13de3e0_0 .net *"_ivl_74", 31 0, L_000001ffb13f72c0;  1 drivers
v000001ffb13de480_0 .net *"_ivl_76", 31 0, L_000001ffb13f7640;  1 drivers
v000001ffb13de5c0_0 .net *"_ivl_79", 0 0, L_000001ffb13f49f0;  1 drivers
v000001ffb13e0320_0 .net *"_ivl_8", 0 0, L_000001ffb13337f0;  1 drivers
v000001ffb13e0f00_0 .net *"_ivl_81", 0 0, L_000001ffb13f39b0;  1 drivers
v000001ffb13e0aa0_0 .net *"_ivl_82", 0 0, L_000001ffb13f75d0;  1 drivers
v000001ffb13e03c0_0 .net *"_ivl_84", 0 0, L_000001ffb13f8050;  1 drivers
v000001ffb13e10e0_0 .net *"_ivl_87", 0 0, L_000001ffb13f3a50;  1 drivers
v000001ffb13e0460_0 .net *"_ivl_88", 0 0, L_000001ffb13f7480;  1 drivers
v000001ffb13e08c0_0 .net *"_ivl_90", 0 0, L_000001ffb13f7f00;  1 drivers
v000001ffb13df560_0 .net *"_ivl_92", 31 0, L_000001ffb13f5530;  1 drivers
v000001ffb13df600_0 .net *"_ivl_94", 31 0, L_000001ffb13f8210;  1 drivers
v000001ffb13dfec0_0 .net "ina", 31 0, L_000001ffb13f4130;  1 drivers
v000001ffb13e0280_0 .net "inb", 31 0, L_000001ffb13f37d0;  alias, 1 drivers
v000001ffb13df6a0_0 .net "inc", 31 0, v000001ffb13dd1c0_0;  alias, 1 drivers
v000001ffb13e0be0_0 .net "ind", 31 0, L_000001ffb13f00d0;  alias, 1 drivers
v000001ffb13e0500_0 .net "ine", 31 0, v000001ffb13c6800_0;  alias, 1 drivers
L_000001ffb14100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13ded40_0 .net "inf", 31 0, L_000001ffb14100d0;  1 drivers
L_000001ffb1410118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13dff60_0 .net "ing", 31 0, L_000001ffb1410118;  1 drivers
L_000001ffb1410160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffb13df420_0 .net "inh", 31 0, L_000001ffb1410160;  1 drivers
v000001ffb13dfb00_0 .net "out", 31 0, L_000001ffb13f8280;  alias, 1 drivers
v000001ffb13e0b40_0 .net "sel", 2 0, L_000001ffb13f4f90;  alias, 1 drivers
L_000001ffb13f4c70 .part L_000001ffb13f4f90, 2, 1;
L_000001ffb13f5990 .part L_000001ffb13f4f90, 1, 1;
L_000001ffb13f4950 .part L_000001ffb13f4f90, 0, 1;
LS_000001ffb13f48b0_0_0 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_4 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_8 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_12 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_16 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_20 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_24 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_0_28 .concat [ 1 1 1 1], L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370, L_000001ffb12cd370;
LS_000001ffb13f48b0_1_0 .concat [ 4 4 4 4], LS_000001ffb13f48b0_0_0, LS_000001ffb13f48b0_0_4, LS_000001ffb13f48b0_0_8, LS_000001ffb13f48b0_0_12;
LS_000001ffb13f48b0_1_4 .concat [ 4 4 4 4], LS_000001ffb13f48b0_0_16, LS_000001ffb13f48b0_0_20, LS_000001ffb13f48b0_0_24, LS_000001ffb13f48b0_0_28;
L_000001ffb13f48b0 .concat [ 16 16 0 0], LS_000001ffb13f48b0_1_0, LS_000001ffb13f48b0_1_4;
L_000001ffb13f53f0 .part L_000001ffb13f4f90, 2, 1;
L_000001ffb13f5490 .part L_000001ffb13f4f90, 1, 1;
L_000001ffb13f4590 .part L_000001ffb13f4f90, 0, 1;
LS_000001ffb13f50d0_0_0 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_4 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_8 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_12 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_16 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_20 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_24 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_0_28 .concat [ 1 1 1 1], L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0, L_000001ffb13f83d0;
LS_000001ffb13f50d0_1_0 .concat [ 4 4 4 4], LS_000001ffb13f50d0_0_0, LS_000001ffb13f50d0_0_4, LS_000001ffb13f50d0_0_8, LS_000001ffb13f50d0_0_12;
LS_000001ffb13f50d0_1_4 .concat [ 4 4 4 4], LS_000001ffb13f50d0_0_16, LS_000001ffb13f50d0_0_20, LS_000001ffb13f50d0_0_24, LS_000001ffb13f50d0_0_28;
L_000001ffb13f50d0 .concat [ 16 16 0 0], LS_000001ffb13f50d0_1_0, LS_000001ffb13f50d0_1_4;
L_000001ffb13f3af0 .part L_000001ffb13f4f90, 2, 1;
L_000001ffb13f4d10 .part L_000001ffb13f4f90, 1, 1;
L_000001ffb13f5670 .part L_000001ffb13f4f90, 0, 1;
LS_000001ffb13f3c30_0_0 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_4 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_8 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_12 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_16 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_20 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_24 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_0_28 .concat [ 1 1 1 1], L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0, L_000001ffb13f79c0;
LS_000001ffb13f3c30_1_0 .concat [ 4 4 4 4], LS_000001ffb13f3c30_0_0, LS_000001ffb13f3c30_0_4, LS_000001ffb13f3c30_0_8, LS_000001ffb13f3c30_0_12;
LS_000001ffb13f3c30_1_4 .concat [ 4 4 4 4], LS_000001ffb13f3c30_0_16, LS_000001ffb13f3c30_0_20, LS_000001ffb13f3c30_0_24, LS_000001ffb13f3c30_0_28;
L_000001ffb13f3c30 .concat [ 16 16 0 0], LS_000001ffb13f3c30_1_0, LS_000001ffb13f3c30_1_4;
L_000001ffb13f4db0 .part L_000001ffb13f4f90, 2, 1;
L_000001ffb13f3b90 .part L_000001ffb13f4f90, 1, 1;
L_000001ffb13f5ad0 .part L_000001ffb13f4f90, 0, 1;
LS_000001ffb13f4310_0_0 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_4 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_8 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_12 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_16 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_20 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_24 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_0_28 .concat [ 1 1 1 1], L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50, L_000001ffb13f6b50;
LS_000001ffb13f4310_1_0 .concat [ 4 4 4 4], LS_000001ffb13f4310_0_0, LS_000001ffb13f4310_0_4, LS_000001ffb13f4310_0_8, LS_000001ffb13f4310_0_12;
LS_000001ffb13f4310_1_4 .concat [ 4 4 4 4], LS_000001ffb13f4310_0_16, LS_000001ffb13f4310_0_20, LS_000001ffb13f4310_0_24, LS_000001ffb13f4310_0_28;
L_000001ffb13f4310 .concat [ 16 16 0 0], LS_000001ffb13f4310_1_0, LS_000001ffb13f4310_1_4;
L_000001ffb13f49f0 .part L_000001ffb13f4f90, 2, 1;
L_000001ffb13f39b0 .part L_000001ffb13f4f90, 1, 1;
L_000001ffb13f3a50 .part L_000001ffb13f4f90, 0, 1;
LS_000001ffb13f5530_0_0 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_4 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_8 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_12 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_16 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_20 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_24 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_0_28 .concat [ 1 1 1 1], L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00, L_000001ffb13f7f00;
LS_000001ffb13f5530_1_0 .concat [ 4 4 4 4], LS_000001ffb13f5530_0_0, LS_000001ffb13f5530_0_4, LS_000001ffb13f5530_0_8, LS_000001ffb13f5530_0_12;
LS_000001ffb13f5530_1_4 .concat [ 4 4 4 4], LS_000001ffb13f5530_0_16, LS_000001ffb13f5530_0_20, LS_000001ffb13f5530_0_24, LS_000001ffb13f5530_0_28;
L_000001ffb13f5530 .concat [ 16 16 0 0], LS_000001ffb13f5530_1_0, LS_000001ffb13f5530_1_4;
S_000001ffb13c1b30 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ffb13e0fa0_0 .net "Write_Data", 31 0, v000001ffb13b6570_0;  alias, 1 drivers
v000001ffb13e0820_0 .net "addr", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13df9c0_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13e0960_0 .net "mem_out", 31 0, v000001ffb13dfd80_0;  alias, 1 drivers
v000001ffb13e0a00_0 .net "mem_read", 0 0, v000001ffb13b6750_0;  alias, 1 drivers
v000001ffb13dee80_0 .net "mem_write", 0 0, v000001ffb13b5c10_0;  alias, 1 drivers
S_000001ffb13c1fe0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ffb13c1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ffb13e0c80 .array "DataMem", 1023 0, 31 0;
v000001ffb13e0780_0 .net "Data_In", 31 0, v000001ffb13b6570_0;  alias, 1 drivers
v000001ffb13dfd80_0 .var "Data_Out", 31 0;
v000001ffb13dea20_0 .net "Write_en", 0 0, v000001ffb13b5c10_0;  alias, 1 drivers
v000001ffb13df880_0 .net "addr", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13df920_0 .net "clk", 0 0, L_000001ffb1333160;  alias, 1 drivers
v000001ffb13e0640_0 .var/i "i", 31 0;
S_000001ffb13c2170 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ffb13ee1f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ffb13ee228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ffb13ee260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ffb13ee298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ffb13ee2d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ffb13ee308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ffb13ee340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ffb13ee378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ffb13ee3b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ffb13ee3e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ffb13ee420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ffb13ee458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ffb13ee490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ffb13ee4c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ffb13ee500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ffb13ee538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ffb13ee570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ffb13ee5a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ffb13ee5e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ffb13ee618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ffb13ee650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ffb13ee688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ffb13ee6c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ffb13ee6f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ffb13ee730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ffb13e0d20_0 .net "MEM_ALU_OUT", 31 0, v000001ffb13b6e30_0;  alias, 1 drivers
v000001ffb13dfce0_0 .net "MEM_Data_mem_out", 31 0, v000001ffb13dfd80_0;  alias, 1 drivers
v000001ffb13e0dc0_0 .net "MEM_memread", 0 0, v000001ffb13b6750_0;  alias, 1 drivers
v000001ffb13dede0_0 .net "MEM_opcode", 11 0, v000001ffb13b6bb0_0;  alias, 1 drivers
v000001ffb13e00a0_0 .net "MEM_rd_ind", 4 0, v000001ffb13b6c50_0;  alias, 1 drivers
v000001ffb13def20_0 .net "MEM_rd_indzero", 0 0, v000001ffb13b69d0_0;  alias, 1 drivers
v000001ffb13dfba0_0 .net "MEM_regwrite", 0 0, v000001ffb13b5990_0;  alias, 1 drivers
v000001ffb13dfe20_0 .var "WB_ALU_OUT", 31 0;
v000001ffb13e0140_0 .var "WB_Data_mem_out", 31 0;
v000001ffb13e0e60_0 .var "WB_memread", 0 0;
v000001ffb13e01e0_0 .var "WB_rd_ind", 4 0;
v000001ffb13deb60_0 .var "WB_rd_indzero", 0 0;
v000001ffb13e1040_0 .var "WB_regwrite", 0 0;
v000001ffb13e1180_0 .net "clk", 0 0, L_000001ffb140d2a0;  1 drivers
v000001ffb13deac0_0 .var "hlt", 0 0;
v000001ffb13dec00_0 .net "rst", 0 0, v000001ffb13f1750_0;  alias, 1 drivers
E_000001ffb133d0c0 .event posedge, v000001ffb13b64d0_0, v000001ffb13e1180_0;
S_000001ffb13c27b0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001ffb1189f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ffb140c4a0 .functor AND 32, v000001ffb13e0140_0, L_000001ffb1462a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb140c510 .functor NOT 1, v000001ffb13e0e60_0, C4<0>, C4<0>, C4<0>;
L_000001ffb140c580 .functor AND 32, v000001ffb13dfe20_0, L_000001ffb1463cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ffb1478d40 .functor OR 32, L_000001ffb140c4a0, L_000001ffb140c580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffb13deca0_0 .net "Write_Data_RegFile", 31 0, L_000001ffb1478d40;  alias, 1 drivers
v000001ffb13defc0_0 .net *"_ivl_0", 31 0, L_000001ffb1462a10;  1 drivers
v000001ffb13df100_0 .net *"_ivl_2", 31 0, L_000001ffb140c4a0;  1 drivers
v000001ffb13df1a0_0 .net *"_ivl_4", 0 0, L_000001ffb140c510;  1 drivers
v000001ffb13df240_0 .net *"_ivl_6", 31 0, L_000001ffb1463cd0;  1 drivers
v000001ffb13e38e0_0 .net *"_ivl_8", 31 0, L_000001ffb140c580;  1 drivers
v000001ffb13e1680_0 .net "alu_out", 31 0, v000001ffb13dfe20_0;  alias, 1 drivers
v000001ffb13e2300_0 .net "mem_out", 31 0, v000001ffb13e0140_0;  alias, 1 drivers
v000001ffb13e1c20_0 .net "mem_read", 0 0, v000001ffb13e0e60_0;  alias, 1 drivers
LS_000001ffb1462a10_0_0 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_4 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_8 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_12 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_16 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_20 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_24 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_0_28 .concat [ 1 1 1 1], v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0, v000001ffb13e0e60_0;
LS_000001ffb1462a10_1_0 .concat [ 4 4 4 4], LS_000001ffb1462a10_0_0, LS_000001ffb1462a10_0_4, LS_000001ffb1462a10_0_8, LS_000001ffb1462a10_0_12;
LS_000001ffb1462a10_1_4 .concat [ 4 4 4 4], LS_000001ffb1462a10_0_16, LS_000001ffb1462a10_0_20, LS_000001ffb1462a10_0_24, LS_000001ffb1462a10_0_28;
L_000001ffb1462a10 .concat [ 16 16 0 0], LS_000001ffb1462a10_1_0, LS_000001ffb1462a10_1_4;
LS_000001ffb1463cd0_0_0 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_4 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_8 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_12 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_16 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_20 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_24 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_0_28 .concat [ 1 1 1 1], L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510, L_000001ffb140c510;
LS_000001ffb1463cd0_1_0 .concat [ 4 4 4 4], LS_000001ffb1463cd0_0_0, LS_000001ffb1463cd0_0_4, LS_000001ffb1463cd0_0_8, LS_000001ffb1463cd0_0_12;
LS_000001ffb1463cd0_1_4 .concat [ 4 4 4 4], LS_000001ffb1463cd0_0_16, LS_000001ffb1463cd0_0_20, LS_000001ffb1463cd0_0_24, LS_000001ffb1463cd0_0_28;
L_000001ffb1463cd0 .concat [ 16 16 0 0], LS_000001ffb1463cd0_1_0, LS_000001ffb1463cd0_1_4;
    .scope S_000001ffb13c1360;
T_0 ;
    %wait E_000001ffb133ce80;
    %load/vec4 v000001ffb13dcea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ffb13dd1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ffb13de660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ffb13dc2c0_0;
    %assign/vec4 v000001ffb13dd1c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ffb13c1e50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13dc220_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ffb13dc220_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffb13dc220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %load/vec4 v000001ffb13dc220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffb13dc220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13dcfe0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ffb13c2c60;
T_2 ;
    %wait E_000001ffb133cec0;
    %load/vec4 v000001ffb13dd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ffb13cf550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13cf410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13de700_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13dd800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13de2a0_0, 0;
    %assign/vec4 v000001ffb13dce00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ffb13dcf40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ffb13de520_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ffb13cf550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13cf410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13de700_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13dd800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13de2a0_0, 0;
    %assign/vec4 v000001ffb13dce00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ffb13dcf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ffb13dcc20_0;
    %assign/vec4 v000001ffb13cf410_0, 0;
    %load/vec4 v000001ffb13dc360_0;
    %assign/vec4 v000001ffb13cf550_0, 0;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ffb13dd800_0, 0;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffb13dce00_0, 4, 5;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffb13dce00_0, 4, 5;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ffb13de2a0_0, 0;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ffb13de700_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ffb13de700_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ffb13dcc20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ffb13de700_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ffb13c11d0;
T_3 ;
    %wait E_000001ffb133ce80;
    %load/vec4 v000001ffb13ccb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13cd570_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ffb13cd570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffb13cd570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13ce6f0, 0, 4;
    %load/vec4 v000001ffb13cd570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffb13cd570_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ffb13cee70_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ffb13cd7f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ffb13cefb0_0;
    %load/vec4 v000001ffb13cee70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13ce6f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13ce6f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ffb13c11d0;
T_4 ;
    %wait E_000001ffb133cd40;
    %load/vec4 v000001ffb13cee70_0;
    %load/vec4 v000001ffb13cf0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ffb13cee70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ffb13cd7f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ffb13cefb0_0;
    %assign/vec4 v000001ffb13cd9d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ffb13cf0f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ffb13ce6f0, 4;
    %assign/vec4 v000001ffb13cd9d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ffb13c11d0;
T_5 ;
    %wait E_000001ffb133cd40;
    %load/vec4 v000001ffb13cee70_0;
    %load/vec4 v000001ffb13cdd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ffb13cee70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ffb13cd7f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ffb13cefb0_0;
    %assign/vec4 v000001ffb13ce0b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ffb13cdd90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ffb13ce6f0, 4;
    %assign/vec4 v000001ffb13ce0b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ffb13c11d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ffb13c2490;
    %jmp t_0;
    .scope S_000001ffb13c2490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13cce90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ffb13cce90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ffb13cce90_0;
    %ix/getv/s 4, v000001ffb13cce90_0;
    %load/vec4a v000001ffb13ce6f0, 4;
    %ix/getv/s 4, v000001ffb13cce90_0;
    %load/vec4a v000001ffb13ce6f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ffb13cce90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffb13cce90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ffb13c11d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ffb13c2ad0;
T_7 ;
    %wait E_000001ffb133cb00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13cb310_0, 0, 32;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ffb13cc710_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ffb13cb310_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ffb13cc710_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ffb13cb310_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13cb450_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001ffb13cc710_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ffb13cc710_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ffb13cb310_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ffb13c2940;
T_8 ;
    %wait E_000001ffb133ce80;
    %load/vec4 v000001ffb13c9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ffb13c86b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ffb13c86b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ffb13c9010_0;
    %load/vec4 v000001ffb13c8250_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ffb13c9010_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ffb13c2940;
T_9 ;
    %wait E_000001ffb133ce80;
    %load/vec4 v000001ffb13c9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c9790_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ffb13c8ed0_0;
    %assign/vec4 v000001ffb13c9790_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ffb13c1680;
T_10 ;
    %wait E_000001ffb133d040;
    %load/vec4 v000001ffb13ca410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cb630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cbdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cb4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13c7f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13c8110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ffb13ca2d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ffb13c8390_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ffb13c8610_0;
    %load/vec4 v000001ffb13c82f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ffb13c8890_0;
    %load/vec4 v000001ffb13c82f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ffb13c7e90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ffb13c7c10_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ffb13c8610_0;
    %load/vec4 v000001ffb13c7b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ffb13c8890_0;
    %load/vec4 v000001ffb13c7b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cb630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cbdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cb4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13c7f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c8110_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ffb13c84d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cb630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cbdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cb4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c7f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c8110_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cb630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffb13cbdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13cb4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c7f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13c8110_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ffb13c19a0;
T_11 ;
    %wait E_000001ffb133d7c0;
    %load/vec4 v000001ffb13c3380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c3880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c41e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c54a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c4140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c43c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c45a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c55e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c3600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c5720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c57c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c50e0_0, 0;
    %assign/vec4 v000001ffb13c37e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ffb13c3c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ffb13c3ce0_0;
    %assign/vec4 v000001ffb13c37e0_0, 0;
    %load/vec4 v000001ffb13c5400_0;
    %assign/vec4 v000001ffb13c50e0_0, 0;
    %load/vec4 v000001ffb13c31a0_0;
    %assign/vec4 v000001ffb13c57c0_0, 0;
    %load/vec4 v000001ffb13c5180_0;
    %assign/vec4 v000001ffb13c5720_0, 0;
    %load/vec4 v000001ffb13c4640_0;
    %assign/vec4 v000001ffb13c3600_0, 0;
    %load/vec4 v000001ffb13c3060_0;
    %assign/vec4 v000001ffb13c55e0_0, 0;
    %load/vec4 v000001ffb13c3100_0;
    %assign/vec4 v000001ffb13c45a0_0, 0;
    %load/vec4 v000001ffb13c39c0_0;
    %assign/vec4 v000001ffb13c43c0_0, 0;
    %load/vec4 v000001ffb13c4aa0_0;
    %assign/vec4 v000001ffb13c4dc0_0, 0;
    %load/vec4 v000001ffb13c5040_0;
    %assign/vec4 v000001ffb13c4960_0, 0;
    %load/vec4 v000001ffb13c46e0_0;
    %assign/vec4 v000001ffb13c4140_0, 0;
    %load/vec4 v000001ffb13c3d80_0;
    %assign/vec4 v000001ffb13c4320_0, 0;
    %load/vec4 v000001ffb13c36a0_0;
    %assign/vec4 v000001ffb13c54a0_0, 0;
    %load/vec4 v000001ffb13c48c0_0;
    %assign/vec4 v000001ffb13c5360_0, 0;
    %load/vec4 v000001ffb13c4e60_0;
    %assign/vec4 v000001ffb13c41e0_0, 0;
    %load/vec4 v000001ffb13c4a00_0;
    %assign/vec4 v000001ffb13c4500_0, 0;
    %load/vec4 v000001ffb13c4f00_0;
    %assign/vec4 v000001ffb13c5540_0, 0;
    %load/vec4 v000001ffb13c4780_0;
    %assign/vec4 v000001ffb13c52c0_0, 0;
    %load/vec4 v000001ffb13c5220_0;
    %assign/vec4 v000001ffb13c3880_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c3880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c41e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c54a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c4140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c43c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c45a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c55e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c3600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c5720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c57c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c50e0_0, 0;
    %assign/vec4 v000001ffb13c37e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ffb13c1810;
T_12 ;
    %wait E_000001ffb133d180;
    %load/vec4 v000001ffb13c8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c5a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c61c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c66c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c6580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c68a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c6760_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ffb13c69e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c5b80_0, 0;
    %assign/vec4 v000001ffb13c5ae0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ffb13c7cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ffb13c3420_0;
    %assign/vec4 v000001ffb13c5ae0_0, 0;
    %load/vec4 v000001ffb13c34c0_0;
    %assign/vec4 v000001ffb13c5b80_0, 0;
    %load/vec4 v000001ffb13c6e40_0;
    %assign/vec4 v000001ffb13c69e0_0, 0;
    %load/vec4 v000001ffb13c5e00_0;
    %assign/vec4 v000001ffb13c6760_0, 0;
    %load/vec4 v000001ffb13c6ee0_0;
    %assign/vec4 v000001ffb13c68a0_0, 0;
    %load/vec4 v000001ffb13c5ea0_0;
    %assign/vec4 v000001ffb13c6580_0, 0;
    %load/vec4 v000001ffb13c3560_0;
    %assign/vec4 v000001ffb13c6260_0, 0;
    %load/vec4 v000001ffb13c6440_0;
    %assign/vec4 v000001ffb13c66c0_0, 0;
    %load/vec4 v000001ffb13c5860_0;
    %assign/vec4 v000001ffb13c6bc0_0, 0;
    %load/vec4 v000001ffb13c6120_0;
    %assign/vec4 v000001ffb13c6620_0, 0;
    %load/vec4 v000001ffb13c5f40_0;
    %assign/vec4 v000001ffb13c5d60_0, 0;
    %load/vec4 v000001ffb13c6940_0;
    %assign/vec4 v000001ffb13c6d00_0, 0;
    %load/vec4 v000001ffb13c63a0_0;
    %assign/vec4 v000001ffb13c64e0_0, 0;
    %load/vec4 v000001ffb13c6b20_0;
    %assign/vec4 v000001ffb13c6300_0, 0;
    %load/vec4 v000001ffb13c59a0_0;
    %assign/vec4 v000001ffb13c6080_0, 0;
    %load/vec4 v000001ffb13c5cc0_0;
    %assign/vec4 v000001ffb13c5900_0, 0;
    %load/vec4 v000001ffb13c6da0_0;
    %assign/vec4 v000001ffb13c61c0_0, 0;
    %load/vec4 v000001ffb13c5c20_0;
    %assign/vec4 v000001ffb13c6c60_0, 0;
    %load/vec4 v000001ffb13c3920_0;
    %assign/vec4 v000001ffb13c5a40_0, 0;
    %load/vec4 v000001ffb13c3740_0;
    %assign/vec4 v000001ffb13c6800_0, 0;
    %load/vec4 v000001ffb13c5fe0_0;
    %assign/vec4 v000001ffb13c6a80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c5a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c61c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c5d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13c6620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c66c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c6260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c6580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c68a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13c6760_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ffb13c69e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13c5b80_0, 0;
    %assign/vec4 v000001ffb13c5ae0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ffb11c0140;
T_13 ;
    %wait E_000001ffb133d700;
    %load/vec4 v000001ffb13b7e20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ffb13b8780_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ffb1179c30;
T_14 ;
    %wait E_000001ffb133d100;
    %load/vec4 v000001ffb13b8640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ffb13b94a0_0;
    %pad/u 33;
    %load/vec4 v000001ffb13b8aa0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ffb13b8aa0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ffb13b8b40_0;
    %load/vec4 v000001ffb13b8aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ffb13b94a0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ffb13b8aa0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ffb13b8aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %load/vec4 v000001ffb13b94a0_0;
    %ix/getv 4, v000001ffb13b8aa0_0;
    %shiftl 4;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ffb13b8aa0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ffb13b8b40_0;
    %load/vec4 v000001ffb13b8aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ffb13b94a0_0;
    %load/vec4 v000001ffb13b8aa0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ffb13b8aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %load/vec4 v000001ffb13b94a0_0;
    %ix/getv 4, v000001ffb13b8aa0_0;
    %shiftr 4;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %load/vec4 v000001ffb13b94a0_0;
    %load/vec4 v000001ffb13b8aa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb13b8b40_0, 0;
    %load/vec4 v000001ffb13b8aa0_0;
    %load/vec4 v000001ffb13b94a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ffb13b7420_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ffb11561c0;
T_15 ;
    %wait E_000001ffb133be00;
    %load/vec4 v000001ffb13b64d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ffb13b69d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13b5990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13b5c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13b6750_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ffb13b6bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13b6c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13b6570_0, 0;
    %assign/vec4 v000001ffb13b6e30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ffb12d6c70_0;
    %assign/vec4 v000001ffb13b6e30_0, 0;
    %load/vec4 v000001ffb13b62f0_0;
    %assign/vec4 v000001ffb13b6570_0, 0;
    %load/vec4 v000001ffb13b6430_0;
    %assign/vec4 v000001ffb13b6c50_0, 0;
    %load/vec4 v000001ffb12becb0_0;
    %assign/vec4 v000001ffb13b6bb0_0, 0;
    %load/vec4 v000001ffb12d5910_0;
    %assign/vec4 v000001ffb13b6750_0, 0;
    %load/vec4 v000001ffb12bec10_0;
    %assign/vec4 v000001ffb13b5c10_0, 0;
    %load/vec4 v000001ffb13b6110_0;
    %assign/vec4 v000001ffb13b5990_0, 0;
    %load/vec4 v000001ffb13b6b10_0;
    %assign/vec4 v000001ffb13b69d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ffb13c1fe0;
T_16 ;
    %wait E_000001ffb133cd40;
    %load/vec4 v000001ffb13dea20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ffb13e0780_0;
    %load/vec4 v000001ffb13df880_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ffb13c1fe0;
T_17 ;
    %wait E_000001ffb133cd40;
    %load/vec4 v000001ffb13df880_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ffb13e0c80, 4;
    %assign/vec4 v000001ffb13dfd80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ffb13c1fe0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13e0640_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ffb13e0640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffb13e0640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %load/vec4 v000001ffb13e0640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffb13e0640_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffb13e0c80, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ffb13c1fe0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffb13e0640_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ffb13e0640_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ffb13e0640_0;
    %load/vec4a v000001ffb13e0c80, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ffb13e0640_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ffb13e0640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffb13e0640_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ffb13c2170;
T_20 ;
    %wait E_000001ffb133d0c0;
    %load/vec4 v000001ffb13dec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ffb13deb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13deac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13e1040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffb13e0e60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ffb13e01e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ffb13e0140_0, 0;
    %assign/vec4 v000001ffb13dfe20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ffb13e0d20_0;
    %assign/vec4 v000001ffb13dfe20_0, 0;
    %load/vec4 v000001ffb13dfce0_0;
    %assign/vec4 v000001ffb13e0140_0, 0;
    %load/vec4 v000001ffb13e0dc0_0;
    %assign/vec4 v000001ffb13e0e60_0, 0;
    %load/vec4 v000001ffb13e00a0_0;
    %assign/vec4 v000001ffb13e01e0_0, 0;
    %load/vec4 v000001ffb13dfba0_0;
    %assign/vec4 v000001ffb13e1040_0, 0;
    %load/vec4 v000001ffb13def20_0;
    %assign/vec4 v000001ffb13deb60_0, 0;
    %load/vec4 v000001ffb13dede0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ffb13deac0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ffb1189f50;
T_21 ;
    %wait E_000001ffb133bac0;
    %load/vec4 v000001ffb13f1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffb13f3730_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ffb13f3730_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ffb13f3730_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ffb135dc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb13f1570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb13f1750_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ffb135dc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ffb13f1570_0;
    %inv;
    %assign/vec4 v000001ffb13f1570_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ffb135dc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffb13f1750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb13f1750_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ffb13f30f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
