#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 10 13:54:16 2023
# Process ID: 215192
# Current directory: C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent169836 C:\File\Lec\graduate\AAA708 Microprocessor-based Systems Design\Lab\Assignment1\lab0\lab0.xpr
# Log file: C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/vivado.log
# Journal file: C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0\vivado.jou
# Running On: DESKTOP-TV817D3, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
start_guiWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 13:54:43 2023...
] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/suhtw/Desktop/aaa708_lab/lab0' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/suhtw/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/utils_1/imports/design_1_zynq_ultra_ps_e_0_0_synth_1' of run 'design_1_zynq_ultra_ps_e_0_0_synth_1' is not writable, setting it to default location 'C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/utils_1/imports/design_1_zynq_ultra_ps_e_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/utils_1/imports/design_1_zynq_ultra_ps_e_0_0_impl_1' of run 'design_1_zynq_ultra_ps_e_0_0_impl_1' is not writable, setting it to default location 'C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/utils_1/imports/design_1_zynq_ultra_ps_e_0_0_impl_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for avnet.com:ultra96v2:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_zynq_ultra_ps_e_0_0

INFO: [Project 1-230] Project 'lab0.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.270 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Successfully read diagram <design_1> from block design file <C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/design_1_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/design_1_wrapper.xsa ...
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_zynq_ultra_ps_e_0_0

INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/File/Lec/graduate/AAA708 Microprocessor-based Systems Design/Lab/Assignment1/lab0/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1780.004 ; gain = 127.984
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/File/Lec/graduate/AAA708'
WARNING: [Vivado 12-818] No files matched 'Microprocessor-based'
WARNING: [Vivado 12-818] No files matched 'Systems'
WARNING: [Vivado 12-818] No files matched 'Design/Lab/Assignment1/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 13:58:20 2023...
