// Seed: 4030831343
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2
);
  logic [1 : 1] id_4;
  parameter id_5 = 1;
  assign module_1.id_5 = 0;
  wire id_6;
  always @(id_5) begin : LABEL_0
    $signed(33);
    ;
    if (-1) assume ({-1, -1});
  end
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12
    , id_15,
    output tri id_13
);
  timeprecision 1ps;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
endmodule
