
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401610 <.init>:
  401610:	stp	x29, x30, [sp, #-16]!
  401614:	mov	x29, sp
  401618:	bl	401a90 <ferror@plt+0x60>
  40161c:	ldp	x29, x30, [sp], #16
  401620:	ret

Disassembly of section .plt:

0000000000401630 <memcpy@plt-0x20>:
  401630:	stp	x16, x30, [sp, #-16]!
  401634:	adrp	x16, 415000 <ferror@plt+0x135d0>
  401638:	ldr	x17, [x16, #4088]
  40163c:	add	x16, x16, #0xff8
  401640:	br	x17
  401644:	nop
  401648:	nop
  40164c:	nop

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401654:	ldr	x17, [x16]
  401658:	add	x16, x16, #0x0
  40165c:	br	x17

0000000000401660 <_exit@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401664:	ldr	x17, [x16, #8]
  401668:	add	x16, x16, #0x8
  40166c:	br	x17

0000000000401670 <strtoul@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401674:	ldr	x17, [x16, #16]
  401678:	add	x16, x16, #0x10
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401684:	ldr	x17, [x16, #24]
  401688:	add	x16, x16, #0x18
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401694:	ldr	x17, [x16, #32]
  401698:	add	x16, x16, #0x20
  40169c:	br	x17

00000000004016a0 <exit@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016a4:	ldr	x17, [x16, #40]
  4016a8:	add	x16, x16, #0x28
  4016ac:	br	x17

00000000004016b0 <dup@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016b4:	ldr	x17, [x16, #48]
  4016b8:	add	x16, x16, #0x30
  4016bc:	br	x17

00000000004016c0 <scols_line_refer_data@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016c4:	ldr	x17, [x16, #56]
  4016c8:	add	x16, x16, #0x38
  4016cc:	br	x17

00000000004016d0 <strtoimax@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016d4:	ldr	x17, [x16, #64]
  4016d8:	add	x16, x16, #0x40
  4016dc:	br	x17

00000000004016e0 <strtod@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016e4:	ldr	x17, [x16, #72]
  4016e8:	add	x16, x16, #0x48
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_noheadings@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016f4:	ldr	x17, [x16, #80]
  4016f8:	add	x16, x16, #0x50
  4016fc:	br	x17

0000000000401700 <scols_table_new_column@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401704:	ldr	x17, [x16, #88]
  401708:	add	x16, x16, #0x58
  40170c:	br	x17

0000000000401710 <__cxa_atexit@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401714:	ldr	x17, [x16, #96]
  401718:	add	x16, x16, #0x60
  40171c:	br	x17

0000000000401720 <fputc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401724:	ldr	x17, [x16, #104]
  401728:	add	x16, x16, #0x68
  40172c:	br	x17

0000000000401730 <scols_table_enable_raw@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401734:	ldr	x17, [x16, #112]
  401738:	add	x16, x16, #0x70
  40173c:	br	x17

0000000000401740 <snprintf@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401744:	ldr	x17, [x16, #120]
  401748:	add	x16, x16, #0x78
  40174c:	br	x17

0000000000401750 <localeconv@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401754:	ldr	x17, [x16, #128]
  401758:	add	x16, x16, #0x80
  40175c:	br	x17

0000000000401760 <fileno@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401764:	ldr	x17, [x16, #136]
  401768:	add	x16, x16, #0x88
  40176c:	br	x17

0000000000401770 <getpid@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401774:	ldr	x17, [x16, #144]
  401778:	add	x16, x16, #0x90
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401784:	ldr	x17, [x16, #152]
  401788:	add	x16, x16, #0x98
  40178c:	br	x17

0000000000401790 <strncmp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401794:	ldr	x17, [x16, #160]
  401798:	add	x16, x16, #0xa0
  40179c:	br	x17

00000000004017a0 <bindtextdomain@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017a4:	ldr	x17, [x16, #168]
  4017a8:	add	x16, x16, #0xa8
  4017ac:	br	x17

00000000004017b0 <__libc_start_main@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017b4:	ldr	x17, [x16, #176]
  4017b8:	add	x16, x16, #0xb0
  4017bc:	br	x17

00000000004017c0 <fgetc@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017c4:	ldr	x17, [x16, #184]
  4017c8:	add	x16, x16, #0xb8
  4017cc:	br	x17

00000000004017d0 <scols_new_table@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017d4:	ldr	x17, [x16, #192]
  4017d8:	add	x16, x16, #0xc0
  4017dc:	br	x17

00000000004017e0 <calloc@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017e4:	ldr	x17, [x16, #200]
  4017e8:	add	x16, x16, #0xc8
  4017ec:	br	x17

00000000004017f0 <strdup@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017f4:	ldr	x17, [x16, #208]
  4017f8:	add	x16, x16, #0xd0
  4017fc:	br	x17

0000000000401800 <scols_table_new_line@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401804:	ldr	x17, [x16, #216]
  401808:	add	x16, x16, #0xd8
  40180c:	br	x17

0000000000401810 <scols_unref_table@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401814:	ldr	x17, [x16, #224]
  401818:	add	x16, x16, #0xe0
  40181c:	br	x17

0000000000401820 <close@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401824:	ldr	x17, [x16, #232]
  401828:	add	x16, x16, #0xe8
  40182c:	br	x17

0000000000401830 <__gmon_start__@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401834:	ldr	x17, [x16, #240]
  401838:	add	x16, x16, #0xf0
  40183c:	br	x17

0000000000401840 <strtoumax@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401844:	ldr	x17, [x16, #248]
  401848:	add	x16, x16, #0xf8
  40184c:	br	x17

0000000000401850 <abort@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401854:	ldr	x17, [x16, #256]
  401858:	add	x16, x16, #0x100
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401864:	ldr	x17, [x16, #264]
  401868:	add	x16, x16, #0x108
  40186c:	br	x17

0000000000401870 <getopt_long@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401874:	ldr	x17, [x16, #272]
  401878:	add	x16, x16, #0x110
  40187c:	br	x17

0000000000401880 <execvp@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401884:	ldr	x17, [x16, #280]
  401888:	add	x16, x16, #0x118
  40188c:	br	x17

0000000000401890 <strcmp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401894:	ldr	x17, [x16, #288]
  401898:	add	x16, x16, #0x120
  40189c:	br	x17

00000000004018a0 <warn@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018a4:	ldr	x17, [x16, #296]
  4018a8:	add	x16, x16, #0x128
  4018ac:	br	x17

00000000004018b0 <__ctype_b_loc@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018b4:	ldr	x17, [x16, #304]
  4018b8:	add	x16, x16, #0x130
  4018bc:	br	x17

00000000004018c0 <strtol@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018c4:	ldr	x17, [x16, #312]
  4018c8:	add	x16, x16, #0x138
  4018cc:	br	x17

00000000004018d0 <free@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018d4:	ldr	x17, [x16, #320]
  4018d8:	add	x16, x16, #0x140
  4018dc:	br	x17

00000000004018e0 <strncasecmp@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018e4:	ldr	x17, [x16, #328]
  4018e8:	add	x16, x16, #0x148
  4018ec:	br	x17

00000000004018f0 <vasprintf@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018f4:	ldr	x17, [x16, #336]
  4018f8:	add	x16, x16, #0x150
  4018fc:	br	x17

0000000000401900 <strndup@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401904:	ldr	x17, [x16, #344]
  401908:	add	x16, x16, #0x158
  40190c:	br	x17

0000000000401910 <strspn@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401914:	ldr	x17, [x16, #352]
  401918:	add	x16, x16, #0x160
  40191c:	br	x17

0000000000401920 <strchr@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401924:	ldr	x17, [x16, #360]
  401928:	add	x16, x16, #0x168
  40192c:	br	x17

0000000000401930 <strtoull@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401934:	ldr	x17, [x16, #368]
  401938:	add	x16, x16, #0x170
  40193c:	br	x17

0000000000401940 <fflush@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401944:	ldr	x17, [x16, #376]
  401948:	add	x16, x16, #0x178
  40194c:	br	x17

0000000000401950 <scols_print_table@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401954:	ldr	x17, [x16, #384]
  401958:	add	x16, x16, #0x180
  40195c:	br	x17

0000000000401960 <warnx@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401964:	ldr	x17, [x16, #392]
  401968:	add	x16, x16, #0x188
  40196c:	br	x17

0000000000401970 <memchr@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401974:	ldr	x17, [x16, #400]
  401978:	add	x16, x16, #0x190
  40197c:	br	x17

0000000000401980 <dcgettext@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401984:	ldr	x17, [x16, #408]
  401988:	add	x16, x16, #0x198
  40198c:	br	x17

0000000000401990 <errx@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401994:	ldr	x17, [x16, #416]
  401998:	add	x16, x16, #0x1a0
  40199c:	br	x17

00000000004019a0 <strcspn@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019a4:	ldr	x17, [x16, #424]
  4019a8:	add	x16, x16, #0x1a8
  4019ac:	br	x17

00000000004019b0 <printf@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019b4:	ldr	x17, [x16, #432]
  4019b8:	add	x16, x16, #0x1b0
  4019bc:	br	x17

00000000004019c0 <__assert_fail@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019c4:	ldr	x17, [x16, #440]
  4019c8:	add	x16, x16, #0x1b8
  4019cc:	br	x17

00000000004019d0 <__errno_location@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019d4:	ldr	x17, [x16, #448]
  4019d8:	add	x16, x16, #0x1c0
  4019dc:	br	x17

00000000004019e0 <prlimit@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019e4:	ldr	x17, [x16, #456]
  4019e8:	add	x16, x16, #0x1c8
  4019ec:	br	x17

00000000004019f0 <fprintf@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019f4:	ldr	x17, [x16, #464]
  4019f8:	add	x16, x16, #0x1d0
  4019fc:	br	x17

0000000000401a00 <scols_init_debug@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a04:	ldr	x17, [x16, #472]
  401a08:	add	x16, x16, #0x1d8
  401a0c:	br	x17

0000000000401a10 <err@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a14:	ldr	x17, [x16, #480]
  401a18:	add	x16, x16, #0x1e0
  401a1c:	br	x17

0000000000401a20 <setlocale@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a24:	ldr	x17, [x16, #488]
  401a28:	add	x16, x16, #0x1e8
  401a2c:	br	x17

0000000000401a30 <ferror@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a34:	ldr	x17, [x16, #496]
  401a38:	add	x16, x16, #0x1f0
  401a3c:	br	x17

Disassembly of section .text:

0000000000401a40 <.text>:
  401a40:	mov	x29, #0x0                   	// #0
  401a44:	mov	x30, #0x0                   	// #0
  401a48:	mov	x5, x0
  401a4c:	ldr	x1, [sp]
  401a50:	add	x2, sp, #0x8
  401a54:	mov	x6, sp
  401a58:	movz	x0, #0x0, lsl #48
  401a5c:	movk	x0, #0x0, lsl #32
  401a60:	movk	x0, #0x40, lsl #16
  401a64:	movk	x0, #0x1b90
  401a68:	movz	x3, #0x0, lsl #48
  401a6c:	movk	x3, #0x0, lsl #32
  401a70:	movk	x3, #0x40, lsl #16
  401a74:	movk	x3, #0x47e0
  401a78:	movz	x4, #0x0, lsl #48
  401a7c:	movk	x4, #0x0, lsl #32
  401a80:	movk	x4, #0x40, lsl #16
  401a84:	movk	x4, #0x4860
  401a88:	bl	4017b0 <__libc_start_main@plt>
  401a8c:	bl	401850 <abort@plt>
  401a90:	adrp	x0, 415000 <ferror@plt+0x135d0>
  401a94:	ldr	x0, [x0, #4064]
  401a98:	cbz	x0, 401aa0 <ferror@plt+0x70>
  401a9c:	b	401830 <__gmon_start__@plt>
  401aa0:	ret
  401aa4:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401aa8:	add	x0, x0, #0x4b0
  401aac:	adrp	x1, 416000 <ferror@plt+0x145d0>
  401ab0:	add	x1, x1, #0x4b0
  401ab4:	cmp	x0, x1
  401ab8:	b.eq	401aec <ferror@plt+0xbc>  // b.none
  401abc:	stp	x29, x30, [sp, #-32]!
  401ac0:	mov	x29, sp
  401ac4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401ac8:	ldr	x0, [x0, #2192]
  401acc:	str	x0, [sp, #24]
  401ad0:	mov	x1, x0
  401ad4:	cbz	x1, 401ae4 <ferror@plt+0xb4>
  401ad8:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401adc:	add	x0, x0, #0x4b0
  401ae0:	blr	x1
  401ae4:	ldp	x29, x30, [sp], #32
  401ae8:	ret
  401aec:	ret
  401af0:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401af4:	add	x0, x0, #0x4b0
  401af8:	adrp	x1, 416000 <ferror@plt+0x145d0>
  401afc:	add	x1, x1, #0x4b0
  401b00:	sub	x0, x0, x1
  401b04:	lsr	x1, x0, #63
  401b08:	add	x0, x1, x0, asr #3
  401b0c:	cmp	xzr, x0, asr #1
  401b10:	b.eq	401b48 <ferror@plt+0x118>  // b.none
  401b14:	stp	x29, x30, [sp, #-32]!
  401b18:	mov	x29, sp
  401b1c:	asr	x1, x0, #1
  401b20:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401b24:	ldr	x0, [x0, #2200]
  401b28:	str	x0, [sp, #24]
  401b2c:	mov	x2, x0
  401b30:	cbz	x2, 401b40 <ferror@plt+0x110>
  401b34:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b38:	add	x0, x0, #0x4b0
  401b3c:	blr	x2
  401b40:	ldp	x29, x30, [sp], #32
  401b44:	ret
  401b48:	ret
  401b4c:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b50:	ldrb	w0, [x0, #1240]
  401b54:	cbnz	w0, 401b78 <ferror@plt+0x148>
  401b58:	stp	x29, x30, [sp, #-16]!
  401b5c:	mov	x29, sp
  401b60:	bl	401aa4 <ferror@plt+0x74>
  401b64:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b68:	mov	w1, #0x1                   	// #1
  401b6c:	strb	w1, [x0, #1240]
  401b70:	ldp	x29, x30, [sp], #16
  401b74:	ret
  401b78:	ret
  401b7c:	stp	x29, x30, [sp, #-16]!
  401b80:	mov	x29, sp
  401b84:	bl	401af0 <ferror@plt+0xc0>
  401b88:	ldp	x29, x30, [sp], #16
  401b8c:	ret
  401b90:	sub	sp, sp, #0x60
  401b94:	stp	x20, x19, [sp, #80]
  401b98:	mov	x19, x1
  401b9c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401ba0:	mov	w20, w0
  401ba4:	add	x1, x1, #0xd87
  401ba8:	mov	w0, #0x6                   	// #6
  401bac:	stp	x29, x30, [sp, #16]
  401bb0:	str	x25, [sp, #32]
  401bb4:	stp	x24, x23, [sp, #48]
  401bb8:	stp	x22, x21, [sp, #64]
  401bbc:	add	x29, sp, #0x10
  401bc0:	bl	401a20 <setlocale@plt>
  401bc4:	adrp	x21, 404000 <ferror@plt+0x25d0>
  401bc8:	add	x21, x21, #0xcb0
  401bcc:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401bd0:	add	x1, x1, #0xcbb
  401bd4:	mov	x0, x21
  401bd8:	bl	4017a0 <bindtextdomain@plt>
  401bdc:	mov	x0, x21
  401be0:	bl	401860 <textdomain@plt>
  401be4:	bl	402014 <ferror@plt+0x5e4>
  401be8:	adrp	x21, 404000 <ferror@plt+0x25d0>
  401bec:	adrp	x22, 404000 <ferror@plt+0x25d0>
  401bf0:	adrp	x24, 404000 <ferror@plt+0x25d0>
  401bf4:	mov	x8, sp
  401bf8:	add	x21, x21, #0xccd
  401bfc:	add	x22, x22, #0x930
  401c00:	add	x24, x24, #0x8a0
  401c04:	adrp	x25, 416000 <ferror@plt+0x145d0>
  401c08:	stp	x8, x8, [sp]
  401c0c:	mov	w0, w20
  401c10:	mov	x1, x19
  401c14:	mov	x2, x21
  401c18:	mov	x3, x22
  401c1c:	mov	x4, xzr
  401c20:	bl	401870 <getopt_long@plt>
  401c24:	add	w8, w0, #0x1
  401c28:	cmp	w8, #0x83
  401c2c:	b.hi	401f34 <ferror@plt+0x504>  // b.pmore
  401c30:	adr	x9, 401c40 <ferror@plt+0x210>
  401c34:	ldrb	w10, [x24, x8]
  401c38:	add	x9, x9, x10, lsl #2
  401c3c:	br	x9
  401c40:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401c44:	ldr	x0, [x8, #1208]
  401c48:	mov	x1, sp
  401c4c:	mov	w2, #0x1                   	// #1
  401c50:	bl	402030 <ferror@plt+0x600>
  401c54:	b	401c0c <ferror@plt+0x1dc>
  401c58:	ldr	w8, [x25, #1244]
  401c5c:	cbnz	w8, 401fa0 <ferror@plt+0x570>
  401c60:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401c64:	ldr	x23, [x8, #1208]
  401c68:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401c6c:	add	x1, x1, #0xd2e
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	401980 <dcgettext@plt>
  401c7c:	mov	x1, x0
  401c80:	mov	x0, x23
  401c84:	bl	403518 <ferror@plt+0x1ae8>
  401c88:	str	w0, [x25, #1244]
  401c8c:	b	401c0c <ferror@plt+0x1dc>
  401c90:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401c94:	ldr	x0, [x8, #1208]
  401c98:	mov	x1, sp
  401c9c:	mov	w2, #0xa                   	// #10
  401ca0:	bl	402030 <ferror@plt+0x600>
  401ca4:	b	401c0c <ferror@plt+0x1dc>
  401ca8:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401cac:	ldr	x0, [x8, #1208]
  401cb0:	mov	x1, sp
  401cb4:	mov	w2, #0xe                   	// #14
  401cb8:	bl	402030 <ferror@plt+0x600>
  401cbc:	b	401c0c <ferror@plt+0x1dc>
  401cc0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401cc4:	ldr	x0, [x8, #1208]
  401cc8:	mov	x1, sp
  401ccc:	mov	w2, #0xf                   	// #15
  401cd0:	bl	402030 <ferror@plt+0x600>
  401cd4:	b	401c0c <ferror@plt+0x1dc>
  401cd8:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401cdc:	ldr	x0, [x8, #1208]
  401ce0:	mov	x1, sp
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	bl	402030 <ferror@plt+0x600>
  401cec:	b	401c0c <ferror@plt+0x1dc>
  401cf0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401cf4:	ldr	x0, [x8, #1208]
  401cf8:	mov	x1, sp
  401cfc:	mov	w2, #0x3                   	// #3
  401d00:	bl	402030 <ferror@plt+0x600>
  401d04:	b	401c0c <ferror@plt+0x1dc>
  401d08:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d0c:	ldr	x0, [x8, #1208]
  401d10:	mov	x1, sp
  401d14:	mov	w2, #0x4                   	// #4
  401d18:	bl	402030 <ferror@plt+0x600>
  401d1c:	b	401c0c <ferror@plt+0x1dc>
  401d20:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d24:	ldr	x0, [x8, #1208]
  401d28:	mov	x1, sp
  401d2c:	mov	w2, #0x6                   	// #6
  401d30:	bl	402030 <ferror@plt+0x600>
  401d34:	b	401c0c <ferror@plt+0x1dc>
  401d38:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d3c:	ldr	x0, [x8, #1208]
  401d40:	mov	x1, sp
  401d44:	mov	w2, #0xb                   	// #11
  401d48:	bl	402030 <ferror@plt+0x600>
  401d4c:	b	401c0c <ferror@plt+0x1dc>
  401d50:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d54:	mov	w9, #0x1                   	// #1
  401d58:	strb	w9, [x8, #1300]
  401d5c:	b	401c0c <ferror@plt+0x1dc>
  401d60:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d64:	mov	w9, #0x1                   	// #1
  401d68:	strb	w9, [x8, #1292]
  401d6c:	b	401c0c <ferror@plt+0x1dc>
  401d70:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d74:	ldr	x0, [x8, #1208]
  401d78:	mov	x1, sp
  401d7c:	mov	w2, #0xd                   	// #13
  401d80:	bl	402030 <ferror@plt+0x600>
  401d84:	b	401c0c <ferror@plt+0x1dc>
  401d88:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401d8c:	ldr	x0, [x8, #1208]
  401d90:	mov	x1, sp
  401d94:	mov	w2, #0x8                   	// #8
  401d98:	bl	402030 <ferror@plt+0x600>
  401d9c:	b	401c0c <ferror@plt+0x1dc>
  401da0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401da4:	ldr	x0, [x8, #1208]
  401da8:	adrp	x1, 416000 <ferror@plt+0x145d0>
  401dac:	adrp	x3, 402000 <ferror@plt+0x5d0>
  401db0:	add	x1, x1, #0x4e0
  401db4:	add	x3, x3, #0x9c
  401db8:	mov	w2, #0xa                   	// #10
  401dbc:	bl	403da4 <ferror@plt+0x2374>
  401dc0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401dc4:	str	w0, [x8, #1288]
  401dc8:	tbz	w0, #31, 401c0c <ferror@plt+0x1dc>
  401dcc:	b	401f2c <ferror@plt+0x4fc>
  401dd0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401dd4:	ldr	x0, [x8, #1208]
  401dd8:	mov	x1, sp
  401ddc:	mov	w2, #0x7                   	// #7
  401de0:	bl	402030 <ferror@plt+0x600>
  401de4:	b	401c0c <ferror@plt+0x1dc>
  401de8:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401dec:	ldr	x0, [x8, #1208]
  401df0:	mov	x1, sp
  401df4:	mov	w2, #0x9                   	// #9
  401df8:	bl	402030 <ferror@plt+0x600>
  401dfc:	b	401c0c <ferror@plt+0x1dc>
  401e00:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e04:	ldr	x0, [x8, #1208]
  401e08:	mov	x1, sp
  401e0c:	mov	w2, #0x2                   	// #2
  401e10:	bl	402030 <ferror@plt+0x600>
  401e14:	b	401c0c <ferror@plt+0x1dc>
  401e18:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e1c:	ldr	w9, [x8, #1296]
  401e20:	add	w9, w9, #0x1
  401e24:	str	w9, [x8, #1296]
  401e28:	b	401c0c <ferror@plt+0x1dc>
  401e2c:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e30:	ldr	x0, [x8, #1208]
  401e34:	mov	x1, sp
  401e38:	mov	x2, xzr
  401e3c:	bl	402030 <ferror@plt+0x600>
  401e40:	b	401c0c <ferror@plt+0x1dc>
  401e44:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e48:	ldr	x0, [x8, #1208]
  401e4c:	mov	x1, sp
  401e50:	mov	w2, #0xc                   	// #12
  401e54:	bl	402030 <ferror@plt+0x600>
  401e58:	b	401c0c <ferror@plt+0x1dc>
  401e5c:	adrp	x22, 416000 <ferror@plt+0x145d0>
  401e60:	ldr	w8, [x22, #1216]
  401e64:	cmp	w8, w20
  401e68:	b.ge	401e78 <ferror@plt+0x448>  // b.tcont
  401e6c:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e70:	ldr	w8, [x8, #1244]
  401e74:	cbnz	w8, 401fac <ferror@plt+0x57c>
  401e78:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401e7c:	ldr	w9, [x8, #1288]
  401e80:	cbnz	w9, 401eb0 <ferror@plt+0x480>
  401e84:	adrp	x9, 416000 <ferror@plt+0x145d0>
  401e88:	mov	x12, #0x3                   	// #3
  401e8c:	add	x9, x9, #0x4e0
  401e90:	mov	w10, #0x1                   	// #1
  401e94:	mov	x11, #0x200000000           	// #8589934592
  401e98:	movk	x12, #0x4, lsl #32
  401e9c:	mov	w13, #0x5                   	// #5
  401ea0:	str	w10, [x9]
  401ea4:	stur	x11, [x9, #4]
  401ea8:	stur	x12, [x9, #12]
  401eac:	str	w13, [x8, #1288]
  401eb0:	mov	w0, wzr
  401eb4:	bl	401a00 <scols_init_debug@plt>
  401eb8:	mov	x0, sp
  401ebc:	bl	402368 <ferror@plt+0x938>
  401ec0:	cbz	w0, 401ee4 <ferror@plt+0x4b4>
  401ec4:	mov	x21, xzr
  401ec8:	mov	x1, sp
  401ecc:	mov	x0, xzr
  401ed0:	mov	x2, x21
  401ed4:	bl	402030 <ferror@plt+0x600>
  401ed8:	add	x21, x21, #0x1
  401edc:	cmp	x21, #0x10
  401ee0:	b.ne	401ec8 <ferror@plt+0x498>  // b.any
  401ee4:	mov	x0, sp
  401ee8:	bl	402378 <ferror@plt+0x948>
  401eec:	mov	x0, sp
  401ef0:	bl	402368 <ferror@plt+0x938>
  401ef4:	cbnz	w0, 401f00 <ferror@plt+0x4d0>
  401ef8:	mov	x0, sp
  401efc:	bl	402580 <ferror@plt+0xb50>
  401f00:	ldrsw	x8, [x22, #1216]
  401f04:	cmp	w8, w20
  401f08:	b.lt	401fcc <ferror@plt+0x59c>  // b.tstop
  401f0c:	mov	w0, wzr
  401f10:	ldp	x20, x19, [sp, #80]
  401f14:	ldp	x22, x21, [sp, #64]
  401f18:	ldp	x24, x23, [sp, #48]
  401f1c:	ldr	x25, [sp, #32]
  401f20:	ldp	x29, x30, [sp, #16]
  401f24:	add	sp, sp, #0x60
  401f28:	ret
  401f2c:	mov	w0, #0x1                   	// #1
  401f30:	b	401f10 <ferror@plt+0x4e0>
  401f34:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401f38:	ldr	x19, [x8, #1200]
  401f3c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401f40:	add	x1, x1, #0xd61
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, xzr
  401f4c:	bl	401980 <dcgettext@plt>
  401f50:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401f54:	ldr	x2, [x8, #1232]
  401f58:	mov	x1, x0
  401f5c:	mov	x0, x19
  401f60:	bl	4019f0 <fprintf@plt>
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	bl	4016a0 <exit@plt>
  401f6c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401f70:	add	x1, x1, #0xd43
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	mov	x0, xzr
  401f7c:	bl	401980 <dcgettext@plt>
  401f80:	adrp	x8, 416000 <ferror@plt+0x145d0>
  401f84:	ldr	x1, [x8, #1232]
  401f88:	adrp	x2, 404000 <ferror@plt+0x25d0>
  401f8c:	add	x2, x2, #0xd4f
  401f90:	bl	4019b0 <printf@plt>
  401f94:	mov	w0, wzr
  401f98:	bl	4016a0 <exit@plt>
  401f9c:	bl	40216c <ferror@plt+0x73c>
  401fa0:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401fa4:	add	x1, x1, #0xd06
  401fa8:	b	401fb4 <ferror@plt+0x584>
  401fac:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401fb0:	add	x1, x1, #0xd88
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	mov	x0, xzr
  401fbc:	bl	401980 <dcgettext@plt>
  401fc0:	mov	x1, x0
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	bl	401990 <errx@plt>
  401fcc:	add	x1, x19, x8, lsl #3
  401fd0:	ldr	x0, [x1]
  401fd4:	bl	401880 <execvp@plt>
  401fd8:	bl	4019d0 <__errno_location@plt>
  401fdc:	ldr	w8, [x0]
  401fe0:	adrp	x1, 404000 <ferror@plt+0x25d0>
  401fe4:	add	x1, x1, #0xdb9
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	cmp	w8, #0x2
  401ff0:	mov	w8, #0x7e                  	// #126
  401ff4:	mov	x0, xzr
  401ff8:	cinc	w20, w8, eq  // eq = none
  401ffc:	bl	401980 <dcgettext@plt>
  402000:	ldrsw	x8, [x22, #1216]
  402004:	mov	x1, x0
  402008:	mov	w0, w20
  40200c:	ldr	x2, [x19, x8, lsl #3]
  402010:	bl	401a10 <err@plt>
  402014:	stp	x29, x30, [sp, #-16]!
  402018:	adrp	x0, 402000 <ferror@plt+0x5d0>
  40201c:	add	x0, x0, #0x678
  402020:	mov	x29, sp
  402024:	bl	404868 <ferror@plt+0x2e38>
  402028:	ldp	x29, x30, [sp], #16
  40202c:	ret
  402030:	stp	x29, x30, [sp, #-48]!
  402034:	stp	x22, x21, [sp, #16]
  402038:	stp	x20, x19, [sp, #32]
  40203c:	mov	x29, sp
  402040:	mov	x21, x2
  402044:	mov	x19, x1
  402048:	mov	x22, x0
  40204c:	bl	402760 <ferror@plt+0xd30>
  402050:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402054:	add	x8, x8, #0x208
  402058:	mov	x20, x0
  40205c:	add	x8, x8, x21, lsl #5
  402060:	stp	x0, x0, [x0]
  402064:	str	x8, [x0, #32]
  402068:	cbz	x22, 402080 <ferror@plt+0x650>
  40206c:	add	x0, x20, #0x10
  402070:	mov	x1, x22
  402074:	mov	x2, x21
  402078:	bl	402794 <ferror@plt+0xd64>
  40207c:	str	w0, [x20, #40]
  402080:	mov	x0, x20
  402084:	mov	x1, x19
  402088:	bl	402820 <ferror@plt+0xdf0>
  40208c:	ldp	x20, x19, [sp, #32]
  402090:	ldp	x22, x21, [sp, #16]
  402094:	ldp	x29, x30, [sp], #48
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-64]!
  4020a0:	stp	x24, x23, [sp, #16]
  4020a4:	stp	x22, x21, [sp, #32]
  4020a8:	stp	x20, x19, [sp, #48]
  4020ac:	mov	x29, sp
  4020b0:	cbz	x0, 40214c <ferror@plt+0x71c>
  4020b4:	adrp	x24, 416000 <ferror@plt+0x145d0>
  4020b8:	mov	x20, x1
  4020bc:	mov	x19, x0
  4020c0:	mov	x23, xzr
  4020c4:	add	x24, x24, #0x408
  4020c8:	b	4020f0 <ferror@plt+0x6c0>
  4020cc:	ldrb	w8, [x22, x20]
  4020d0:	cmp	w8, #0x0
  4020d4:	cset	w8, ne  // ne = any
  4020d8:	csel	w21, w23, w21, eq  // eq = none
  4020dc:	tbz	w8, #0, 402134 <ferror@plt+0x704>
  4020e0:	add	x23, x23, #0x1
  4020e4:	cmp	x23, #0x5
  4020e8:	add	x24, x24, #0x20
  4020ec:	b.eq	402114 <ferror@plt+0x6e4>  // b.none
  4020f0:	ldr	x22, [x24]
  4020f4:	mov	x0, x19
  4020f8:	mov	x2, x20
  4020fc:	mov	x1, x22
  402100:	bl	4018e0 <strncasecmp@plt>
  402104:	cbz	w0, 4020cc <ferror@plt+0x69c>
  402108:	mov	w8, #0x1                   	// #1
  40210c:	tbnz	w8, #0, 4020e0 <ferror@plt+0x6b0>
  402110:	b	402134 <ferror@plt+0x704>
  402114:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402118:	add	x1, x1, #0x3a
  40211c:	mov	w2, #0x5                   	// #5
  402120:	mov	x0, xzr
  402124:	bl	401980 <dcgettext@plt>
  402128:	mov	x1, x19
  40212c:	bl	401960 <warnx@plt>
  402130:	mov	w21, #0xffffffff            	// #-1
  402134:	mov	w0, w21
  402138:	ldp	x20, x19, [sp, #48]
  40213c:	ldp	x22, x21, [sp, #32]
  402140:	ldp	x24, x23, [sp, #16]
  402144:	ldp	x29, x30, [sp], #64
  402148:	ret
  40214c:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402150:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402154:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402158:	add	x0, x0, #0x80
  40215c:	add	x1, x1, #0xffa
  402160:	add	x3, x3, #0xe
  402164:	mov	w2, #0x10d                 	// #269
  402168:	bl	4019c0 <__assert_fail@plt>
  40216c:	stp	x29, x30, [sp, #-64]!
  402170:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402174:	stp	x20, x19, [sp, #48]
  402178:	ldr	x19, [x8, #1224]
  40217c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402180:	add	x1, x1, #0xbb
  402184:	mov	w2, #0x5                   	// #5
  402188:	mov	x0, xzr
  40218c:	str	x23, [sp, #16]
  402190:	stp	x22, x21, [sp, #32]
  402194:	mov	x29, sp
  402198:	bl	401980 <dcgettext@plt>
  40219c:	mov	x1, x19
  4021a0:	bl	401690 <fputs@plt>
  4021a4:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4021a8:	add	x1, x1, #0xc4
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	mov	x0, xzr
  4021b4:	bl	401980 <dcgettext@plt>
  4021b8:	adrp	x20, 416000 <ferror@plt+0x145d0>
  4021bc:	ldr	x2, [x20, #1232]
  4021c0:	mov	x1, x0
  4021c4:	mov	x0, x19
  4021c8:	bl	4019f0 <fprintf@plt>
  4021cc:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4021d0:	add	x1, x1, #0xdc
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	401980 <dcgettext@plt>
  4021e0:	ldr	x2, [x20, #1232]
  4021e4:	mov	x1, x0
  4021e8:	mov	x0, x19
  4021ec:	bl	4019f0 <fprintf@plt>
  4021f0:	mov	w0, #0xa                   	// #10
  4021f4:	mov	x1, x19
  4021f8:	bl	401720 <fputc@plt>
  4021fc:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402200:	add	x1, x1, #0xf3
  402204:	mov	w2, #0x5                   	// #5
  402208:	mov	x0, xzr
  40220c:	bl	401980 <dcgettext@plt>
  402210:	mov	x1, x19
  402214:	bl	401690 <fputs@plt>
  402218:	adrp	x1, 405000 <ferror@plt+0x35d0>
  40221c:	add	x1, x1, #0x125
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x0, xzr
  402228:	bl	401980 <dcgettext@plt>
  40222c:	mov	x1, x19
  402230:	bl	401690 <fputs@plt>
  402234:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402238:	add	x1, x1, #0x138
  40223c:	mov	w2, #0x5                   	// #5
  402240:	mov	x0, xzr
  402244:	bl	401980 <dcgettext@plt>
  402248:	mov	x1, x19
  40224c:	bl	401690 <fputs@plt>
  402250:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402254:	add	x1, x1, #0x23a
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, xzr
  402260:	bl	401980 <dcgettext@plt>
  402264:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402268:	mov	x20, x0
  40226c:	add	x1, x1, #0x25b
  402270:	mov	w2, #0x5                   	// #5
  402274:	mov	x0, xzr
  402278:	bl	401980 <dcgettext@plt>
  40227c:	mov	x4, x0
  402280:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402284:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402288:	adrp	x3, 405000 <ferror@plt+0x35d0>
  40228c:	add	x0, x0, #0x21d
  402290:	add	x1, x1, #0x22e
  402294:	add	x3, x3, #0x24c
  402298:	mov	x2, x20
  40229c:	bl	4019b0 <printf@plt>
  4022a0:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4022a4:	add	x1, x1, #0x26b
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, xzr
  4022b0:	bl	401980 <dcgettext@plt>
  4022b4:	mov	x1, x19
  4022b8:	bl	401690 <fputs@plt>
  4022bc:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4022c0:	add	x1, x1, #0x280
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	mov	x0, xzr
  4022cc:	bl	401980 <dcgettext@plt>
  4022d0:	mov	x1, x19
  4022d4:	bl	401690 <fputs@plt>
  4022d8:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4022dc:	add	x1, x1, #0x660
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, xzr
  4022e8:	bl	401980 <dcgettext@plt>
  4022ec:	mov	x1, x19
  4022f0:	bl	401690 <fputs@plt>
  4022f4:	adrp	x23, 416000 <ferror@plt+0x145d0>
  4022f8:	adrp	x20, 405000 <ferror@plt+0x35d0>
  4022fc:	mov	x22, xzr
  402300:	add	x23, x23, #0x408
  402304:	add	x20, x20, #0x67c
  402308:	add	x8, x23, x22
  40230c:	ldr	x1, [x8, #24]
  402310:	ldr	x21, [x8]
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	bl	401980 <dcgettext@plt>
  402320:	mov	x3, x0
  402324:	mov	x0, x19
  402328:	mov	x1, x20
  40232c:	mov	x2, x21
  402330:	bl	4019f0 <fprintf@plt>
  402334:	add	x22, x22, #0x20
  402338:	cmp	x22, #0xa0
  40233c:	b.ne	402308 <ferror@plt+0x8d8>  // b.any
  402340:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402344:	add	x1, x1, #0x687
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401980 <dcgettext@plt>
  402354:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402358:	add	x1, x1, #0x6a2
  40235c:	bl	4019b0 <printf@plt>
  402360:	mov	w0, wzr
  402364:	bl	4016a0 <exit@plt>
  402368:	ldr	x8, [x0]
  40236c:	cmp	x8, x0
  402370:	cset	w0, eq  // eq = none
  402374:	ret
  402378:	stp	x29, x30, [sp, #-96]!
  40237c:	stp	x28, x27, [sp, #16]
  402380:	stp	x26, x25, [sp, #32]
  402384:	stp	x24, x23, [sp, #48]
  402388:	stp	x22, x21, [sp, #64]
  40238c:	stp	x20, x19, [sp, #80]
  402390:	ldr	x19, [x0]
  402394:	mov	x29, sp
  402398:	cmp	x19, x0
  40239c:	b.eq	402504 <ferror@plt+0xad4>  // b.none
  4023a0:	adrp	x21, 405000 <ferror@plt+0x35d0>
  4023a4:	mov	x20, x0
  4023a8:	adrp	x25, 416000 <ferror@plt+0x145d0>
  4023ac:	add	x21, x21, #0x6dc
  4023b0:	adrp	x26, 416000 <ferror@plt+0x145d0>
  4023b4:	b	4023c4 <ferror@plt+0x994>
  4023b8:	cmp	x22, x20
  4023bc:	mov	x19, x22
  4023c0:	b.eq	402504 <ferror@plt+0xad4>  // b.none
  4023c4:	ldr	w8, [x19, #40]
  4023c8:	ldr	x22, [x19]
  4023cc:	cbz	w8, 40240c <ferror@plt+0x9dc>
  4023d0:	cmp	w8, #0x6
  4023d4:	b.eq	4023e0 <ferror@plt+0x9b0>  // b.none
  4023d8:	mov	x0, x19
  4023dc:	bl	402a34 <ferror@plt+0x1004>
  4023e0:	mov	x27, x19
  4023e4:	ldr	x8, [x27, #16]!
  4023e8:	mov	x28, xzr
  4023ec:	ldr	x9, [x27, #8]
  4023f0:	cmp	x8, x9
  4023f4:	b.ls	402404 <ferror@plt+0x9d4>  // b.plast
  4023f8:	and	x8, x9, x8
  4023fc:	cmn	x8, #0x1
  402400:	b.ne	402558 <ferror@plt+0xb28>  // b.any
  402404:	cbnz	x27, 402418 <ferror@plt+0x9e8>
  402408:	b	4024d0 <ferror@plt+0xaa0>
  40240c:	mov	x27, xzr
  402410:	add	x28, x19, #0x10
  402414:	cbz	x27, 4024d0 <ferror@plt+0xaa0>
  402418:	ldr	w8, [x25, #1296]
  40241c:	cbz	w8, 4024d0 <ferror@plt+0xaa0>
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	mov	x1, x21
  40242c:	bl	401980 <dcgettext@plt>
  402430:	ldr	x8, [x19, #32]
  402434:	ldr	w2, [x26, #1244]
  402438:	mov	x24, x0
  40243c:	ldr	x23, [x8]
  402440:	cbnz	w2, 40244c <ferror@plt+0xa1c>
  402444:	bl	401770 <getpid@plt>
  402448:	mov	w2, w0
  40244c:	mov	x0, x24
  402450:	mov	x1, x23
  402454:	bl	4019b0 <printf@plt>
  402458:	ldr	x1, [x27]
  40245c:	cmn	x1, #0x1
  402460:	b.eq	402470 <ferror@plt+0xa40>  // b.none
  402464:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402468:	add	x0, x0, #0x6fa
  40246c:	b	402490 <ferror@plt+0xa60>
  402470:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402474:	mov	w2, #0x5                   	// #5
  402478:	mov	x0, xzr
  40247c:	add	x1, x1, #0xff0
  402480:	bl	401980 <dcgettext@plt>
  402484:	mov	x1, x0
  402488:	adrp	x0, 405000 <ferror@plt+0x35d0>
  40248c:	add	x0, x0, #0x6f6
  402490:	bl	4019b0 <printf@plt>
  402494:	ldr	x1, [x27, #8]
  402498:	cmn	x1, #0x1
  40249c:	b.eq	4024ac <ferror@plt+0xa7c>  // b.none
  4024a0:	adrp	x0, 405000 <ferror@plt+0x35d0>
  4024a4:	add	x0, x0, #0x705
  4024a8:	b	4024cc <ferror@plt+0xa9c>
  4024ac:	adrp	x1, 404000 <ferror@plt+0x25d0>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	mov	x0, xzr
  4024b8:	add	x1, x1, #0xff0
  4024bc:	bl	401980 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	adrp	x0, 405000 <ferror@plt+0x35d0>
  4024c8:	add	x0, x0, #0x6ff
  4024cc:	bl	4019b0 <printf@plt>
  4024d0:	ldr	x8, [x19, #32]
  4024d4:	ldr	w0, [x26, #1244]
  4024d8:	mov	x2, x27
  4024dc:	mov	x3, x28
  4024e0:	ldr	w1, [x8, #24]
  4024e4:	bl	4019e0 <prlimit@plt>
  4024e8:	ldr	w8, [x19, #40]
  4024ec:	cmn	w0, #0x1
  4024f0:	b.eq	402520 <ferror@plt+0xaf0>  // b.none
  4024f4:	cbz	w8, 4023b8 <ferror@plt+0x988>
  4024f8:	mov	x0, x19
  4024fc:	bl	402ac4 <ferror@plt+0x1094>
  402500:	b	4023b8 <ferror@plt+0x988>
  402504:	ldp	x20, x19, [sp, #80]
  402508:	ldp	x22, x21, [sp, #64]
  40250c:	ldp	x24, x23, [sp, #48]
  402510:	ldp	x26, x25, [sp, #32]
  402514:	ldp	x28, x27, [sp, #16]
  402518:	ldp	x29, x30, [sp], #96
  40251c:	ret
  402520:	adrp	x9, 405000 <ferror@plt+0x35d0>
  402524:	adrp	x10, 405000 <ferror@plt+0x35d0>
  402528:	add	x9, x9, #0x730
  40252c:	add	x10, x10, #0x70c
  402530:	cmp	w8, #0x0
  402534:	csel	x1, x10, x9, ne  // ne = any
  402538:	mov	w2, #0x5                   	// #5
  40253c:	mov	x0, xzr
  402540:	bl	401980 <dcgettext@plt>
  402544:	ldr	x8, [x19, #32]
  402548:	mov	x1, x0
  40254c:	mov	w0, #0x1                   	// #1
  402550:	ldr	x2, [x8]
  402554:	bl	401a10 <err@plt>
  402558:	adrp	x1, 405000 <ferror@plt+0x35d0>
  40255c:	add	x1, x1, #0x6ad
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401980 <dcgettext@plt>
  40256c:	ldr	x8, [x19, #32]
  402570:	mov	x1, x0
  402574:	mov	w0, #0x1                   	// #1
  402578:	ldr	x2, [x8]
  40257c:	bl	401990 <errx@plt>
  402580:	stp	x29, x30, [sp, #-48]!
  402584:	stp	x22, x21, [sp, #16]
  402588:	stp	x20, x19, [sp, #32]
  40258c:	mov	x29, sp
  402590:	mov	x20, x0
  402594:	bl	4017d0 <scols_new_table@plt>
  402598:	cbz	x0, 40266c <ferror@plt+0xc3c>
  40259c:	adrp	x8, 416000 <ferror@plt+0x145d0>
  4025a0:	ldrb	w1, [x8, #1300]
  4025a4:	mov	x19, x0
  4025a8:	bl	401730 <scols_table_enable_raw@plt>
  4025ac:	adrp	x8, 416000 <ferror@plt+0x145d0>
  4025b0:	ldrb	w1, [x8, #1292]
  4025b4:	mov	x0, x19
  4025b8:	bl	4016f0 <scols_table_enable_noheadings@plt>
  4025bc:	adrp	x22, 416000 <ferror@plt+0x145d0>
  4025c0:	ldr	w8, [x22, #1288]
  4025c4:	cmp	w8, #0x1
  4025c8:	b.lt	402600 <ferror@plt+0xbd0>  // b.tstop
  4025cc:	mov	w21, wzr
  4025d0:	mov	w0, w21
  4025d4:	bl	402b18 <ferror@plt+0x10e8>
  4025d8:	ldr	x1, [x0]
  4025dc:	ldr	d0, [x0, #8]
  4025e0:	ldr	w2, [x0, #16]
  4025e4:	mov	x0, x19
  4025e8:	bl	401700 <scols_table_new_column@plt>
  4025ec:	cbz	x0, 402650 <ferror@plt+0xc20>
  4025f0:	ldr	w8, [x22, #1288]
  4025f4:	add	w21, w21, #0x1
  4025f8:	cmp	w21, w8
  4025fc:	b.lt	4025d0 <ferror@plt+0xba0>  // b.tstop
  402600:	ldr	x21, [x20]
  402604:	cmp	x21, x20
  402608:	b.eq	402630 <ferror@plt+0xc00>  // b.none
  40260c:	ldr	x22, [x21]
  402610:	mov	x0, x19
  402614:	mov	x1, x21
  402618:	bl	402b3c <ferror@plt+0x110c>
  40261c:	mov	x0, x21
  402620:	bl	402ac4 <ferror@plt+0x1094>
  402624:	cmp	x22, x20
  402628:	mov	x21, x22
  40262c:	b.ne	40260c <ferror@plt+0xbdc>  // b.any
  402630:	mov	x0, x19
  402634:	bl	401950 <scols_print_table@plt>
  402638:	mov	x0, x19
  40263c:	bl	401810 <scols_unref_table@plt>
  402640:	ldp	x20, x19, [sp, #32]
  402644:	ldp	x22, x21, [sp, #16]
  402648:	ldp	x29, x30, [sp], #48
  40264c:	ret
  402650:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402654:	add	x1, x1, #0x78f
  402658:	mov	w2, #0x5                   	// #5
  40265c:	bl	401980 <dcgettext@plt>
  402660:	mov	x1, x0
  402664:	mov	w0, #0x1                   	// #1
  402668:	bl	401a10 <err@plt>
  40266c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402670:	add	x1, x1, #0x76f
  402674:	b	402658 <ferror@plt+0xc28>
  402678:	stp	x29, x30, [sp, #-32]!
  40267c:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402680:	ldr	x0, [x8, #1224]
  402684:	str	x19, [sp, #16]
  402688:	mov	x29, sp
  40268c:	bl	4026f4 <ferror@plt+0xcc4>
  402690:	cbz	w0, 4026a4 <ferror@plt+0xc74>
  402694:	bl	4019d0 <__errno_location@plt>
  402698:	ldr	w8, [x0]
  40269c:	cmp	w8, #0x20
  4026a0:	b.ne	4026c0 <ferror@plt+0xc90>  // b.any
  4026a4:	adrp	x8, 416000 <ferror@plt+0x145d0>
  4026a8:	ldr	x0, [x8, #1200]
  4026ac:	bl	4026f4 <ferror@plt+0xcc4>
  4026b0:	cbnz	w0, 4026e0 <ferror@plt+0xcb0>
  4026b4:	ldr	x19, [sp, #16]
  4026b8:	ldp	x29, x30, [sp], #32
  4026bc:	ret
  4026c0:	adrp	x1, 404000 <ferror@plt+0x25d0>
  4026c4:	add	x1, x1, #0xdce
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	mov	w19, w8
  4026d4:	bl	401980 <dcgettext@plt>
  4026d8:	cbnz	w19, 4026e8 <ferror@plt+0xcb8>
  4026dc:	bl	401960 <warnx@plt>
  4026e0:	mov	w0, #0x1                   	// #1
  4026e4:	bl	401660 <_exit@plt>
  4026e8:	bl	4018a0 <warn@plt>
  4026ec:	mov	w0, #0x1                   	// #1
  4026f0:	bl	401660 <_exit@plt>
  4026f4:	stp	x29, x30, [sp, #-32]!
  4026f8:	stp	x20, x19, [sp, #16]
  4026fc:	mov	x29, sp
  402700:	mov	x20, x0
  402704:	bl	4019d0 <__errno_location@plt>
  402708:	mov	x19, x0
  40270c:	str	wzr, [x0]
  402710:	mov	x0, x20
  402714:	bl	401a30 <ferror@plt>
  402718:	cbnz	w0, 402728 <ferror@plt+0xcf8>
  40271c:	mov	x0, x20
  402720:	bl	401940 <fflush@plt>
  402724:	cbz	w0, 402740 <ferror@plt+0xd10>
  402728:	ldr	w8, [x19]
  40272c:	cmp	w8, #0x9
  402730:	csetm	w0, ne  // ne = any
  402734:	ldp	x20, x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #32
  40273c:	ret
  402740:	mov	x0, x20
  402744:	bl	401760 <fileno@plt>
  402748:	tbnz	w0, #31, 402728 <ferror@plt+0xcf8>
  40274c:	bl	4016b0 <dup@plt>
  402750:	tbnz	w0, #31, 402728 <ferror@plt+0xcf8>
  402754:	bl	401820 <close@plt>
  402758:	cbnz	w0, 402728 <ferror@plt+0xcf8>
  40275c:	b	402734 <ferror@plt+0xd04>
  402760:	stp	x29, x30, [sp, #-16]!
  402764:	mov	w0, #0x1                   	// #1
  402768:	mov	w1, #0x30                  	// #48
  40276c:	mov	x29, sp
  402770:	bl	4017e0 <calloc@plt>
  402774:	cbz	x0, 402780 <ferror@plt+0xd50>
  402778:	ldp	x29, x30, [sp], #16
  40277c:	ret
  402780:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402784:	add	x1, x1, #0xdda
  402788:	mov	w0, #0x1                   	// #1
  40278c:	mov	w2, #0x30                  	// #48
  402790:	bl	401a10 <err@plt>
  402794:	sub	sp, sp, #0x40
  402798:	stp	x29, x30, [sp, #32]
  40279c:	add	x29, sp, #0x20
  4027a0:	mov	x8, x1
  4027a4:	stp	x20, x19, [sp, #48]
  4027a8:	mov	x19, x2
  4027ac:	mov	x20, x0
  4027b0:	sub	x1, x29, #0x8
  4027b4:	add	x2, sp, #0x10
  4027b8:	add	x3, sp, #0xc
  4027bc:	mov	x0, x8
  4027c0:	str	wzr, [sp, #12]
  4027c4:	bl	40283c <ferror@plt+0xe0c>
  4027c8:	cbnz	w0, 4027f0 <ferror@plt+0xdc0>
  4027cc:	ldur	x8, [x29, #-8]
  4027d0:	str	x8, [x20]
  4027d4:	ldr	x8, [sp, #16]
  4027d8:	str	x8, [x20, #8]
  4027dc:	ldr	w0, [sp, #12]
  4027e0:	ldp	x20, x19, [sp, #48]
  4027e4:	ldp	x29, x30, [sp, #32]
  4027e8:	add	sp, sp, #0x40
  4027ec:	ret
  4027f0:	adrp	x1, 404000 <ferror@plt+0x25d0>
  4027f4:	add	x1, x1, #0xfd7
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, xzr
  402800:	bl	401980 <dcgettext@plt>
  402804:	adrp	x9, 416000 <ferror@plt+0x145d0>
  402808:	lsl	x8, x19, #5
  40280c:	add	x9, x9, #0x208
  402810:	ldr	x2, [x9, x8]
  402814:	mov	x1, x0
  402818:	mov	w0, #0x1                   	// #1
  40281c:	bl	401990 <errx@plt>
  402820:	stp	x29, x30, [sp, #-16]!
  402824:	mov	x2, x1
  402828:	ldr	x1, [x1, #8]
  40282c:	mov	x29, sp
  402830:	bl	402a24 <ferror@plt+0xff4>
  402834:	ldp	x29, x30, [sp], #16
  402838:	ret
  40283c:	stp	x29, x30, [sp, #-64]!
  402840:	mov	x29, sp
  402844:	str	x23, [sp, #16]
  402848:	stp	x22, x21, [sp, #32]
  40284c:	stp	x20, x19, [sp, #48]
  402850:	str	xzr, [x29, #24]
  402854:	cbz	x0, 402a10 <ferror@plt+0xfe0>
  402858:	mov	x19, x3
  40285c:	mov	x20, x2
  402860:	mov	x23, x1
  402864:	mov	x22, x0
  402868:	bl	4019d0 <__errno_location@plt>
  40286c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402870:	mov	x21, x0
  402874:	str	wzr, [x0]
  402878:	mov	x8, #0xffffffffffffffff    	// #-1
  40287c:	add	x1, x1, #0xff0
  402880:	mov	x0, x22
  402884:	str	wzr, [x19]
  402888:	str	x8, [x20]
  40288c:	str	x8, [x23]
  402890:	bl	401890 <strcmp@plt>
  402894:	cbz	w0, 402908 <ferror@plt+0xed8>
  402898:	ldrb	w8, [x22]
  40289c:	cmp	w8, #0x3a
  4028a0:	b.ne	402910 <ferror@plt+0xee0>  // b.any
  4028a4:	add	x22, x22, #0x1
  4028a8:	adrp	x1, 404000 <ferror@plt+0x25d0>
  4028ac:	add	x1, x1, #0xff0
  4028b0:	mov	x0, x22
  4028b4:	bl	401890 <strcmp@plt>
  4028b8:	cbz	w0, 4028f8 <ferror@plt+0xec8>
  4028bc:	add	x1, x29, #0x18
  4028c0:	mov	w2, #0xa                   	// #10
  4028c4:	mov	x0, x22
  4028c8:	bl	401930 <strtoull@plt>
  4028cc:	str	x0, [x20]
  4028d0:	ldr	w8, [x21]
  4028d4:	mov	w0, #0xffffffff            	// #-1
  4028d8:	cbnz	w8, 402a10 <ferror@plt+0xfe0>
  4028dc:	ldr	x8, [x29, #24]
  4028e0:	cbz	x8, 402a10 <ferror@plt+0xfe0>
  4028e4:	cmp	x8, x22
  4028e8:	mov	w0, #0xffffffff            	// #-1
  4028ec:	b.eq	402a10 <ferror@plt+0xfe0>  // b.none
  4028f0:	ldrb	w8, [x8]
  4028f4:	cbnz	w8, 402a10 <ferror@plt+0xfe0>
  4028f8:	ldr	w8, [x19]
  4028fc:	mov	w0, wzr
  402900:	orr	w8, w8, #0x4
  402904:	b	402a0c <ferror@plt+0xfdc>
  402908:	mov	w8, #0x6                   	// #6
  40290c:	b	402a0c <ferror@plt+0xfdc>
  402910:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402914:	add	x1, x1, #0xff0
  402918:	mov	w2, #0x9                   	// #9
  40291c:	mov	x0, x22
  402920:	bl	401790 <strncmp@plt>
  402924:	cbz	w0, 402960 <ferror@plt+0xf30>
  402928:	add	x1, x29, #0x18
  40292c:	mov	w2, #0xa                   	// #10
  402930:	mov	x0, x22
  402934:	bl	401930 <strtoull@plt>
  402938:	str	x0, [x23]
  40293c:	str	x0, [x20]
  402940:	ldr	x8, [x29, #24]
  402944:	mov	w0, #0xffffffff            	// #-1
  402948:	cmp	x8, x22
  40294c:	b.eq	402a10 <ferror@plt+0xfe0>  // b.none
  402950:	ldr	w9, [x21]
  402954:	cbnz	w9, 402a10 <ferror@plt+0xfe0>
  402958:	cbnz	x8, 402968 <ferror@plt+0xf38>
  40295c:	b	402a10 <ferror@plt+0xfe0>
  402960:	add	x8, x22, #0x9
  402964:	str	x8, [x29, #24]
  402968:	ldr	x8, [x29, #24]
  40296c:	ldrb	w9, [x8]
  402970:	cmp	w9, #0x3a
  402974:	b.ne	402a00 <ferror@plt+0xfd0>  // b.any
  402978:	ldrb	w10, [x8, #1]
  40297c:	cbz	w10, 4029e8 <ferror@plt+0xfb8>
  402980:	cmp	w9, #0x3a
  402984:	b.ne	402a00 <ferror@plt+0xfd0>  // b.any
  402988:	add	x22, x8, #0x1
  40298c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402990:	add	x1, x1, #0xff0
  402994:	mov	x0, x22
  402998:	bl	401890 <strcmp@plt>
  40299c:	cbz	w0, 4029f8 <ferror@plt+0xfc8>
  4029a0:	add	x1, x29, #0x18
  4029a4:	mov	w2, #0xa                   	// #10
  4029a8:	mov	x0, x22
  4029ac:	str	xzr, [x29, #24]
  4029b0:	str	wzr, [x21]
  4029b4:	bl	401930 <strtoull@plt>
  4029b8:	str	x0, [x20]
  4029bc:	ldr	w8, [x21]
  4029c0:	mov	w0, #0xffffffff            	// #-1
  4029c4:	cbnz	w8, 402a10 <ferror@plt+0xfe0>
  4029c8:	ldr	x8, [x29, #24]
  4029cc:	cbz	x8, 402a10 <ferror@plt+0xfe0>
  4029d0:	cmp	x8, x22
  4029d4:	mov	w0, #0xffffffff            	// #-1
  4029d8:	b.eq	402a10 <ferror@plt+0xfe0>  // b.none
  4029dc:	ldrb	w8, [x8]
  4029e0:	cbz	w8, 402a00 <ferror@plt+0xfd0>
  4029e4:	b	402a10 <ferror@plt+0xfe0>
  4029e8:	ldr	w8, [x19]
  4029ec:	mov	w0, wzr
  4029f0:	orr	w8, w8, #0x2
  4029f4:	b	402a0c <ferror@plt+0xfdc>
  4029f8:	mov	x8, #0xffffffffffffffff    	// #-1
  4029fc:	str	x8, [x20]
  402a00:	ldr	w8, [x19]
  402a04:	mov	w0, wzr
  402a08:	orr	w8, w8, #0x6
  402a0c:	str	w8, [x19]
  402a10:	ldp	x20, x19, [sp, #48]
  402a14:	ldp	x22, x21, [sp, #32]
  402a18:	ldr	x23, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #64
  402a20:	ret
  402a24:	str	x0, [x2, #8]
  402a28:	stp	x2, x1, [x0]
  402a2c:	str	x0, [x1]
  402a30:	ret
  402a34:	sub	sp, sp, #0x30
  402a38:	stp	x29, x30, [sp, #16]
  402a3c:	ldr	x8, [x0, #32]
  402a40:	adrp	x9, 416000 <ferror@plt+0x145d0>
  402a44:	str	x19, [sp, #32]
  402a48:	mov	x19, x0
  402a4c:	ldr	w0, [x9, #1244]
  402a50:	ldr	w1, [x8, #24]
  402a54:	mov	x3, sp
  402a58:	mov	x2, xzr
  402a5c:	add	x29, sp, #0x10
  402a60:	bl	4019e0 <prlimit@plt>
  402a64:	cmn	w0, #0x1
  402a68:	b.eq	402a9c <ferror@plt+0x106c>  // b.none
  402a6c:	ldr	w8, [x19, #40]
  402a70:	tbnz	w8, #1, 402a80 <ferror@plt+0x1050>
  402a74:	ldr	x8, [sp]
  402a78:	str	x8, [x19, #16]
  402a7c:	b	402a8c <ferror@plt+0x105c>
  402a80:	tbnz	w8, #2, 402a8c <ferror@plt+0x105c>
  402a84:	ldr	x8, [sp, #8]
  402a88:	str	x8, [x19, #24]
  402a8c:	ldr	x19, [sp, #32]
  402a90:	ldp	x29, x30, [sp, #16]
  402a94:	add	sp, sp, #0x30
  402a98:	ret
  402a9c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402aa0:	add	x1, x1, #0x754
  402aa4:	mov	w2, #0x5                   	// #5
  402aa8:	mov	x0, xzr
  402aac:	bl	401980 <dcgettext@plt>
  402ab0:	ldr	x8, [x19, #32]
  402ab4:	mov	x1, x0
  402ab8:	mov	w0, #0x1                   	// #1
  402abc:	ldr	x2, [x8]
  402ac0:	bl	401a10 <err@plt>
  402ac4:	cbz	x0, 402aec <ferror@plt+0x10bc>
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	str	x19, [sp, #16]
  402ad0:	mov	x29, sp
  402ad4:	mov	x19, x0
  402ad8:	bl	402af0 <ferror@plt+0x10c0>
  402adc:	mov	x0, x19
  402ae0:	bl	4018d0 <free@plt>
  402ae4:	ldr	x19, [sp, #16]
  402ae8:	ldp	x29, x30, [sp], #32
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-16]!
  402af4:	ldp	x1, x8, [x0]
  402af8:	mov	x29, sp
  402afc:	mov	x0, x8
  402b00:	bl	402b0c <ferror@plt+0x10dc>
  402b04:	ldp	x29, x30, [sp], #16
  402b08:	ret
  402b0c:	str	x0, [x1, #8]
  402b10:	str	x1, [x0]
  402b14:	ret
  402b18:	stp	x29, x30, [sp, #-16]!
  402b1c:	mov	x29, sp
  402b20:	bl	402ce8 <ferror@plt+0x12b8>
  402b24:	adrp	x9, 416000 <ferror@plt+0x145d0>
  402b28:	sxtw	x8, w0
  402b2c:	add	x9, x9, #0x408
  402b30:	add	x0, x9, x8, lsl #5
  402b34:	ldp	x29, x30, [sp], #16
  402b38:	ret
  402b3c:	sub	sp, sp, #0x50
  402b40:	stp	x29, x30, [sp, #16]
  402b44:	stp	x24, x23, [sp, #32]
  402b48:	stp	x22, x21, [sp, #48]
  402b4c:	stp	x20, x19, [sp, #64]
  402b50:	add	x29, sp, #0x10
  402b54:	cbz	x0, 402c98 <ferror@plt+0x1268>
  402b58:	mov	x19, x1
  402b5c:	cbz	x1, 402cb8 <ferror@plt+0x1288>
  402b60:	mov	x1, xzr
  402b64:	bl	401800 <scols_table_new_line@plt>
  402b68:	cbz	x0, 402cd8 <ferror@plt+0x12a8>
  402b6c:	adrp	x23, 416000 <ferror@plt+0x145d0>
  402b70:	ldr	w8, [x23, #1288]
  402b74:	cmp	w8, #0x1
  402b78:	b.lt	402c60 <ferror@plt+0x1230>  // b.tstop
  402b7c:	adrp	x24, 404000 <ferror@plt+0x25d0>
  402b80:	adrp	x22, 404000 <ferror@plt+0x25d0>
  402b84:	mov	x20, x0
  402b88:	mov	x21, xzr
  402b8c:	add	x24, x24, #0x924
  402b90:	add	x22, x22, #0xff0
  402b94:	b	402ba8 <ferror@plt+0x1178>
  402b98:	ldrsw	x8, [x23, #1288]
  402b9c:	add	x21, x21, #0x1
  402ba0:	cmp	x21, x8
  402ba4:	b.ge	402c60 <ferror@plt+0x1230>  // b.tcont
  402ba8:	mov	w0, w21
  402bac:	str	xzr, [sp, #8]
  402bb0:	bl	402ce8 <ferror@plt+0x12b8>
  402bb4:	cmp	w0, #0x4
  402bb8:	b.hi	402c3c <ferror@plt+0x120c>  // b.pmore
  402bbc:	mov	w8, w0
  402bc0:	adr	x9, 402bd0 <ferror@plt+0x11a0>
  402bc4:	ldrb	w10, [x24, x8]
  402bc8:	add	x9, x9, x10, lsl #2
  402bcc:	br	x9
  402bd0:	ldr	x8, [x19, #32]
  402bd4:	ldr	x0, [x8, #8]
  402bd8:	b	402c34 <ferror@plt+0x1204>
  402bdc:	ldr	x8, [x19, #32]
  402be0:	ldr	x1, [x8, #16]
  402be4:	cbz	x1, 402c58 <ferror@plt+0x1228>
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	mov	x0, xzr
  402bf0:	b	402c24 <ferror@plt+0x11f4>
  402bf4:	ldr	x2, [x19, #16]
  402bf8:	cmn	x2, #0x1
  402bfc:	b.eq	402c18 <ferror@plt+0x11e8>  // b.none
  402c00:	add	x0, sp, #0x8
  402c04:	bl	402da8 <ferror@plt+0x1378>
  402c08:	b	402c3c <ferror@plt+0x120c>
  402c0c:	ldr	x2, [x19, #24]
  402c10:	cmn	x2, #0x1
  402c14:	b.ne	402c00 <ferror@plt+0x11d0>  // b.any
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, xzr
  402c20:	mov	x1, x22
  402c24:	bl	401980 <dcgettext@plt>
  402c28:	b	402c34 <ferror@plt+0x1204>
  402c2c:	ldr	x8, [x19, #32]
  402c30:	ldr	x0, [x8]
  402c34:	bl	402d5c <ferror@plt+0x132c>
  402c38:	str	x0, [sp, #8]
  402c3c:	ldr	x2, [sp, #8]
  402c40:	cbz	x2, 402b98 <ferror@plt+0x1168>
  402c44:	mov	x0, x20
  402c48:	mov	x1, x21
  402c4c:	bl	4016c0 <scols_line_refer_data@plt>
  402c50:	cbz	w0, 402b98 <ferror@plt+0x1168>
  402c54:	b	402c78 <ferror@plt+0x1248>
  402c58:	mov	x0, xzr
  402c5c:	b	402c38 <ferror@plt+0x1208>
  402c60:	ldp	x20, x19, [sp, #64]
  402c64:	ldp	x22, x21, [sp, #48]
  402c68:	ldp	x24, x23, [sp, #32]
  402c6c:	ldp	x29, x30, [sp, #16]
  402c70:	add	sp, sp, #0x50
  402c74:	ret
  402c78:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402c7c:	add	x1, x1, #0x862
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	mov	x0, xzr
  402c88:	bl	401980 <dcgettext@plt>
  402c8c:	mov	x1, x0
  402c90:	mov	w0, #0x1                   	// #1
  402c94:	bl	401a10 <err@plt>
  402c98:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402c9c:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402ca0:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402ca4:	add	x0, x0, #0x789
  402ca8:	add	x1, x1, #0xffa
  402cac:	add	x3, x3, #0x7fd
  402cb0:	mov	w2, #0xe0                  	// #224
  402cb4:	bl	4019c0 <__assert_fail@plt>
  402cb8:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402cbc:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402cc0:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402cc4:	add	x0, x0, #0x83c
  402cc8:	add	x1, x1, #0xffa
  402ccc:	add	x3, x3, #0x7fd
  402cd0:	mov	w2, #0xe1                  	// #225
  402cd4:	bl	4019c0 <__assert_fail@plt>
  402cd8:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402cdc:	add	x1, x1, #0x83e
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	b	402c88 <ferror@plt+0x1258>
  402ce8:	stp	x29, x30, [sp, #-16]!
  402cec:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402cf0:	ldr	w8, [x8, #1288]
  402cf4:	mov	x29, sp
  402cf8:	cmp	w8, w0
  402cfc:	b.le	402d1c <ferror@plt+0x12ec>
  402d00:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402d04:	add	x8, x8, #0x4e0
  402d08:	ldr	w0, [x8, w0, sxtw #2]
  402d0c:	cmp	w0, #0x5
  402d10:	b.ge	402d3c <ferror@plt+0x130c>  // b.tcont
  402d14:	ldp	x29, x30, [sp], #16
  402d18:	ret
  402d1c:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402d20:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402d24:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402d28:	add	x0, x0, #0x7b0
  402d2c:	add	x1, x1, #0xffa
  402d30:	add	x3, x3, #0x7bf
  402d34:	mov	w2, #0xd0                  	// #208
  402d38:	bl	4019c0 <__assert_fail@plt>
  402d3c:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402d40:	adrp	x1, 404000 <ferror@plt+0x25d0>
  402d44:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402d48:	add	x0, x0, #0x7d6
  402d4c:	add	x1, x1, #0xffa
  402d50:	add	x3, x3, #0x7bf
  402d54:	mov	w2, #0xd1                  	// #209
  402d58:	bl	4019c0 <__assert_fail@plt>
  402d5c:	stp	x29, x30, [sp, #-16]!
  402d60:	mov	x29, sp
  402d64:	cbz	x0, 402d78 <ferror@plt+0x1348>
  402d68:	bl	4017f0 <strdup@plt>
  402d6c:	cbz	x0, 402d98 <ferror@plt+0x1368>
  402d70:	ldp	x29, x30, [sp], #16
  402d74:	ret
  402d78:	adrp	x0, 405000 <ferror@plt+0x35d0>
  402d7c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402d80:	adrp	x3, 405000 <ferror@plt+0x35d0>
  402d84:	add	x0, x0, #0x87c
  402d88:	add	x1, x1, #0x880
  402d8c:	add	x3, x3, #0x893
  402d90:	mov	w2, #0x4a                  	// #74
  402d94:	bl	4019c0 <__assert_fail@plt>
  402d98:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402d9c:	add	x1, x1, #0x8af
  402da0:	mov	w0, #0x1                   	// #1
  402da4:	bl	401a10 <err@plt>
  402da8:	sub	sp, sp, #0x100
  402dac:	stp	x29, x30, [sp, #240]
  402db0:	add	x29, sp, #0xf0
  402db4:	mov	x8, #0xffffffffffffffd0    	// #-48
  402db8:	mov	x9, sp
  402dbc:	sub	x10, x29, #0x70
  402dc0:	movk	x8, #0xff80, lsl #32
  402dc4:	add	x11, x29, #0x10
  402dc8:	add	x9, x9, #0x80
  402dcc:	add	x10, x10, #0x30
  402dd0:	stp	x9, x8, [x29, #-16]
  402dd4:	stp	x11, x10, [x29, #-32]
  402dd8:	stp	x2, x3, [x29, #-112]
  402ddc:	stp	x4, x5, [x29, #-96]
  402de0:	stp	x6, x7, [x29, #-80]
  402de4:	stp	q1, q2, [sp, #16]
  402de8:	str	q0, [sp]
  402dec:	ldp	q0, q1, [x29, #-32]
  402df0:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402df4:	add	x1, x1, #0x85d
  402df8:	sub	x2, x29, #0x40
  402dfc:	stp	q3, q4, [sp, #48]
  402e00:	stp	q5, q6, [sp, #80]
  402e04:	str	q7, [sp, #112]
  402e08:	stp	q0, q1, [x29, #-64]
  402e0c:	bl	4018f0 <vasprintf@plt>
  402e10:	tbnz	w0, #31, 402e20 <ferror@plt+0x13f0>
  402e14:	ldp	x29, x30, [sp, #240]
  402e18:	add	sp, sp, #0x100
  402e1c:	ret
  402e20:	adrp	x1, 405000 <ferror@plt+0x35d0>
  402e24:	add	x1, x1, #0x8c7
  402e28:	mov	w0, #0x1                   	// #1
  402e2c:	bl	401a10 <err@plt>
  402e30:	adrp	x8, 416000 <ferror@plt+0x145d0>
  402e34:	str	w0, [x8, #1192]
  402e38:	ret
  402e3c:	sub	sp, sp, #0x80
  402e40:	stp	x29, x30, [sp, #32]
  402e44:	stp	x28, x27, [sp, #48]
  402e48:	stp	x26, x25, [sp, #64]
  402e4c:	stp	x24, x23, [sp, #80]
  402e50:	stp	x22, x21, [sp, #96]
  402e54:	stp	x20, x19, [sp, #112]
  402e58:	add	x29, sp, #0x20
  402e5c:	str	xzr, [x1]
  402e60:	cbz	x0, 402e9c <ferror@plt+0x146c>
  402e64:	ldrb	w8, [x0]
  402e68:	mov	x21, x0
  402e6c:	cbz	w8, 402e9c <ferror@plt+0x146c>
  402e70:	mov	x20, x2
  402e74:	mov	x19, x1
  402e78:	bl	4018b0 <__ctype_b_loc@plt>
  402e7c:	ldr	x8, [x0]
  402e80:	mov	x23, x0
  402e84:	mov	x9, x21
  402e88:	ldrb	w10, [x9], #1
  402e8c:	ldrh	w11, [x8, x10, lsl #1]
  402e90:	tbnz	w11, #13, 402e88 <ferror@plt+0x1458>
  402e94:	cmp	w10, #0x2d
  402e98:	b.ne	402eb4 <ferror@plt+0x1484>  // b.any
  402e9c:	mov	w21, #0xffffffea            	// #-22
  402ea0:	tbz	w21, #31, 4030e0 <ferror@plt+0x16b0>
  402ea4:	neg	w19, w21
  402ea8:	bl	4019d0 <__errno_location@plt>
  402eac:	str	w19, [x0]
  402eb0:	b	4030e0 <ferror@plt+0x16b0>
  402eb4:	bl	4019d0 <__errno_location@plt>
  402eb8:	mov	x25, x0
  402ebc:	str	wzr, [x0]
  402ec0:	sub	x1, x29, #0x8
  402ec4:	mov	x0, x21
  402ec8:	mov	w2, wzr
  402ecc:	stur	xzr, [x29, #-8]
  402ed0:	bl	401840 <strtoumax@plt>
  402ed4:	ldur	x24, [x29, #-8]
  402ed8:	str	x0, [sp, #16]
  402edc:	cmp	x24, x21
  402ee0:	b.eq	402ef8 <ferror@plt+0x14c8>  // b.none
  402ee4:	add	x8, x0, #0x1
  402ee8:	cmp	x8, #0x1
  402eec:	b.hi	402f10 <ferror@plt+0x14e0>  // b.pmore
  402ef0:	ldr	w8, [x25]
  402ef4:	cbz	w8, 402f10 <ferror@plt+0x14e0>
  402ef8:	ldr	w8, [x25]
  402efc:	mov	w9, #0xffffffea            	// #-22
  402f00:	cmp	w8, #0x0
  402f04:	csneg	w21, w9, w8, eq  // eq = none
  402f08:	tbz	w21, #31, 4030e0 <ferror@plt+0x16b0>
  402f0c:	b	402ea4 <ferror@plt+0x1474>
  402f10:	cbz	x24, 4030d0 <ferror@plt+0x16a0>
  402f14:	ldrb	w8, [x24]
  402f18:	cbz	w8, 4030d0 <ferror@plt+0x16a0>
  402f1c:	mov	w28, wzr
  402f20:	mov	w21, wzr
  402f24:	mov	x22, xzr
  402f28:	b	402f40 <ferror@plt+0x1510>
  402f2c:	mov	x27, xzr
  402f30:	cbz	x22, 402fc8 <ferror@plt+0x1598>
  402f34:	mov	w21, #0xffffffea            	// #-22
  402f38:	mov	w8, wzr
  402f3c:	tbz	wzr, #0, 4030dc <ferror@plt+0x16ac>
  402f40:	ldrb	w8, [x24, #1]
  402f44:	cmp	w8, #0x61
  402f48:	b.le	402f88 <ferror@plt+0x1558>
  402f4c:	cmp	w8, #0x62
  402f50:	b.eq	402f90 <ferror@plt+0x1560>  // b.none
  402f54:	cmp	w8, #0x69
  402f58:	b.ne	402f9c <ferror@plt+0x156c>  // b.any
  402f5c:	ldrb	w9, [x24, #2]
  402f60:	orr	w9, w9, #0x20
  402f64:	cmp	w9, #0x62
  402f68:	b.ne	402f74 <ferror@plt+0x1544>  // b.any
  402f6c:	ldrb	w9, [x24, #3]
  402f70:	cbz	w9, 403104 <ferror@plt+0x16d4>
  402f74:	cmp	w8, #0x42
  402f78:	b.eq	402f90 <ferror@plt+0x1560>  // b.none
  402f7c:	cmp	w8, #0x62
  402f80:	b.ne	402f98 <ferror@plt+0x1568>  // b.any
  402f84:	b	402f90 <ferror@plt+0x1560>
  402f88:	cmp	w8, #0x42
  402f8c:	b.ne	402f98 <ferror@plt+0x1568>  // b.any
  402f90:	ldrb	w9, [x24, #2]
  402f94:	cbz	w9, 40310c <ferror@plt+0x16dc>
  402f98:	cbz	w8, 403104 <ferror@plt+0x16d4>
  402f9c:	bl	401750 <localeconv@plt>
  402fa0:	cbz	x0, 402fb0 <ferror@plt+0x1580>
  402fa4:	ldr	x26, [x0]
  402fa8:	cbnz	x26, 402fb8 <ferror@plt+0x1588>
  402fac:	b	402f2c <ferror@plt+0x14fc>
  402fb0:	mov	x26, xzr
  402fb4:	cbz	x26, 402f2c <ferror@plt+0x14fc>
  402fb8:	mov	x0, x26
  402fbc:	bl	401680 <strlen@plt>
  402fc0:	mov	x27, x0
  402fc4:	cbnz	x22, 402f34 <ferror@plt+0x1504>
  402fc8:	mov	w8, wzr
  402fcc:	cbz	x26, 403048 <ferror@plt+0x1618>
  402fd0:	ldrb	w9, [x24]
  402fd4:	cbz	w9, 403054 <ferror@plt+0x1624>
  402fd8:	mov	x0, x26
  402fdc:	mov	x1, x24
  402fe0:	mov	x2, x27
  402fe4:	bl	401790 <strncmp@plt>
  402fe8:	cbnz	w0, 402f34 <ferror@plt+0x1504>
  402fec:	add	x24, x24, x27
  402ff0:	ldrb	w8, [x24]
  402ff4:	cmp	w8, #0x30
  402ff8:	b.ne	40300c <ferror@plt+0x15dc>  // b.any
  402ffc:	ldrb	w8, [x24, #1]!
  403000:	add	w28, w28, #0x1
  403004:	cmp	w8, #0x30
  403008:	b.eq	402ffc <ferror@plt+0x15cc>  // b.none
  40300c:	ldr	x9, [x23]
  403010:	sxtb	x8, w8
  403014:	ldrh	w8, [x9, x8, lsl #1]
  403018:	tbnz	w8, #11, 403060 <ferror@plt+0x1630>
  40301c:	mov	x22, xzr
  403020:	stur	x24, [x29, #-8]
  403024:	cbz	x22, 403038 <ferror@plt+0x1608>
  403028:	ldur	x8, [x29, #-8]
  40302c:	cbz	x8, 4030b8 <ferror@plt+0x1688>
  403030:	ldrb	w8, [x8]
  403034:	cbz	w8, 4030c4 <ferror@plt+0x1694>
  403038:	ldur	x24, [x29, #-8]
  40303c:	mov	w8, #0x1                   	// #1
  403040:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  403044:	b	4030dc <ferror@plt+0x16ac>
  403048:	mov	w21, #0xffffffea            	// #-22
  40304c:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  403050:	b	4030dc <ferror@plt+0x16ac>
  403054:	mov	w21, #0xffffffea            	// #-22
  403058:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  40305c:	b	4030dc <ferror@plt+0x16ac>
  403060:	sub	x1, x29, #0x8
  403064:	mov	x0, x24
  403068:	mov	w2, wzr
  40306c:	str	wzr, [x25]
  403070:	stur	xzr, [x29, #-8]
  403074:	bl	401840 <strtoumax@plt>
  403078:	ldur	x8, [x29, #-8]
  40307c:	mov	x22, x0
  403080:	cmp	x8, x24
  403084:	b.eq	40309c <ferror@plt+0x166c>  // b.none
  403088:	add	x8, x22, #0x1
  40308c:	cmp	x8, #0x1
  403090:	b.hi	403024 <ferror@plt+0x15f4>  // b.pmore
  403094:	ldr	w8, [x25]
  403098:	cbz	w8, 403024 <ferror@plt+0x15f4>
  40309c:	ldr	w9, [x25]
  4030a0:	mov	w10, #0xffffffea            	// #-22
  4030a4:	mov	w8, wzr
  4030a8:	cmp	w9, #0x0
  4030ac:	csneg	w21, w10, w9, eq  // eq = none
  4030b0:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  4030b4:	b	4030dc <ferror@plt+0x16ac>
  4030b8:	mov	w21, #0xffffffea            	// #-22
  4030bc:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  4030c0:	b	4030dc <ferror@plt+0x16ac>
  4030c4:	mov	w21, #0xffffffea            	// #-22
  4030c8:	tbnz	w8, #0, 402f40 <ferror@plt+0x1510>
  4030cc:	b	4030dc <ferror@plt+0x16ac>
  4030d0:	mov	w21, wzr
  4030d4:	ldr	x8, [sp, #16]
  4030d8:	str	x8, [x19]
  4030dc:	tbnz	w21, #31, 402ea4 <ferror@plt+0x1474>
  4030e0:	mov	w0, w21
  4030e4:	ldp	x20, x19, [sp, #112]
  4030e8:	ldp	x22, x21, [sp, #96]
  4030ec:	ldp	x24, x23, [sp, #80]
  4030f0:	ldp	x26, x25, [sp, #64]
  4030f4:	ldp	x28, x27, [sp, #48]
  4030f8:	ldp	x29, x30, [sp, #32]
  4030fc:	add	sp, sp, #0x80
  403100:	ret
  403104:	mov	w23, #0x400                 	// #1024
  403108:	b	403110 <ferror@plt+0x16e0>
  40310c:	mov	w23, #0x3e8                 	// #1000
  403110:	ldrsb	w24, [x24]
  403114:	adrp	x21, 405000 <ferror@plt+0x35d0>
  403118:	add	x21, x21, #0x8ea
  40311c:	mov	w2, #0x9                   	// #9
  403120:	mov	x0, x21
  403124:	mov	w1, w24
  403128:	bl	401970 <memchr@plt>
  40312c:	cbnz	x0, 40314c <ferror@plt+0x171c>
  403130:	adrp	x21, 405000 <ferror@plt+0x35d0>
  403134:	add	x21, x21, #0x8f3
  403138:	mov	w2, #0x9                   	// #9
  40313c:	mov	x0, x21
  403140:	mov	w1, w24
  403144:	bl	401970 <memchr@plt>
  403148:	cbz	x0, 402e9c <ferror@plt+0x146c>
  40314c:	sub	w8, w0, w21
  403150:	add	w24, w8, #0x1
  403154:	add	x0, sp, #0x10
  403158:	mov	w1, w23
  40315c:	mov	w2, w24
  403160:	bl	403220 <ferror@plt+0x17f0>
  403164:	mov	w21, w0
  403168:	cbz	x20, 403170 <ferror@plt+0x1740>
  40316c:	str	w24, [x20]
  403170:	cbz	x22, 4030d4 <ferror@plt+0x16a4>
  403174:	cbz	w24, 4030d4 <ferror@plt+0x16a4>
  403178:	mov	w8, #0x1                   	// #1
  40317c:	add	x0, sp, #0x8
  403180:	mov	w1, w23
  403184:	mov	w2, w24
  403188:	str	x8, [sp, #8]
  40318c:	bl	403220 <ferror@plt+0x17f0>
  403190:	mov	w8, #0xa                   	// #10
  403194:	cmp	x22, #0xb
  403198:	b.cc	4031ac <ferror@plt+0x177c>  // b.lo, b.ul, b.last
  40319c:	add	x8, x8, x8, lsl #2
  4031a0:	lsl	x8, x8, #1
  4031a4:	cmp	x8, x22
  4031a8:	b.cc	40319c <ferror@plt+0x176c>  // b.lo, b.ul, b.last
  4031ac:	cmp	w28, #0x1
  4031b0:	b.lt	4031c4 <ferror@plt+0x1794>  // b.tstop
  4031b4:	add	x8, x8, x8, lsl #2
  4031b8:	subs	w28, w28, #0x1
  4031bc:	lsl	x8, x8, #1
  4031c0:	b.ne	4031b4 <ferror@plt+0x1784>  // b.any
  4031c4:	ldp	x10, x9, [sp, #8]
  4031c8:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4031cc:	mov	w13, #0x1                   	// #1
  4031d0:	movk	x11, #0xcccd
  4031d4:	mov	w12, #0xa                   	// #10
  4031d8:	b	4031ec <ferror@plt+0x17bc>
  4031dc:	cmp	x22, #0x9
  4031e0:	mov	x22, x14
  4031e4:	mov	x13, x15
  4031e8:	b.ls	403218 <ferror@plt+0x17e8>  // b.plast
  4031ec:	umulh	x14, x22, x11
  4031f0:	lsr	x14, x14, #3
  4031f4:	add	x15, x13, x13, lsl #2
  4031f8:	msub	x16, x14, x12, x22
  4031fc:	lsl	x15, x15, #1
  403200:	cbz	x16, 4031dc <ferror@plt+0x17ac>
  403204:	udiv	x13, x8, x13
  403208:	udiv	x13, x13, x16
  40320c:	udiv	x13, x10, x13
  403210:	add	x9, x9, x13
  403214:	b	4031dc <ferror@plt+0x17ac>
  403218:	str	x9, [sp, #16]
  40321c:	b	4030d4 <ferror@plt+0x16a4>
  403220:	cbz	w2, 403248 <ferror@plt+0x1818>
  403224:	sxtw	x8, w1
  403228:	ldr	x9, [x0]
  40322c:	umulh	x10, x8, x9
  403230:	cmp	xzr, x10
  403234:	b.ne	403250 <ferror@plt+0x1820>  // b.any
  403238:	sub	w2, w2, #0x1
  40323c:	mul	x9, x9, x8
  403240:	str	x9, [x0]
  403244:	cbnz	w2, 403228 <ferror@plt+0x17f8>
  403248:	mov	w0, wzr
  40324c:	ret
  403250:	mov	w0, #0xffffffde            	// #-34
  403254:	ret
  403258:	stp	x29, x30, [sp, #-16]!
  40325c:	mov	x2, xzr
  403260:	mov	x29, sp
  403264:	bl	402e3c <ferror@plt+0x140c>
  403268:	ldp	x29, x30, [sp], #16
  40326c:	ret
  403270:	stp	x29, x30, [sp, #-48]!
  403274:	stp	x22, x21, [sp, #16]
  403278:	stp	x20, x19, [sp, #32]
  40327c:	mov	x20, x1
  403280:	mov	x19, x0
  403284:	mov	x21, x0
  403288:	mov	x29, sp
  40328c:	cbz	x0, 4032bc <ferror@plt+0x188c>
  403290:	ldrb	w22, [x19]
  403294:	mov	x21, x19
  403298:	cbz	w22, 4032bc <ferror@plt+0x188c>
  40329c:	mov	x21, x19
  4032a0:	bl	4018b0 <__ctype_b_loc@plt>
  4032a4:	ldr	x8, [x0]
  4032a8:	and	x9, x22, #0xff
  4032ac:	ldrh	w8, [x8, x9, lsl #1]
  4032b0:	tbz	w8, #11, 4032bc <ferror@plt+0x188c>
  4032b4:	ldrb	w22, [x21, #1]!
  4032b8:	cbnz	w22, 4032a0 <ferror@plt+0x1870>
  4032bc:	cbz	x20, 4032c4 <ferror@plt+0x1894>
  4032c0:	str	x21, [x20]
  4032c4:	cmp	x21, x19
  4032c8:	b.ls	4032dc <ferror@plt+0x18ac>  // b.plast
  4032cc:	ldrb	w8, [x21]
  4032d0:	cmp	w8, #0x0
  4032d4:	cset	w0, eq  // eq = none
  4032d8:	b	4032e0 <ferror@plt+0x18b0>
  4032dc:	mov	w0, wzr
  4032e0:	ldp	x20, x19, [sp, #32]
  4032e4:	ldp	x22, x21, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #48
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-48]!
  4032f4:	stp	x22, x21, [sp, #16]
  4032f8:	stp	x20, x19, [sp, #32]
  4032fc:	mov	x20, x1
  403300:	mov	x19, x0
  403304:	mov	x21, x0
  403308:	mov	x29, sp
  40330c:	cbz	x0, 40333c <ferror@plt+0x190c>
  403310:	ldrb	w22, [x19]
  403314:	mov	x21, x19
  403318:	cbz	w22, 40333c <ferror@plt+0x190c>
  40331c:	mov	x21, x19
  403320:	bl	4018b0 <__ctype_b_loc@plt>
  403324:	ldr	x8, [x0]
  403328:	and	x9, x22, #0xff
  40332c:	ldrh	w8, [x8, x9, lsl #1]
  403330:	tbz	w8, #12, 40333c <ferror@plt+0x190c>
  403334:	ldrb	w22, [x21, #1]!
  403338:	cbnz	w22, 403320 <ferror@plt+0x18f0>
  40333c:	cbz	x20, 403344 <ferror@plt+0x1914>
  403340:	str	x21, [x20]
  403344:	cmp	x21, x19
  403348:	b.ls	40335c <ferror@plt+0x192c>  // b.plast
  40334c:	ldrb	w8, [x21]
  403350:	cmp	w8, #0x0
  403354:	cset	w0, eq  // eq = none
  403358:	b	403360 <ferror@plt+0x1930>
  40335c:	mov	w0, wzr
  403360:	ldp	x20, x19, [sp, #32]
  403364:	ldp	x22, x21, [sp, #16]
  403368:	ldp	x29, x30, [sp], #48
  40336c:	ret
  403370:	sub	sp, sp, #0x100
  403374:	stp	x29, x30, [sp, #208]
  403378:	add	x29, sp, #0xd0
  40337c:	mov	x8, #0xffffffffffffffd0    	// #-48
  403380:	mov	x9, sp
  403384:	sub	x10, x29, #0x50
  403388:	stp	x22, x21, [sp, #224]
  40338c:	stp	x20, x19, [sp, #240]
  403390:	mov	x20, x1
  403394:	mov	x19, x0
  403398:	movk	x8, #0xff80, lsl #32
  40339c:	add	x11, x29, #0x30
  4033a0:	add	x9, x9, #0x80
  4033a4:	add	x22, x10, #0x30
  4033a8:	stp	x2, x3, [x29, #-80]
  4033ac:	stp	x4, x5, [x29, #-64]
  4033b0:	stp	x6, x7, [x29, #-48]
  4033b4:	stp	q1, q2, [sp, #16]
  4033b8:	stp	q3, q4, [sp, #48]
  4033bc:	str	q0, [sp]
  4033c0:	stp	q5, q6, [sp, #80]
  4033c4:	str	q7, [sp, #112]
  4033c8:	stp	x9, x8, [x29, #-16]
  4033cc:	stp	x11, x22, [x29, #-32]
  4033d0:	ldursw	x8, [x29, #-8]
  4033d4:	tbz	w8, #31, 4033e8 <ferror@plt+0x19b8>
  4033d8:	add	w9, w8, #0x8
  4033dc:	cmp	w9, #0x0
  4033e0:	stur	w9, [x29, #-8]
  4033e4:	b.le	403448 <ferror@plt+0x1a18>
  4033e8:	ldur	x8, [x29, #-32]
  4033ec:	add	x9, x8, #0x8
  4033f0:	stur	x9, [x29, #-32]
  4033f4:	ldr	x1, [x8]
  4033f8:	cbz	x1, 403464 <ferror@plt+0x1a34>
  4033fc:	ldursw	x8, [x29, #-8]
  403400:	tbz	w8, #31, 403414 <ferror@plt+0x19e4>
  403404:	add	w9, w8, #0x8
  403408:	cmp	w9, #0x0
  40340c:	stur	w9, [x29, #-8]
  403410:	b.le	403458 <ferror@plt+0x1a28>
  403414:	ldur	x8, [x29, #-32]
  403418:	add	x9, x8, #0x8
  40341c:	stur	x9, [x29, #-32]
  403420:	ldr	x21, [x8]
  403424:	cbz	x21, 403464 <ferror@plt+0x1a34>
  403428:	mov	x0, x19
  40342c:	bl	401890 <strcmp@plt>
  403430:	cbz	w0, 403480 <ferror@plt+0x1a50>
  403434:	mov	x0, x19
  403438:	mov	x1, x21
  40343c:	bl	401890 <strcmp@plt>
  403440:	cbnz	w0, 4033d0 <ferror@plt+0x19a0>
  403444:	b	403484 <ferror@plt+0x1a54>
  403448:	add	x8, x22, x8
  40344c:	ldr	x1, [x8]
  403450:	cbnz	x1, 4033fc <ferror@plt+0x19cc>
  403454:	b	403464 <ferror@plt+0x1a34>
  403458:	add	x8, x22, x8
  40345c:	ldr	x21, [x8]
  403460:	cbnz	x21, 403428 <ferror@plt+0x19f8>
  403464:	adrp	x8, 416000 <ferror@plt+0x145d0>
  403468:	ldr	w0, [x8, #1192]
  40346c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403470:	add	x1, x1, #0x8fc
  403474:	mov	x2, x20
  403478:	mov	x3, x19
  40347c:	bl	401990 <errx@plt>
  403480:	mov	w0, #0x1                   	// #1
  403484:	ldp	x20, x19, [sp, #240]
  403488:	ldp	x22, x21, [sp, #224]
  40348c:	ldp	x29, x30, [sp, #208]
  403490:	add	sp, sp, #0x100
  403494:	ret
  403498:	cbz	x1, 4034bc <ferror@plt+0x1a8c>
  40349c:	sxtb	w8, w2
  4034a0:	ldrsb	w9, [x0]
  4034a4:	cbz	w9, 4034bc <ferror@plt+0x1a8c>
  4034a8:	cmp	w8, w9
  4034ac:	b.eq	4034c0 <ferror@plt+0x1a90>  // b.none
  4034b0:	sub	x1, x1, #0x1
  4034b4:	add	x0, x0, #0x1
  4034b8:	cbnz	x1, 4034a0 <ferror@plt+0x1a70>
  4034bc:	mov	x0, xzr
  4034c0:	ret
  4034c4:	stp	x29, x30, [sp, #-32]!
  4034c8:	stp	x20, x19, [sp, #16]
  4034cc:	mov	x29, sp
  4034d0:	mov	x20, x1
  4034d4:	mov	x19, x0
  4034d8:	bl	403518 <ferror@plt+0x1ae8>
  4034dc:	cmp	w0, w0, sxth
  4034e0:	b.ne	4034f0 <ferror@plt+0x1ac0>  // b.any
  4034e4:	ldp	x20, x19, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #32
  4034ec:	ret
  4034f0:	bl	4019d0 <__errno_location@plt>
  4034f4:	mov	w8, #0x22                  	// #34
  4034f8:	str	w8, [x0]
  4034fc:	adrp	x8, 416000 <ferror@plt+0x145d0>
  403500:	ldr	w0, [x8, #1192]
  403504:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403508:	add	x1, x1, #0x8fc
  40350c:	mov	x2, x20
  403510:	mov	x3, x19
  403514:	bl	401a10 <err@plt>
  403518:	stp	x29, x30, [sp, #-32]!
  40351c:	stp	x20, x19, [sp, #16]
  403520:	mov	x29, sp
  403524:	mov	x20, x1
  403528:	mov	x19, x0
  40352c:	bl	4035f0 <ferror@plt+0x1bc0>
  403530:	cmp	x0, w0, sxtw
  403534:	b.ne	403544 <ferror@plt+0x1b14>  // b.any
  403538:	ldp	x20, x19, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #32
  403540:	ret
  403544:	bl	4019d0 <__errno_location@plt>
  403548:	mov	w8, #0x22                  	// #34
  40354c:	str	w8, [x0]
  403550:	adrp	x8, 416000 <ferror@plt+0x145d0>
  403554:	ldr	w0, [x8, #1192]
  403558:	adrp	x1, 405000 <ferror@plt+0x35d0>
  40355c:	add	x1, x1, #0x8fc
  403560:	mov	x2, x20
  403564:	mov	x3, x19
  403568:	bl	401a10 <err@plt>
  40356c:	stp	x29, x30, [sp, #-16]!
  403570:	mov	w2, #0xa                   	// #10
  403574:	mov	x29, sp
  403578:	bl	403584 <ferror@plt+0x1b54>
  40357c:	ldp	x29, x30, [sp], #16
  403580:	ret
  403584:	stp	x29, x30, [sp, #-32]!
  403588:	stp	x20, x19, [sp, #16]
  40358c:	mov	x29, sp
  403590:	mov	x20, x1
  403594:	mov	x19, x0
  403598:	bl	4036a8 <ferror@plt+0x1c78>
  40359c:	cmp	w0, #0x10, lsl #12
  4035a0:	b.cs	4035b0 <ferror@plt+0x1b80>  // b.hs, b.nlast
  4035a4:	ldp	x20, x19, [sp, #16]
  4035a8:	ldp	x29, x30, [sp], #32
  4035ac:	ret
  4035b0:	bl	4019d0 <__errno_location@plt>
  4035b4:	mov	w8, #0x22                  	// #34
  4035b8:	str	w8, [x0]
  4035bc:	adrp	x8, 416000 <ferror@plt+0x145d0>
  4035c0:	ldr	w0, [x8, #1192]
  4035c4:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4035c8:	add	x1, x1, #0x8fc
  4035cc:	mov	x2, x20
  4035d0:	mov	x3, x19
  4035d4:	bl	401a10 <err@plt>
  4035d8:	stp	x29, x30, [sp, #-16]!
  4035dc:	mov	w2, #0x10                  	// #16
  4035e0:	mov	x29, sp
  4035e4:	bl	403584 <ferror@plt+0x1b54>
  4035e8:	ldp	x29, x30, [sp], #16
  4035ec:	ret
  4035f0:	stp	x29, x30, [sp, #-48]!
  4035f4:	mov	x29, sp
  4035f8:	str	x21, [sp, #16]
  4035fc:	stp	x20, x19, [sp, #32]
  403600:	mov	x20, x1
  403604:	mov	x19, x0
  403608:	str	xzr, [x29, #24]
  40360c:	bl	4019d0 <__errno_location@plt>
  403610:	mov	x21, x0
  403614:	str	wzr, [x0]
  403618:	cbz	x19, 403664 <ferror@plt+0x1c34>
  40361c:	ldrb	w8, [x19]
  403620:	cbz	w8, 403664 <ferror@plt+0x1c34>
  403624:	add	x1, x29, #0x18
  403628:	mov	w2, #0xa                   	// #10
  40362c:	mov	x0, x19
  403630:	bl	4016d0 <strtoimax@plt>
  403634:	ldr	w8, [x21]
  403638:	cbnz	w8, 403664 <ferror@plt+0x1c34>
  40363c:	ldr	x8, [x29, #24]
  403640:	cmp	x8, x19
  403644:	b.eq	403664 <ferror@plt+0x1c34>  // b.none
  403648:	cbz	x8, 403654 <ferror@plt+0x1c24>
  40364c:	ldrb	w8, [x8]
  403650:	cbnz	w8, 403664 <ferror@plt+0x1c34>
  403654:	ldp	x20, x19, [sp, #32]
  403658:	ldr	x21, [sp, #16]
  40365c:	ldp	x29, x30, [sp], #48
  403660:	ret
  403664:	ldr	w8, [x21]
  403668:	adrp	x9, 416000 <ferror@plt+0x145d0>
  40366c:	ldr	w0, [x9, #1192]
  403670:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403674:	add	x1, x1, #0x8fc
  403678:	mov	x2, x20
  40367c:	mov	x3, x19
  403680:	cmp	w8, #0x22
  403684:	b.ne	40368c <ferror@plt+0x1c5c>  // b.any
  403688:	bl	401a10 <err@plt>
  40368c:	bl	401990 <errx@plt>
  403690:	stp	x29, x30, [sp, #-16]!
  403694:	mov	w2, #0xa                   	// #10
  403698:	mov	x29, sp
  40369c:	bl	4036a8 <ferror@plt+0x1c78>
  4036a0:	ldp	x29, x30, [sp], #16
  4036a4:	ret
  4036a8:	stp	x29, x30, [sp, #-32]!
  4036ac:	stp	x20, x19, [sp, #16]
  4036b0:	mov	x29, sp
  4036b4:	mov	x20, x1
  4036b8:	mov	x19, x0
  4036bc:	bl	40372c <ferror@plt+0x1cfc>
  4036c0:	lsr	x8, x0, #32
  4036c4:	cbnz	x8, 4036d4 <ferror@plt+0x1ca4>
  4036c8:	ldp	x20, x19, [sp, #16]
  4036cc:	ldp	x29, x30, [sp], #32
  4036d0:	ret
  4036d4:	bl	4019d0 <__errno_location@plt>
  4036d8:	mov	w8, #0x22                  	// #34
  4036dc:	str	w8, [x0]
  4036e0:	adrp	x8, 416000 <ferror@plt+0x145d0>
  4036e4:	ldr	w0, [x8, #1192]
  4036e8:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4036ec:	add	x1, x1, #0x8fc
  4036f0:	mov	x2, x20
  4036f4:	mov	x3, x19
  4036f8:	bl	401a10 <err@plt>
  4036fc:	stp	x29, x30, [sp, #-16]!
  403700:	mov	w2, #0x10                  	// #16
  403704:	mov	x29, sp
  403708:	bl	4036a8 <ferror@plt+0x1c78>
  40370c:	ldp	x29, x30, [sp], #16
  403710:	ret
  403714:	stp	x29, x30, [sp, #-16]!
  403718:	mov	w2, #0xa                   	// #10
  40371c:	mov	x29, sp
  403720:	bl	40372c <ferror@plt+0x1cfc>
  403724:	ldp	x29, x30, [sp], #16
  403728:	ret
  40372c:	sub	sp, sp, #0x40
  403730:	stp	x29, x30, [sp, #16]
  403734:	stp	x22, x21, [sp, #32]
  403738:	stp	x20, x19, [sp, #48]
  40373c:	add	x29, sp, #0x10
  403740:	mov	w22, w2
  403744:	mov	x20, x1
  403748:	mov	x19, x0
  40374c:	str	xzr, [sp, #8]
  403750:	bl	4019d0 <__errno_location@plt>
  403754:	mov	x21, x0
  403758:	str	wzr, [x0]
  40375c:	cbz	x19, 4037ac <ferror@plt+0x1d7c>
  403760:	ldrb	w8, [x19]
  403764:	cbz	w8, 4037ac <ferror@plt+0x1d7c>
  403768:	add	x1, sp, #0x8
  40376c:	mov	x0, x19
  403770:	mov	w2, w22
  403774:	bl	401840 <strtoumax@plt>
  403778:	ldr	w8, [x21]
  40377c:	cbnz	w8, 4037ac <ferror@plt+0x1d7c>
  403780:	ldr	x8, [sp, #8]
  403784:	cmp	x8, x19
  403788:	b.eq	4037ac <ferror@plt+0x1d7c>  // b.none
  40378c:	cbz	x8, 403798 <ferror@plt+0x1d68>
  403790:	ldrb	w8, [x8]
  403794:	cbnz	w8, 4037ac <ferror@plt+0x1d7c>
  403798:	ldp	x20, x19, [sp, #48]
  40379c:	ldp	x22, x21, [sp, #32]
  4037a0:	ldp	x29, x30, [sp, #16]
  4037a4:	add	sp, sp, #0x40
  4037a8:	ret
  4037ac:	ldr	w8, [x21]
  4037b0:	adrp	x9, 416000 <ferror@plt+0x145d0>
  4037b4:	ldr	w0, [x9, #1192]
  4037b8:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4037bc:	add	x1, x1, #0x8fc
  4037c0:	mov	x2, x20
  4037c4:	mov	x3, x19
  4037c8:	cmp	w8, #0x22
  4037cc:	b.ne	4037d4 <ferror@plt+0x1da4>  // b.any
  4037d0:	bl	401a10 <err@plt>
  4037d4:	bl	401990 <errx@plt>
  4037d8:	stp	x29, x30, [sp, #-16]!
  4037dc:	mov	w2, #0x10                  	// #16
  4037e0:	mov	x29, sp
  4037e4:	bl	40372c <ferror@plt+0x1cfc>
  4037e8:	ldp	x29, x30, [sp], #16
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-48]!
  4037f4:	mov	x29, sp
  4037f8:	str	x21, [sp, #16]
  4037fc:	stp	x20, x19, [sp, #32]
  403800:	mov	x20, x1
  403804:	mov	x19, x0
  403808:	str	xzr, [x29, #24]
  40380c:	bl	4019d0 <__errno_location@plt>
  403810:	mov	x21, x0
  403814:	str	wzr, [x0]
  403818:	cbz	x19, 403860 <ferror@plt+0x1e30>
  40381c:	ldrb	w8, [x19]
  403820:	cbz	w8, 403860 <ferror@plt+0x1e30>
  403824:	add	x1, x29, #0x18
  403828:	mov	x0, x19
  40382c:	bl	4016e0 <strtod@plt>
  403830:	ldr	w8, [x21]
  403834:	cbnz	w8, 403860 <ferror@plt+0x1e30>
  403838:	ldr	x8, [x29, #24]
  40383c:	cmp	x8, x19
  403840:	b.eq	403860 <ferror@plt+0x1e30>  // b.none
  403844:	cbz	x8, 403850 <ferror@plt+0x1e20>
  403848:	ldrb	w8, [x8]
  40384c:	cbnz	w8, 403860 <ferror@plt+0x1e30>
  403850:	ldp	x20, x19, [sp, #32]
  403854:	ldr	x21, [sp, #16]
  403858:	ldp	x29, x30, [sp], #48
  40385c:	ret
  403860:	ldr	w8, [x21]
  403864:	adrp	x9, 416000 <ferror@plt+0x145d0>
  403868:	ldr	w0, [x9, #1192]
  40386c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403870:	add	x1, x1, #0x8fc
  403874:	mov	x2, x20
  403878:	mov	x3, x19
  40387c:	cmp	w8, #0x22
  403880:	b.ne	403888 <ferror@plt+0x1e58>  // b.any
  403884:	bl	401a10 <err@plt>
  403888:	bl	401990 <errx@plt>
  40388c:	stp	x29, x30, [sp, #-48]!
  403890:	mov	x29, sp
  403894:	str	x21, [sp, #16]
  403898:	stp	x20, x19, [sp, #32]
  40389c:	mov	x20, x1
  4038a0:	mov	x19, x0
  4038a4:	str	xzr, [x29, #24]
  4038a8:	bl	4019d0 <__errno_location@plt>
  4038ac:	mov	x21, x0
  4038b0:	str	wzr, [x0]
  4038b4:	cbz	x19, 403900 <ferror@plt+0x1ed0>
  4038b8:	ldrb	w8, [x19]
  4038bc:	cbz	w8, 403900 <ferror@plt+0x1ed0>
  4038c0:	add	x1, x29, #0x18
  4038c4:	mov	w2, #0xa                   	// #10
  4038c8:	mov	x0, x19
  4038cc:	bl	4018c0 <strtol@plt>
  4038d0:	ldr	w8, [x21]
  4038d4:	cbnz	w8, 403900 <ferror@plt+0x1ed0>
  4038d8:	ldr	x8, [x29, #24]
  4038dc:	cmp	x8, x19
  4038e0:	b.eq	403900 <ferror@plt+0x1ed0>  // b.none
  4038e4:	cbz	x8, 4038f0 <ferror@plt+0x1ec0>
  4038e8:	ldrb	w8, [x8]
  4038ec:	cbnz	w8, 403900 <ferror@plt+0x1ed0>
  4038f0:	ldp	x20, x19, [sp, #32]
  4038f4:	ldr	x21, [sp, #16]
  4038f8:	ldp	x29, x30, [sp], #48
  4038fc:	ret
  403900:	ldr	w8, [x21]
  403904:	adrp	x9, 416000 <ferror@plt+0x145d0>
  403908:	ldr	w0, [x9, #1192]
  40390c:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403910:	add	x1, x1, #0x8fc
  403914:	mov	x2, x20
  403918:	mov	x3, x19
  40391c:	cmp	w8, #0x22
  403920:	b.ne	403928 <ferror@plt+0x1ef8>  // b.any
  403924:	bl	401a10 <err@plt>
  403928:	bl	401990 <errx@plt>
  40392c:	stp	x29, x30, [sp, #-48]!
  403930:	mov	x29, sp
  403934:	str	x21, [sp, #16]
  403938:	stp	x20, x19, [sp, #32]
  40393c:	mov	x20, x1
  403940:	mov	x19, x0
  403944:	str	xzr, [x29, #24]
  403948:	bl	4019d0 <__errno_location@plt>
  40394c:	mov	x21, x0
  403950:	str	wzr, [x0]
  403954:	cbz	x19, 4039a0 <ferror@plt+0x1f70>
  403958:	ldrb	w8, [x19]
  40395c:	cbz	w8, 4039a0 <ferror@plt+0x1f70>
  403960:	add	x1, x29, #0x18
  403964:	mov	w2, #0xa                   	// #10
  403968:	mov	x0, x19
  40396c:	bl	401670 <strtoul@plt>
  403970:	ldr	w8, [x21]
  403974:	cbnz	w8, 4039a0 <ferror@plt+0x1f70>
  403978:	ldr	x8, [x29, #24]
  40397c:	cmp	x8, x19
  403980:	b.eq	4039a0 <ferror@plt+0x1f70>  // b.none
  403984:	cbz	x8, 403990 <ferror@plt+0x1f60>
  403988:	ldrb	w8, [x8]
  40398c:	cbnz	w8, 4039a0 <ferror@plt+0x1f70>
  403990:	ldp	x20, x19, [sp, #32]
  403994:	ldr	x21, [sp, #16]
  403998:	ldp	x29, x30, [sp], #48
  40399c:	ret
  4039a0:	ldr	w8, [x21]
  4039a4:	adrp	x9, 416000 <ferror@plt+0x145d0>
  4039a8:	ldr	w0, [x9, #1192]
  4039ac:	adrp	x1, 405000 <ferror@plt+0x35d0>
  4039b0:	add	x1, x1, #0x8fc
  4039b4:	mov	x2, x20
  4039b8:	mov	x3, x19
  4039bc:	cmp	w8, #0x22
  4039c0:	b.ne	4039c8 <ferror@plt+0x1f98>  // b.any
  4039c4:	bl	401a10 <err@plt>
  4039c8:	bl	401990 <errx@plt>
  4039cc:	sub	sp, sp, #0x30
  4039d0:	stp	x20, x19, [sp, #32]
  4039d4:	mov	x20, x1
  4039d8:	add	x1, sp, #0x8
  4039dc:	stp	x29, x30, [sp, #16]
  4039e0:	add	x29, sp, #0x10
  4039e4:	mov	x19, x0
  4039e8:	bl	403258 <ferror@plt+0x1828>
  4039ec:	cbnz	w0, 403a04 <ferror@plt+0x1fd4>
  4039f0:	ldr	x0, [sp, #8]
  4039f4:	ldp	x20, x19, [sp, #32]
  4039f8:	ldp	x29, x30, [sp, #16]
  4039fc:	add	sp, sp, #0x30
  403a00:	ret
  403a04:	bl	4019d0 <__errno_location@plt>
  403a08:	adrp	x9, 416000 <ferror@plt+0x145d0>
  403a0c:	ldr	w8, [x0]
  403a10:	ldr	w0, [x9, #1192]
  403a14:	adrp	x1, 405000 <ferror@plt+0x35d0>
  403a18:	add	x1, x1, #0x8fc
  403a1c:	mov	x2, x20
  403a20:	mov	x3, x19
  403a24:	cbnz	w8, 403a2c <ferror@plt+0x1ffc>
  403a28:	bl	401990 <errx@plt>
  403a2c:	bl	401a10 <err@plt>
  403a30:	stp	x29, x30, [sp, #-32]!
  403a34:	str	x19, [sp, #16]
  403a38:	mov	x19, x1
  403a3c:	mov	x1, x2
  403a40:	mov	x29, sp
  403a44:	bl	4037f0 <ferror@plt+0x1dc0>
  403a48:	fcvtzs	x8, d0
  403a4c:	mov	x9, #0x848000000000        	// #145685290680320
  403a50:	movk	x9, #0x412e, lsl #48
  403a54:	scvtf	d1, x8
  403a58:	fmov	d2, x9
  403a5c:	fsub	d0, d0, d1
  403a60:	fmul	d0, d0, d2
  403a64:	fcvtzs	x9, d0
  403a68:	stp	x8, x9, [x19]
  403a6c:	ldr	x19, [sp, #16]
  403a70:	ldp	x29, x30, [sp], #32
  403a74:	ret
  403a78:	and	w8, w0, #0xf000
  403a7c:	sub	w8, w8, #0x1, lsl #12
  403a80:	lsr	w9, w8, #12
  403a84:	cmp	w9, #0xb
  403a88:	mov	w8, wzr
  403a8c:	b.hi	403ae0 <ferror@plt+0x20b0>  // b.pmore
  403a90:	adrp	x10, 405000 <ferror@plt+0x35d0>
  403a94:	add	x10, x10, #0x8de
  403a98:	adr	x11, 403aac <ferror@plt+0x207c>
  403a9c:	ldrb	w12, [x10, x9]
  403aa0:	add	x11, x11, x12, lsl #2
  403aa4:	mov	w9, #0x64                  	// #100
  403aa8:	br	x11
  403aac:	mov	w9, #0x70                  	// #112
  403ab0:	b	403ad8 <ferror@plt+0x20a8>
  403ab4:	mov	w9, #0x63                  	// #99
  403ab8:	b	403ad8 <ferror@plt+0x20a8>
  403abc:	mov	w9, #0x62                  	// #98
  403ac0:	b	403ad8 <ferror@plt+0x20a8>
  403ac4:	mov	w9, #0x6c                  	// #108
  403ac8:	b	403ad8 <ferror@plt+0x20a8>
  403acc:	mov	w9, #0x73                  	// #115
  403ad0:	b	403ad8 <ferror@plt+0x20a8>
  403ad4:	mov	w9, #0x2d                  	// #45
  403ad8:	mov	w8, #0x1                   	// #1
  403adc:	strb	w9, [x1]
  403ae0:	tst	w0, #0x100
  403ae4:	mov	w9, #0x72                  	// #114
  403ae8:	mov	w10, #0x2d                  	// #45
  403aec:	add	x11, x1, x8
  403af0:	mov	w12, #0x77                  	// #119
  403af4:	csel	w17, w10, w9, eq  // eq = none
  403af8:	tst	w0, #0x80
  403afc:	mov	w14, #0x53                  	// #83
  403b00:	mov	w15, #0x73                  	// #115
  403b04:	mov	w16, #0x78                  	// #120
  403b08:	strb	w17, [x11]
  403b0c:	csel	w17, w10, w12, eq  // eq = none
  403b10:	tst	w0, #0x40
  403b14:	orr	x13, x8, #0x2
  403b18:	strb	w17, [x11, #1]
  403b1c:	csel	w11, w15, w14, ne  // ne = any
  403b20:	csel	w17, w16, w10, ne  // ne = any
  403b24:	tst	w0, #0x800
  403b28:	csel	w11, w17, w11, eq  // eq = none
  403b2c:	add	x13, x13, x1
  403b30:	tst	w0, #0x20
  403b34:	strb	w11, [x13]
  403b38:	csel	w11, w10, w9, eq  // eq = none
  403b3c:	tst	w0, #0x10
  403b40:	strb	w11, [x13, #1]
  403b44:	csel	w11, w10, w12, eq  // eq = none
  403b48:	tst	w0, #0x8
  403b4c:	csel	w14, w15, w14, ne  // ne = any
  403b50:	csel	w15, w16, w10, ne  // ne = any
  403b54:	tst	w0, #0x400
  403b58:	orr	x8, x8, #0x6
  403b5c:	csel	w14, w15, w14, eq  // eq = none
  403b60:	tst	w0, #0x4
  403b64:	add	x8, x8, x1
  403b68:	csel	w9, w10, w9, eq  // eq = none
  403b6c:	tst	w0, #0x2
  403b70:	mov	w17, #0x54                  	// #84
  403b74:	strb	w11, [x13, #2]
  403b78:	mov	w11, #0x74                  	// #116
  403b7c:	strb	w14, [x13, #3]
  403b80:	strb	w9, [x8]
  403b84:	csel	w9, w10, w12, eq  // eq = none
  403b88:	tst	w0, #0x1
  403b8c:	strb	w9, [x8, #1]
  403b90:	csel	w9, w11, w17, ne  // ne = any
  403b94:	csel	w10, w16, w10, ne  // ne = any
  403b98:	tst	w0, #0x200
  403b9c:	csel	w9, w10, w9, eq  // eq = none
  403ba0:	mov	x0, x1
  403ba4:	strb	w9, [x8, #2]
  403ba8:	strb	wzr, [x8, #3]
  403bac:	ret
  403bb0:	sub	sp, sp, #0x60
  403bb4:	stp	x22, x21, [sp, #64]
  403bb8:	stp	x20, x19, [sp, #80]
  403bbc:	mov	x21, x1
  403bc0:	mov	w20, w0
  403bc4:	add	x22, sp, #0x8
  403bc8:	stp	x29, x30, [sp, #48]
  403bcc:	add	x29, sp, #0x30
  403bd0:	tbz	w0, #1, 403be0 <ferror@plt+0x21b0>
  403bd4:	orr	x22, x22, #0x1
  403bd8:	mov	w8, #0x20                  	// #32
  403bdc:	strb	w8, [sp, #8]
  403be0:	mov	x0, x21
  403be4:	bl	403d80 <ferror@plt+0x2350>
  403be8:	cbz	w0, 403c0c <ferror@plt+0x21dc>
  403bec:	mov	w8, #0x6667                	// #26215
  403bf0:	movk	w8, #0x6666, lsl #16
  403bf4:	smull	x8, w0, w8
  403bf8:	lsr	x9, x8, #63
  403bfc:	asr	x8, x8, #34
  403c00:	add	w8, w8, w9
  403c04:	sxtw	x9, w8
  403c08:	b	403c10 <ferror@plt+0x21e0>
  403c0c:	mov	x9, xzr
  403c10:	adrp	x8, 405000 <ferror@plt+0x35d0>
  403c14:	add	x8, x8, #0x905
  403c18:	ldrb	w11, [x8, x9]
  403c1c:	mov	x10, #0xffffffffffffffff    	// #-1
  403c20:	lsl	x8, x10, x0
  403c24:	bic	x8, x21, x8
  403c28:	cmp	w0, #0x0
  403c2c:	mov	x10, x22
  403c30:	lsr	x19, x21, x0
  403c34:	csel	x8, x8, xzr, ne  // ne = any
  403c38:	strb	w11, [x10], #1
  403c3c:	tbz	w20, #0, 403c50 <ferror@plt+0x2220>
  403c40:	cbz	x9, 403c50 <ferror@plt+0x2220>
  403c44:	mov	w9, #0x4269                	// #17001
  403c48:	add	x10, x22, #0x3
  403c4c:	sturh	w9, [x22, #1]
  403c50:	strb	wzr, [x10]
  403c54:	cbz	x8, 403c9c <ferror@plt+0x226c>
  403c58:	sub	w9, w0, #0xa
  403c5c:	lsr	x8, x8, x9
  403c60:	tbnz	w20, #2, 403ca8 <ferror@plt+0x2278>
  403c64:	mov	x10, #0xf5c3                	// #62915
  403c68:	movk	x10, #0x5c28, lsl #16
  403c6c:	add	x9, x8, #0x32
  403c70:	movk	x10, #0xc28f, lsl #32
  403c74:	movk	x10, #0x28f5, lsl #48
  403c78:	sub	x8, x8, #0x3b6
  403c7c:	lsr	x9, x9, #2
  403c80:	cmp	x8, #0x64
  403c84:	umulh	x8, x9, x10
  403c88:	lsr	x8, x8, #2
  403c8c:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403c90:	cinc	w19, w19, cc  // cc = lo, ul, last
  403c94:	cbnz	x20, 403cd8 <ferror@plt+0x22a8>
  403c98:	b	403d48 <ferror@plt+0x2318>
  403c9c:	mov	x20, xzr
  403ca0:	cbnz	x20, 403cd8 <ferror@plt+0x22a8>
  403ca4:	b	403d48 <ferror@plt+0x2318>
  403ca8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403cac:	add	x8, x8, #0x5
  403cb0:	movk	x9, #0xcccd
  403cb4:	umulh	x10, x8, x9
  403cb8:	lsr	x20, x10, #3
  403cbc:	mul	x9, x20, x9
  403cc0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403cc4:	ror	x9, x9, #1
  403cc8:	movk	x10, #0x1999, lsl #48
  403ccc:	cmp	x9, x10
  403cd0:	b.ls	403d28 <ferror@plt+0x22f8>  // b.plast
  403cd4:	cbz	x20, 403d48 <ferror@plt+0x2318>
  403cd8:	bl	401750 <localeconv@plt>
  403cdc:	cbz	x0, 403cec <ferror@plt+0x22bc>
  403ce0:	ldr	x4, [x0]
  403ce4:	cbnz	x4, 403cf4 <ferror@plt+0x22c4>
  403ce8:	b	403cfc <ferror@plt+0x22cc>
  403cec:	mov	x4, xzr
  403cf0:	cbz	x4, 403cfc <ferror@plt+0x22cc>
  403cf4:	ldrb	w8, [x4]
  403cf8:	cbnz	w8, 403d04 <ferror@plt+0x22d4>
  403cfc:	adrp	x4, 405000 <ferror@plt+0x35d0>
  403d00:	add	x4, x4, #0x90d
  403d04:	adrp	x2, 405000 <ferror@plt+0x35d0>
  403d08:	add	x2, x2, #0x90f
  403d0c:	add	x0, sp, #0x10
  403d10:	add	x6, sp, #0x8
  403d14:	mov	w1, #0x20                  	// #32
  403d18:	mov	w3, w19
  403d1c:	mov	x5, x20
  403d20:	bl	401740 <snprintf@plt>
  403d24:	b	403d64 <ferror@plt+0x2334>
  403d28:	mov	x9, #0xf5c3                	// #62915
  403d2c:	movk	x9, #0x5c28, lsl #16
  403d30:	movk	x9, #0xc28f, lsl #32
  403d34:	lsr	x8, x8, #2
  403d38:	movk	x9, #0x28f5, lsl #48
  403d3c:	umulh	x8, x8, x9
  403d40:	lsr	x20, x8, #2
  403d44:	cbnz	x20, 403cd8 <ferror@plt+0x22a8>
  403d48:	adrp	x2, 405000 <ferror@plt+0x35d0>
  403d4c:	add	x2, x2, #0x919
  403d50:	add	x0, sp, #0x10
  403d54:	add	x4, sp, #0x8
  403d58:	mov	w1, #0x20                  	// #32
  403d5c:	mov	w3, w19
  403d60:	bl	401740 <snprintf@plt>
  403d64:	add	x0, sp, #0x10
  403d68:	bl	4017f0 <strdup@plt>
  403d6c:	ldp	x20, x19, [sp, #80]
  403d70:	ldp	x22, x21, [sp, #64]
  403d74:	ldp	x29, x30, [sp, #48]
  403d78:	add	sp, sp, #0x60
  403d7c:	ret
  403d80:	mov	w8, #0xa                   	// #10
  403d84:	lsr	x9, x0, x8
  403d88:	cbz	x9, 403d9c <ferror@plt+0x236c>
  403d8c:	cmp	x8, #0x33
  403d90:	add	x8, x8, #0xa
  403d94:	b.cc	403d84 <ferror@plt+0x2354>  // b.lo, b.ul, b.last
  403d98:	mov	w8, #0x46                  	// #70
  403d9c:	sub	w0, w8, #0xa
  403da0:	ret
  403da4:	stp	x29, x30, [sp, #-80]!
  403da8:	stp	x26, x25, [sp, #16]
  403dac:	stp	x24, x23, [sp, #32]
  403db0:	stp	x22, x21, [sp, #48]
  403db4:	stp	x20, x19, [sp, #64]
  403db8:	mov	x29, sp
  403dbc:	cbz	x0, 403ea0 <ferror@plt+0x2470>
  403dc0:	mov	x20, x3
  403dc4:	mov	w19, #0xffffffff            	// #-1
  403dc8:	cbz	x3, 403ebc <ferror@plt+0x248c>
  403dcc:	mov	x21, x2
  403dd0:	cbz	x2, 403ebc <ferror@plt+0x248c>
  403dd4:	mov	x22, x1
  403dd8:	cbz	x1, 403ebc <ferror@plt+0x248c>
  403ddc:	ldrb	w8, [x0]
  403de0:	cbz	w8, 403ebc <ferror@plt+0x248c>
  403de4:	ldrb	w8, [x0]
  403de8:	cbz	w8, 403ea8 <ferror@plt+0x2478>
  403dec:	mov	x24, xzr
  403df0:	mov	x23, xzr
  403df4:	add	x25, x0, #0x1
  403df8:	b	403e04 <ferror@plt+0x23d4>
  403dfc:	ldrb	w8, [x25], #1
  403e00:	cbz	w8, 403eb8 <ferror@plt+0x2488>
  403e04:	cmp	x24, x21
  403e08:	b.cs	403e78 <ferror@plt+0x2448>  // b.hs, b.nlast
  403e0c:	ldrb	w10, [x25]
  403e10:	sub	x9, x25, #0x1
  403e14:	cmp	x23, #0x0
  403e18:	and	w8, w8, #0xff
  403e1c:	csel	x23, x9, x23, eq  // eq = none
  403e20:	cmp	w8, #0x2c
  403e24:	csel	x8, x9, xzr, eq  // eq = none
  403e28:	cmp	w10, #0x0
  403e2c:	csel	x26, x25, x8, eq  // eq = none
  403e30:	mov	w8, #0x4                   	// #4
  403e34:	cbz	x23, 403e80 <ferror@plt+0x2450>
  403e38:	cbz	x26, 403e80 <ferror@plt+0x2450>
  403e3c:	subs	x1, x26, x23
  403e40:	b.ls	403e90 <ferror@plt+0x2460>  // b.plast
  403e44:	mov	x0, x23
  403e48:	blr	x20
  403e4c:	cmn	w0, #0x1
  403e50:	b.eq	403e90 <ferror@plt+0x2460>  // b.none
  403e54:	str	w0, [x22, x24, lsl #2]
  403e58:	ldrb	w8, [x26]
  403e5c:	mov	x23, xzr
  403e60:	add	x24, x24, #0x1
  403e64:	cmp	w8, #0x0
  403e68:	cset	w8, eq  // eq = none
  403e6c:	lsl	w8, w8, #1
  403e70:	cbnz	w8, 403e84 <ferror@plt+0x2454>
  403e74:	b	403dfc <ferror@plt+0x23cc>
  403e78:	mov	w19, #0xfffffffe            	// #-2
  403e7c:	mov	w8, #0x1                   	// #1
  403e80:	cbz	w8, 403dfc <ferror@plt+0x23cc>
  403e84:	cmp	w8, #0x4
  403e88:	b.eq	403dfc <ferror@plt+0x23cc>  // b.none
  403e8c:	b	403eb0 <ferror@plt+0x2480>
  403e90:	mov	w19, #0xffffffff            	// #-1
  403e94:	mov	w8, #0x1                   	// #1
  403e98:	cbnz	w8, 403e84 <ferror@plt+0x2454>
  403e9c:	b	403dfc <ferror@plt+0x23cc>
  403ea0:	mov	w19, #0xffffffff            	// #-1
  403ea4:	b	403ebc <ferror@plt+0x248c>
  403ea8:	mov	x24, xzr
  403eac:	b	403eb8 <ferror@plt+0x2488>
  403eb0:	cmp	w8, #0x2
  403eb4:	b.ne	403ebc <ferror@plt+0x248c>  // b.any
  403eb8:	mov	w19, w24
  403ebc:	mov	w0, w19
  403ec0:	ldp	x20, x19, [sp, #64]
  403ec4:	ldp	x22, x21, [sp, #48]
  403ec8:	ldp	x24, x23, [sp, #32]
  403ecc:	ldp	x26, x25, [sp, #16]
  403ed0:	ldp	x29, x30, [sp], #80
  403ed4:	ret
  403ed8:	stp	x29, x30, [sp, #-32]!
  403edc:	str	x19, [sp, #16]
  403ee0:	mov	x29, sp
  403ee4:	cbz	x0, 403f08 <ferror@plt+0x24d8>
  403ee8:	mov	x19, x3
  403eec:	mov	w8, #0xffffffff            	// #-1
  403ef0:	cbz	x3, 403f0c <ferror@plt+0x24dc>
  403ef4:	ldrb	w9, [x0]
  403ef8:	cbz	w9, 403f0c <ferror@plt+0x24dc>
  403efc:	ldr	x8, [x19]
  403f00:	cmp	x8, x2
  403f04:	b.ls	403f1c <ferror@plt+0x24ec>  // b.plast
  403f08:	mov	w8, #0xffffffff            	// #-1
  403f0c:	ldr	x19, [sp, #16]
  403f10:	mov	w0, w8
  403f14:	ldp	x29, x30, [sp], #32
  403f18:	ret
  403f1c:	cmp	w9, #0x2b
  403f20:	b.ne	403f2c <ferror@plt+0x24fc>  // b.any
  403f24:	add	x0, x0, #0x1
  403f28:	b	403f30 <ferror@plt+0x2500>
  403f2c:	str	xzr, [x19]
  403f30:	ldr	x8, [x19]
  403f34:	mov	x3, x4
  403f38:	add	x1, x1, x8, lsl #2
  403f3c:	sub	x2, x2, x8
  403f40:	bl	403da4 <ferror@plt+0x2374>
  403f44:	mov	w8, w0
  403f48:	cmp	w0, #0x1
  403f4c:	b.lt	403f0c <ferror@plt+0x24dc>  // b.tstop
  403f50:	ldr	x9, [x19]
  403f54:	add	x9, x9, w8, sxtw
  403f58:	str	x9, [x19]
  403f5c:	b	403f0c <ferror@plt+0x24dc>
  403f60:	stp	x29, x30, [sp, #-80]!
  403f64:	stp	x22, x21, [sp, #48]
  403f68:	mov	w21, #0xffffffea            	// #-22
  403f6c:	str	x25, [sp, #16]
  403f70:	stp	x24, x23, [sp, #32]
  403f74:	stp	x20, x19, [sp, #64]
  403f78:	mov	x29, sp
  403f7c:	cbz	x1, 404068 <ferror@plt+0x2638>
  403f80:	cbz	x0, 404068 <ferror@plt+0x2638>
  403f84:	mov	x19, x2
  403f88:	cbz	x2, 404068 <ferror@plt+0x2638>
  403f8c:	ldrb	w8, [x0]
  403f90:	cbz	w8, 404064 <ferror@plt+0x2634>
  403f94:	mov	x20, x1
  403f98:	mov	x22, xzr
  403f9c:	add	x23, x0, #0x1
  403fa0:	mov	w24, #0x1                   	// #1
  403fa4:	b	403fb0 <ferror@plt+0x2580>
  403fa8:	ldrb	w8, [x23], #1
  403fac:	cbz	w8, 404064 <ferror@plt+0x2634>
  403fb0:	mov	x9, x23
  403fb4:	ldrb	w10, [x9], #-1
  403fb8:	cmp	x22, #0x0
  403fbc:	and	w8, w8, #0xff
  403fc0:	csel	x22, x9, x22, eq  // eq = none
  403fc4:	cmp	w8, #0x2c
  403fc8:	csel	x8, x9, xzr, eq  // eq = none
  403fcc:	cmp	w10, #0x0
  403fd0:	csel	x25, x23, x8, eq  // eq = none
  403fd4:	mov	w8, #0x4                   	// #4
  403fd8:	cbz	x22, 40403c <ferror@plt+0x260c>
  403fdc:	cbz	x25, 40403c <ferror@plt+0x260c>
  403fe0:	subs	x1, x25, x22
  403fe4:	b.ls	404034 <ferror@plt+0x2604>  // b.plast
  403fe8:	mov	x0, x22
  403fec:	blr	x19
  403ff0:	tbnz	w0, #31, 40404c <ferror@plt+0x261c>
  403ff4:	add	w8, w0, #0x7
  403ff8:	cmp	w0, #0x0
  403ffc:	csel	w8, w8, w0, lt  // lt = tstop
  404000:	sbfx	x8, x8, #3, #29
  404004:	ldrb	w9, [x20, x8]
  404008:	and	w10, w0, #0x7
  40400c:	lsl	w10, w24, w10
  404010:	mov	x22, xzr
  404014:	orr	w9, w9, w10
  404018:	strb	w9, [x20, x8]
  40401c:	ldrb	w8, [x25]
  404020:	cmp	w8, #0x0
  404024:	cset	w8, eq  // eq = none
  404028:	lsl	w8, w8, #1
  40402c:	cbnz	w8, 404040 <ferror@plt+0x2610>
  404030:	b	403fa8 <ferror@plt+0x2578>
  404034:	mov	w21, #0xffffffff            	// #-1
  404038:	mov	w8, #0x1                   	// #1
  40403c:	cbz	w8, 403fa8 <ferror@plt+0x2578>
  404040:	cmp	w8, #0x4
  404044:	b.eq	403fa8 <ferror@plt+0x2578>  // b.none
  404048:	b	40405c <ferror@plt+0x262c>
  40404c:	mov	w8, #0x1                   	// #1
  404050:	mov	w21, w0
  404054:	cbnz	w8, 404040 <ferror@plt+0x2610>
  404058:	b	403fa8 <ferror@plt+0x2578>
  40405c:	cmp	w8, #0x2
  404060:	b.ne	404068 <ferror@plt+0x2638>  // b.any
  404064:	mov	w21, wzr
  404068:	mov	w0, w21
  40406c:	ldp	x20, x19, [sp, #64]
  404070:	ldp	x22, x21, [sp, #48]
  404074:	ldp	x24, x23, [sp, #32]
  404078:	ldr	x25, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #80
  404080:	ret
  404084:	stp	x29, x30, [sp, #-64]!
  404088:	stp	x22, x21, [sp, #32]
  40408c:	mov	w21, #0xffffffea            	// #-22
  404090:	stp	x24, x23, [sp, #16]
  404094:	stp	x20, x19, [sp, #48]
  404098:	mov	x29, sp
  40409c:	cbz	x1, 40416c <ferror@plt+0x273c>
  4040a0:	cbz	x0, 40416c <ferror@plt+0x273c>
  4040a4:	mov	x19, x2
  4040a8:	cbz	x2, 40416c <ferror@plt+0x273c>
  4040ac:	ldrb	w8, [x0]
  4040b0:	cbz	w8, 404168 <ferror@plt+0x2738>
  4040b4:	mov	x20, x1
  4040b8:	mov	x22, xzr
  4040bc:	add	x23, x0, #0x1
  4040c0:	b	4040cc <ferror@plt+0x269c>
  4040c4:	ldrb	w8, [x23], #1
  4040c8:	cbz	w8, 404168 <ferror@plt+0x2738>
  4040cc:	mov	x9, x23
  4040d0:	ldrb	w10, [x9], #-1
  4040d4:	cmp	x22, #0x0
  4040d8:	and	w8, w8, #0xff
  4040dc:	csel	x22, x9, x22, eq  // eq = none
  4040e0:	cmp	w8, #0x2c
  4040e4:	csel	x8, x9, xzr, eq  // eq = none
  4040e8:	cmp	w10, #0x0
  4040ec:	csel	x24, x23, x8, eq  // eq = none
  4040f0:	mov	w8, #0x4                   	// #4
  4040f4:	cbz	x22, 404140 <ferror@plt+0x2710>
  4040f8:	cbz	x24, 404140 <ferror@plt+0x2710>
  4040fc:	subs	x1, x24, x22
  404100:	b.ls	404138 <ferror@plt+0x2708>  // b.plast
  404104:	mov	x0, x22
  404108:	blr	x19
  40410c:	tbnz	x0, #63, 404150 <ferror@plt+0x2720>
  404110:	ldr	x8, [x20]
  404114:	mov	x22, xzr
  404118:	orr	x8, x8, x0
  40411c:	str	x8, [x20]
  404120:	ldrb	w8, [x24]
  404124:	cmp	w8, #0x0
  404128:	cset	w8, eq  // eq = none
  40412c:	lsl	w8, w8, #1
  404130:	cbnz	w8, 404144 <ferror@plt+0x2714>
  404134:	b	4040c4 <ferror@plt+0x2694>
  404138:	mov	w21, #0xffffffff            	// #-1
  40413c:	mov	w8, #0x1                   	// #1
  404140:	cbz	w8, 4040c4 <ferror@plt+0x2694>
  404144:	cmp	w8, #0x4
  404148:	b.eq	4040c4 <ferror@plt+0x2694>  // b.none
  40414c:	b	404160 <ferror@plt+0x2730>
  404150:	mov	w8, #0x1                   	// #1
  404154:	mov	w21, w0
  404158:	cbnz	w8, 404144 <ferror@plt+0x2714>
  40415c:	b	4040c4 <ferror@plt+0x2694>
  404160:	cmp	w8, #0x2
  404164:	b.ne	40416c <ferror@plt+0x273c>  // b.any
  404168:	mov	w21, wzr
  40416c:	mov	w0, w21
  404170:	ldp	x20, x19, [sp, #48]
  404174:	ldp	x22, x21, [sp, #32]
  404178:	ldp	x24, x23, [sp, #16]
  40417c:	ldp	x29, x30, [sp], #64
  404180:	ret
  404184:	stp	x29, x30, [sp, #-64]!
  404188:	mov	x29, sp
  40418c:	str	x23, [sp, #16]
  404190:	stp	x22, x21, [sp, #32]
  404194:	stp	x20, x19, [sp, #48]
  404198:	str	xzr, [x29, #24]
  40419c:	cbz	x0, 40428c <ferror@plt+0x285c>
  4041a0:	mov	w21, w3
  4041a4:	mov	x19, x2
  4041a8:	mov	x23, x1
  4041ac:	mov	x22, x0
  4041b0:	str	w3, [x1]
  4041b4:	str	w3, [x2]
  4041b8:	bl	4019d0 <__errno_location@plt>
  4041bc:	str	wzr, [x0]
  4041c0:	ldrb	w8, [x22]
  4041c4:	mov	x20, x0
  4041c8:	cmp	w8, #0x3a
  4041cc:	b.ne	404214 <ferror@plt+0x27e4>  // b.any
  4041d0:	add	x21, x22, #0x1
  4041d4:	add	x1, x29, #0x18
  4041d8:	mov	w2, #0xa                   	// #10
  4041dc:	mov	x0, x21
  4041e0:	bl	4018c0 <strtol@plt>
  4041e4:	str	w0, [x19]
  4041e8:	ldr	w8, [x20]
  4041ec:	mov	w0, #0xffffffff            	// #-1
  4041f0:	cbnz	w8, 40428c <ferror@plt+0x285c>
  4041f4:	ldr	x8, [x29, #24]
  4041f8:	cbz	x8, 40428c <ferror@plt+0x285c>
  4041fc:	cmp	x8, x21
  404200:	mov	w0, #0xffffffff            	// #-1
  404204:	b.eq	40428c <ferror@plt+0x285c>  // b.none
  404208:	ldrb	w8, [x8]
  40420c:	cbz	w8, 404288 <ferror@plt+0x2858>
  404210:	b	40428c <ferror@plt+0x285c>
  404214:	add	x1, x29, #0x18
  404218:	mov	w2, #0xa                   	// #10
  40421c:	mov	x0, x22
  404220:	bl	4018c0 <strtol@plt>
  404224:	str	w0, [x23]
  404228:	str	w0, [x19]
  40422c:	ldr	x8, [x29, #24]
  404230:	mov	w0, #0xffffffff            	// #-1
  404234:	cmp	x8, x22
  404238:	b.eq	40428c <ferror@plt+0x285c>  // b.none
  40423c:	ldr	w9, [x20]
  404240:	cbnz	w9, 40428c <ferror@plt+0x285c>
  404244:	cbz	x8, 40428c <ferror@plt+0x285c>
  404248:	ldrb	w9, [x8]
  40424c:	cmp	w9, #0x2d
  404250:	b.eq	404274 <ferror@plt+0x2844>  // b.none
  404254:	cmp	w9, #0x3a
  404258:	b.ne	404288 <ferror@plt+0x2858>  // b.any
  40425c:	ldrb	w10, [x8, #1]
  404260:	cbz	w10, 404284 <ferror@plt+0x2854>
  404264:	cmp	w9, #0x3a
  404268:	b.eq	404274 <ferror@plt+0x2844>  // b.none
  40426c:	cmp	w9, #0x2d
  404270:	b.ne	404288 <ferror@plt+0x2858>  // b.any
  404274:	add	x21, x8, #0x1
  404278:	str	xzr, [x29, #24]
  40427c:	str	wzr, [x20]
  404280:	b	4041d4 <ferror@plt+0x27a4>
  404284:	str	w21, [x19]
  404288:	mov	w0, wzr
  40428c:	ldp	x20, x19, [sp, #48]
  404290:	ldp	x22, x21, [sp, #32]
  404294:	ldr	x23, [sp, #16]
  404298:	ldp	x29, x30, [sp], #64
  40429c:	ret
  4042a0:	sub	sp, sp, #0x50
  4042a4:	stp	x20, x19, [sp, #64]
  4042a8:	mov	x20, x1
  4042ac:	mov	x19, x0
  4042b0:	stp	x29, x30, [sp, #16]
  4042b4:	stp	x24, x23, [sp, #32]
  4042b8:	stp	x22, x21, [sp, #48]
  4042bc:	add	x29, sp, #0x10
  4042c0:	mov	w0, wzr
  4042c4:	cbz	x20, 404390 <ferror@plt+0x2960>
  4042c8:	cbz	x19, 404390 <ferror@plt+0x2960>
  4042cc:	add	x1, sp, #0x8
  4042d0:	mov	x0, x19
  4042d4:	bl	4043a8 <ferror@plt+0x2978>
  4042d8:	mov	x21, x0
  4042dc:	mov	x1, sp
  4042e0:	mov	x0, x20
  4042e4:	bl	4043a8 <ferror@plt+0x2978>
  4042e8:	ldp	x24, x22, [sp]
  4042ec:	adds	x8, x24, x22
  4042f0:	b.eq	40431c <ferror@plt+0x28ec>  // b.none
  4042f4:	mov	x23, x0
  4042f8:	cmp	x8, #0x1
  4042fc:	b.ne	404344 <ferror@plt+0x2914>  // b.any
  404300:	cbz	x21, 404328 <ferror@plt+0x28f8>
  404304:	ldrb	w8, [x21]
  404308:	cmp	w8, #0x2f
  40430c:	b.ne	404328 <ferror@plt+0x28f8>  // b.any
  404310:	mov	w0, #0x1                   	// #1
  404314:	cbnz	w0, 404384 <ferror@plt+0x2954>
  404318:	b	4042c0 <ferror@plt+0x2890>
  40431c:	mov	w0, #0x1                   	// #1
  404320:	cbnz	w0, 404384 <ferror@plt+0x2954>
  404324:	b	4042c0 <ferror@plt+0x2890>
  404328:	cbz	x23, 404344 <ferror@plt+0x2914>
  40432c:	ldrb	w8, [x23]
  404330:	cmp	w8, #0x2f
  404334:	b.ne	404344 <ferror@plt+0x2914>  // b.any
  404338:	mov	w0, #0x1                   	// #1
  40433c:	cbnz	w0, 404384 <ferror@plt+0x2954>
  404340:	b	4042c0 <ferror@plt+0x2890>
  404344:	mov	w0, #0x3                   	// #3
  404348:	cbz	x21, 404370 <ferror@plt+0x2940>
  40434c:	cbz	x23, 404370 <ferror@plt+0x2940>
  404350:	cmp	x22, x24
  404354:	b.ne	404370 <ferror@plt+0x2940>  // b.any
  404358:	mov	x0, x21
  40435c:	mov	x1, x23
  404360:	mov	x2, x22
  404364:	bl	401790 <strncmp@plt>
  404368:	cbz	w0, 404378 <ferror@plt+0x2948>
  40436c:	mov	w0, #0x3                   	// #3
  404370:	cbnz	w0, 404384 <ferror@plt+0x2954>
  404374:	b	4042c0 <ferror@plt+0x2890>
  404378:	add	x19, x21, x22
  40437c:	add	x20, x23, x24
  404380:	cbz	w0, 4042c0 <ferror@plt+0x2890>
  404384:	cmp	w0, #0x3
  404388:	b.ne	404390 <ferror@plt+0x2960>  // b.any
  40438c:	mov	w0, wzr
  404390:	ldp	x20, x19, [sp, #64]
  404394:	ldp	x22, x21, [sp, #48]
  404398:	ldp	x24, x23, [sp, #32]
  40439c:	ldp	x29, x30, [sp, #16]
  4043a0:	add	sp, sp, #0x50
  4043a4:	ret
  4043a8:	mov	x8, x0
  4043ac:	str	xzr, [x1]
  4043b0:	mov	x0, x8
  4043b4:	cbz	x8, 4043fc <ferror@plt+0x29cc>
  4043b8:	ldrb	w9, [x0]
  4043bc:	cmp	w9, #0x2f
  4043c0:	b.ne	4043d4 <ferror@plt+0x29a4>  // b.any
  4043c4:	mov	x8, x0
  4043c8:	ldrb	w10, [x8, #1]!
  4043cc:	cmp	w10, #0x2f
  4043d0:	b.eq	4043b0 <ferror@plt+0x2980>  // b.none
  4043d4:	cbz	w9, 4043f8 <ferror@plt+0x29c8>
  4043d8:	mov	w8, #0x1                   	// #1
  4043dc:	str	x8, [x1]
  4043e0:	ldrb	w9, [x0, x8]
  4043e4:	cbz	w9, 4043fc <ferror@plt+0x29cc>
  4043e8:	cmp	w9, #0x2f
  4043ec:	b.eq	4043fc <ferror@plt+0x29cc>  // b.none
  4043f0:	add	x8, x8, #0x1
  4043f4:	b	4043dc <ferror@plt+0x29ac>
  4043f8:	mov	x0, xzr
  4043fc:	ret
  404400:	stp	x29, x30, [sp, #-64]!
  404404:	orr	x8, x0, x1
  404408:	stp	x24, x23, [sp, #16]
  40440c:	stp	x22, x21, [sp, #32]
  404410:	stp	x20, x19, [sp, #48]
  404414:	mov	x29, sp
  404418:	cbz	x8, 40444c <ferror@plt+0x2a1c>
  40441c:	mov	x19, x1
  404420:	mov	x22, x0
  404424:	mov	x20, x2
  404428:	cbz	x0, 404460 <ferror@plt+0x2a30>
  40442c:	cbz	x19, 404474 <ferror@plt+0x2a44>
  404430:	mov	x0, x22
  404434:	bl	401680 <strlen@plt>
  404438:	mvn	x8, x0
  40443c:	cmp	x8, x20
  404440:	b.cs	40447c <ferror@plt+0x2a4c>  // b.hs, b.nlast
  404444:	mov	x21, xzr
  404448:	b	4044b8 <ferror@plt+0x2a88>
  40444c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  404450:	add	x0, x0, #0xd87
  404454:	bl	4017f0 <strdup@plt>
  404458:	mov	x21, x0
  40445c:	b	4044b8 <ferror@plt+0x2a88>
  404460:	mov	x0, x19
  404464:	mov	x1, x20
  404468:	bl	401900 <strndup@plt>
  40446c:	mov	x21, x0
  404470:	b	4044b8 <ferror@plt+0x2a88>
  404474:	mov	x0, x22
  404478:	b	404454 <ferror@plt+0x2a24>
  40447c:	add	x24, x0, x20
  404480:	mov	x23, x0
  404484:	add	x0, x24, #0x1
  404488:	bl	401780 <malloc@plt>
  40448c:	mov	x21, x0
  404490:	cbz	x0, 4044b8 <ferror@plt+0x2a88>
  404494:	mov	x0, x21
  404498:	mov	x1, x22
  40449c:	mov	x2, x23
  4044a0:	bl	401650 <memcpy@plt>
  4044a4:	add	x0, x21, x23
  4044a8:	mov	x1, x19
  4044ac:	mov	x2, x20
  4044b0:	bl	401650 <memcpy@plt>
  4044b4:	strb	wzr, [x21, x24]
  4044b8:	mov	x0, x21
  4044bc:	ldp	x20, x19, [sp, #48]
  4044c0:	ldp	x22, x21, [sp, #32]
  4044c4:	ldp	x24, x23, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #64
  4044cc:	ret
  4044d0:	stp	x29, x30, [sp, #-32]!
  4044d4:	stp	x20, x19, [sp, #16]
  4044d8:	mov	x19, x1
  4044dc:	mov	x20, x0
  4044e0:	mov	x29, sp
  4044e4:	cbz	x1, 4044f8 <ferror@plt+0x2ac8>
  4044e8:	mov	x0, x19
  4044ec:	bl	401680 <strlen@plt>
  4044f0:	mov	x2, x0
  4044f4:	b	4044fc <ferror@plt+0x2acc>
  4044f8:	mov	x2, xzr
  4044fc:	mov	x0, x20
  404500:	mov	x1, x19
  404504:	bl	404400 <ferror@plt+0x29d0>
  404508:	ldp	x20, x19, [sp, #16]
  40450c:	ldp	x29, x30, [sp], #32
  404510:	ret
  404514:	sub	sp, sp, #0x120
  404518:	stp	x29, x30, [sp, #256]
  40451c:	add	x29, sp, #0x100
  404520:	add	x9, sp, #0x80
  404524:	mov	x10, sp
  404528:	mov	x11, #0xffffffffffffffd0    	// #-48
  40452c:	add	x8, x29, #0x20
  404530:	movk	x11, #0xff80, lsl #32
  404534:	add	x9, x9, #0x30
  404538:	add	x10, x10, #0x80
  40453c:	stp	x8, x9, [x29, #-32]
  404540:	stp	x10, x11, [x29, #-16]
  404544:	stp	q1, q2, [sp, #16]
  404548:	str	q0, [sp]
  40454c:	ldp	q0, q1, [x29, #-32]
  404550:	stp	x28, x19, [sp, #272]
  404554:	mov	x19, x0
  404558:	stp	x2, x3, [sp, #128]
  40455c:	sub	x0, x29, #0x28
  404560:	sub	x2, x29, #0x50
  404564:	stp	x4, x5, [sp, #144]
  404568:	stp	x6, x7, [sp, #160]
  40456c:	stp	q3, q4, [sp, #48]
  404570:	stp	q5, q6, [sp, #80]
  404574:	str	q7, [sp, #112]
  404578:	stp	q0, q1, [x29, #-80]
  40457c:	bl	4018f0 <vasprintf@plt>
  404580:	tbnz	w0, #31, 4045a8 <ferror@plt+0x2b78>
  404584:	ldur	x1, [x29, #-40]
  404588:	sxtw	x2, w0
  40458c:	mov	x0, x19
  404590:	bl	404400 <ferror@plt+0x29d0>
  404594:	ldur	x8, [x29, #-40]
  404598:	mov	x19, x0
  40459c:	mov	x0, x8
  4045a0:	bl	4018d0 <free@plt>
  4045a4:	b	4045ac <ferror@plt+0x2b7c>
  4045a8:	mov	x19, xzr
  4045ac:	mov	x0, x19
  4045b0:	ldp	x28, x19, [sp, #272]
  4045b4:	ldp	x29, x30, [sp, #256]
  4045b8:	add	sp, sp, #0x120
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-80]!
  4045c4:	stp	x24, x23, [sp, #32]
  4045c8:	stp	x22, x21, [sp, #48]
  4045cc:	stp	x20, x19, [sp, #64]
  4045d0:	ldr	x19, [x0]
  4045d4:	str	x25, [sp, #16]
  4045d8:	mov	x29, sp
  4045dc:	ldrb	w8, [x19]
  4045e0:	cbz	w8, 4046e0 <ferror@plt+0x2cb0>
  4045e4:	mov	x20, x0
  4045e8:	mov	x22, x1
  4045ec:	mov	x0, x19
  4045f0:	mov	x1, x2
  4045f4:	mov	w23, w3
  4045f8:	mov	x21, x2
  4045fc:	bl	401910 <strspn@plt>
  404600:	add	x19, x19, x0
  404604:	ldrb	w8, [x19]
  404608:	cbz	x8, 4046dc <ferror@plt+0x2cac>
  40460c:	cbz	w23, 404694 <ferror@plt+0x2c64>
  404610:	cmp	w8, #0x3f
  404614:	b.hi	4046ac <ferror@plt+0x2c7c>  // b.pmore
  404618:	mov	w9, #0x1                   	// #1
  40461c:	lsl	x8, x9, x8
  404620:	mov	x9, #0x1                   	// #1
  404624:	movk	x9, #0x84, lsl #32
  404628:	and	x8, x8, x9
  40462c:	cbz	x8, 4046ac <ferror@plt+0x2c7c>
  404630:	mov	x23, x19
  404634:	ldrb	w25, [x23], #1
  404638:	add	x1, x29, #0x1c
  40463c:	strb	wzr, [x29, #29]
  404640:	mov	x0, x23
  404644:	strb	w25, [x29, #28]
  404648:	bl	404718 <ferror@plt+0x2ce8>
  40464c:	str	x0, [x22]
  404650:	add	x8, x0, x19
  404654:	ldrb	w9, [x8, #1]
  404658:	mov	w8, wzr
  40465c:	cbz	w9, 404704 <ferror@plt+0x2cd4>
  404660:	cmp	w9, w25
  404664:	b.ne	404704 <ferror@plt+0x2cd4>  // b.any
  404668:	add	x8, x0, x19
  40466c:	ldrsb	w1, [x8, #2]
  404670:	mov	x24, x0
  404674:	cbz	w1, 404684 <ferror@plt+0x2c54>
  404678:	mov	x0, x21
  40467c:	bl	401920 <strchr@plt>
  404680:	cbz	x0, 404700 <ferror@plt+0x2cd0>
  404684:	add	x8, x19, x24
  404688:	add	x19, x8, #0x2
  40468c:	mov	w8, #0x1                   	// #1
  404690:	b	404708 <ferror@plt+0x2cd8>
  404694:	mov	x0, x19
  404698:	mov	x1, x21
  40469c:	bl	4019a0 <strcspn@plt>
  4046a0:	str	x0, [x22]
  4046a4:	add	x22, x19, x0
  4046a8:	b	4046d4 <ferror@plt+0x2ca4>
  4046ac:	mov	x0, x19
  4046b0:	mov	x1, x21
  4046b4:	bl	404718 <ferror@plt+0x2ce8>
  4046b8:	str	x0, [x22]
  4046bc:	add	x22, x19, x0
  4046c0:	ldrsb	w1, [x22]
  4046c4:	cbz	w1, 4046d4 <ferror@plt+0x2ca4>
  4046c8:	mov	x0, x21
  4046cc:	bl	401920 <strchr@plt>
  4046d0:	cbz	x0, 4046dc <ferror@plt+0x2cac>
  4046d4:	str	x22, [x20]
  4046d8:	b	4046e4 <ferror@plt+0x2cb4>
  4046dc:	str	x19, [x20]
  4046e0:	mov	x19, xzr
  4046e4:	mov	x0, x19
  4046e8:	ldp	x20, x19, [sp, #64]
  4046ec:	ldp	x22, x21, [sp, #48]
  4046f0:	ldp	x24, x23, [sp, #32]
  4046f4:	ldr	x25, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #80
  4046fc:	ret
  404700:	mov	w8, wzr
  404704:	mov	x23, x19
  404708:	str	x19, [x20]
  40470c:	mov	x19, x23
  404710:	tbz	w8, #0, 4046e0 <ferror@plt+0x2cb0>
  404714:	b	4046e4 <ferror@plt+0x2cb4>
  404718:	stp	x29, x30, [sp, #-48]!
  40471c:	stp	x22, x21, [sp, #16]
  404720:	stp	x20, x19, [sp, #32]
  404724:	ldrb	w8, [x0]
  404728:	mov	x29, sp
  40472c:	cbz	w8, 40477c <ferror@plt+0x2d4c>
  404730:	mov	x19, x1
  404734:	mov	x22, xzr
  404738:	mov	w20, wzr
  40473c:	add	x21, x0, #0x1
  404740:	b	404764 <ferror@plt+0x2d34>
  404744:	sxtb	w1, w8
  404748:	mov	x0, x19
  40474c:	bl	401920 <strchr@plt>
  404750:	cbnz	x0, 404788 <ferror@plt+0x2d58>
  404754:	mov	w20, wzr
  404758:	ldrb	w8, [x21, x22]
  40475c:	add	x22, x22, #0x1
  404760:	cbz	w8, 404788 <ferror@plt+0x2d58>
  404764:	cbnz	w20, 404754 <ferror@plt+0x2d24>
  404768:	and	w9, w8, #0xff
  40476c:	cmp	w9, #0x5c
  404770:	b.ne	404744 <ferror@plt+0x2d14>  // b.any
  404774:	mov	w20, #0x1                   	// #1
  404778:	b	404758 <ferror@plt+0x2d28>
  40477c:	mov	w20, wzr
  404780:	mov	w22, wzr
  404784:	b	404788 <ferror@plt+0x2d58>
  404788:	sub	w8, w22, w20
  40478c:	ldp	x20, x19, [sp, #32]
  404790:	ldp	x22, x21, [sp, #16]
  404794:	sxtw	x0, w8
  404798:	ldp	x29, x30, [sp], #48
  40479c:	ret
  4047a0:	stp	x29, x30, [sp, #-32]!
  4047a4:	str	x19, [sp, #16]
  4047a8:	mov	x19, x0
  4047ac:	mov	x29, sp
  4047b0:	mov	x0, x19
  4047b4:	bl	4017c0 <fgetc@plt>
  4047b8:	cmn	w0, #0x1
  4047bc:	b.eq	4047d0 <ferror@plt+0x2da0>  // b.none
  4047c0:	cmp	w0, #0xa
  4047c4:	b.ne	4047b0 <ferror@plt+0x2d80>  // b.any
  4047c8:	mov	w0, wzr
  4047cc:	b	4047d4 <ferror@plt+0x2da4>
  4047d0:	mov	w0, #0x1                   	// #1
  4047d4:	ldr	x19, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-64]!
  4047e4:	mov	x29, sp
  4047e8:	stp	x19, x20, [sp, #16]
  4047ec:	adrp	x20, 415000 <ferror@plt+0x135d0>
  4047f0:	add	x20, x20, #0xde0
  4047f4:	stp	x21, x22, [sp, #32]
  4047f8:	adrp	x21, 415000 <ferror@plt+0x135d0>
  4047fc:	add	x21, x21, #0xdd8
  404800:	sub	x20, x20, x21
  404804:	mov	w22, w0
  404808:	stp	x23, x24, [sp, #48]
  40480c:	mov	x23, x1
  404810:	mov	x24, x2
  404814:	bl	401610 <memcpy@plt-0x40>
  404818:	cmp	xzr, x20, asr #3
  40481c:	b.eq	404848 <ferror@plt+0x2e18>  // b.none
  404820:	asr	x20, x20, #3
  404824:	mov	x19, #0x0                   	// #0
  404828:	ldr	x3, [x21, x19, lsl #3]
  40482c:	mov	x2, x24
  404830:	add	x19, x19, #0x1
  404834:	mov	x1, x23
  404838:	mov	w0, w22
  40483c:	blr	x3
  404840:	cmp	x20, x19
  404844:	b.ne	404828 <ferror@plt+0x2df8>  // b.any
  404848:	ldp	x19, x20, [sp, #16]
  40484c:	ldp	x21, x22, [sp, #32]
  404850:	ldp	x23, x24, [sp, #48]
  404854:	ldp	x29, x30, [sp], #64
  404858:	ret
  40485c:	nop
  404860:	ret
  404864:	nop
  404868:	adrp	x2, 416000 <ferror@plt+0x145d0>
  40486c:	mov	x1, #0x0                   	// #0
  404870:	ldr	x2, [x2, #512]
  404874:	b	401710 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404878 <.fini>:
  404878:	stp	x29, x30, [sp, #-16]!
  40487c:	mov	x29, sp
  404880:	ldp	x29, x30, [sp], #16
  404884:	ret
