Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 27 17:55:39 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5380 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.254        0.000                      0                12590        0.004        0.000                      0                12574        2.633        0.000                       0                  5869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clock                                                                                       {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0_1                                                                      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                                                                                         2.633        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              5.254        0.000                      0                11455        0.172        0.000                      0                11455        9.090        0.000                       0                  5382  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          2.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.730        0.000                      0                  928        0.083        0.000                      0                  928       15.590        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   2.633        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                            5.270        0.000                      0                11455        0.172        0.000                      0                11455        9.090        0.000                       0                  5382  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.198        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                5.254        0.000                      0                11455        0.004        0.000                      0                11455  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.141        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.141        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              5.254        0.000                      0                11455        0.004        0.000                      0                11455  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             32.198        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               17.739        0.000                      0                   91        0.245        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               17.739        0.000                      0                   91        0.078        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             17.739        0.000                      0                   91        0.078        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             17.756        0.000                      0                   91        0.245        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.319        0.000                      0                  100        0.288        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 1.741ns (12.376%)  route 12.327ns (87.624%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/O
                                       net (fo=32, routed)          1.366    12.286    u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1_n_0
    Routing       SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.141    18.334    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/C
                                       clock pessimism             -0.408    17.926    
                                       clock uncertainty           -0.168    17.759    
                  SLICE_X444Y371       FDRE (Setup_fdre_C_CE)      -0.219    17.540    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.540    
                                       arrival time                         -12.286    
  ---------------------------------------------------------------------------------
                                       slack                                  5.254    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 1.741ns (12.402%)  route 12.297ns (87.598%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/O
                                       net (fo=32, routed)          1.337    12.257    u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1_n_0
    Routing       SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.144    18.337    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/C
                                       clock pessimism             -0.408    17.929    
                                       clock uncertainty           -0.168    17.762    
                  SLICE_X446Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.518    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.518    
                                       arrival time                         -12.257    
  ---------------------------------------------------------------------------------
                                       slack                                  5.261    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 1.741ns (12.435%)  route 12.260ns (87.565%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 18.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.519    10.954    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X434Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/I4
    Routing       SLICE_X434Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.007 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/O
                                       net (fo=32, routed)          1.212    12.219    u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1_n_0
    Routing       SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.133    18.326    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/C
                                       clock pessimism             -0.408    17.918    
                                       clock uncertainty           -0.168    17.751    
                  SLICE_X413Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.507    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.507    
                                       arrival time                         -12.219    
  ---------------------------------------------------------------------------------
                                       slack                                  5.288    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 1.741ns (12.465%)  route 12.226ns (87.535%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.480    10.915    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/I4
    Routing       SLICE_X432Y349       LUT5 (Prop_lut5_I4_O)        0.053    10.968 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/O
                                       net (fo=32, routed)          1.217    12.186    u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1_n_0
    Routing       SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.134    18.327    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/C
                                       clock pessimism             -0.408    17.919    
                                       clock uncertainty           -0.168    17.752    
                  SLICE_X415Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.508    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.508    
                                       arrival time                         -12.186    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 1.741ns (12.463%)  route 12.228ns (87.537%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 18.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.460    10.895    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X433Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/I4
    Routing       SLICE_X433Y347       LUT5 (Prop_lut5_I4_O)        0.053    10.948 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/O
                                       net (fo=32, routed)          1.240    12.187    u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1_n_0
    Routing       SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.136    18.329    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/C
                                       clock pessimism             -0.408    17.921    
                                       clock uncertainty           -0.168    17.754    
                  SLICE_X415Y368       FDRE (Setup_fdre_C_CE)      -0.244    17.510    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.510    
                                       arrival time                         -12.187    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X424Y329       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_Q31_1
    Routing       SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                  SLICE_X424Y329       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y330       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/cfg_data_1_0
    Routing       SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                  SLICE_X420Y330       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.291    
                  SLICE_X416Y337       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.192    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.192    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.291    
                  SLICE_X416Y337       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.192    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.192    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.290    
                  SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.191    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.290    
                  SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.191    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.294    
                  SLICE_X416Y332       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.294    
                  SLICE_X416Y332       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.281    
                  SLICE_X440Y343       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.182    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.182    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.281    
                  SLICE_X440Y343       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.182    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.182    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y71     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y63     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y63     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X8Y68     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y349   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y349   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y98   u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             27.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.481ns (10.215%)  route 4.228ns (89.785%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 37.578 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.578ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I1_O)        0.053     9.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.331     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X424Y324                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X424Y324       LUT5 (Prop_lut5_I4_O)        0.053     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.417    10.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.197    37.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X427Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                                       clock pessimism              0.973    38.551    
                                       inter-SLR compensation      -0.243    38.308    
                                       clock uncertainty           -0.035    38.273    
                  SLICE_X427Y324       FDRE (Setup_fdre_C_R)       -0.367    37.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         37.906    
                                       arrival time                         -10.176    
  ---------------------------------------------------------------------------------
                                       slack                                 27.730    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.438ns (10.198%)  route 3.857ns (89.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I0_O)        0.063     9.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.377     9.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X424Y323       FDRE (Setup_fdre_C_R)       -0.461    37.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         37.813    
                                       arrival time                          -9.762    
  ---------------------------------------------------------------------------------
                                       slack                                 28.051    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.438ns (10.198%)  route 3.857ns (89.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I0_O)        0.063     9.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.377     9.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X424Y323       FDRE (Setup_fdre_C_R)       -0.461    37.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         37.813    
                                       arrival time                          -9.762    
  ---------------------------------------------------------------------------------
                                       slack                                 28.051    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.438ns (10.198%)  route 3.857ns (89.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I0_O)        0.063     9.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.377     9.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X424Y323       FDRE (Setup_fdre_C_R)       -0.461    37.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         37.813    
                                       arrival time                          -9.762    
  ---------------------------------------------------------------------------------
                                       slack                                 28.051    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.438ns (10.198%)  route 3.857ns (89.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.942     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT5 (Prop_lut5_I3_O)        0.053     7.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           1.938     9.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X422Y323       LUT4 (Prop_lut4_I0_O)        0.063     9.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.377     9.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X424Y323       FDRE (Setup_fdre_C_R)       -0.461    37.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         37.813    
                                       arrival time                          -9.762    
  ---------------------------------------------------------------------------------
                                       slack                                 28.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMS32 (Hold_rams32_CLK_ADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.757%)  route 0.260ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.678ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.080     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->2]   
                  SLICE_X443Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y326       FDCE (Prop_fdce_C_Q)         0.100     2.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                                       net (fo=26, routed)          0.260     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    Routing       SLICE_X440Y329       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
                  SLR Crossing[0->2]   
                  SLICE_X440Y329       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                                       clock pessimism             -0.678     2.295    
                  SLICE_X440Y329       RAMS32 (Hold_rams32_CLK_ADR2)
                                                                    0.241     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  ---------------------------------------------------------------------------------
                                       required time                         -2.536    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.711ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X451Y326       FDCE (Prop_fdce_C_Q)         0.100     2.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                                       net (fo=1, routed)           0.055     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    Routing       SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism             -0.711     2.260    
                  SLICE_X451Y326       FDCE (Hold_fdce_C_D)         0.047     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.307    
                                       arrival time                           2.415    
  ---------------------------------------------------------------------------------
                                       slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.712ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.082     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X451Y327       FDPE (Prop_fdpe_C_Q)         0.100     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                                       net (fo=1, routed)           0.055     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    Routing       SLICE_X451Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.367     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                                       clock pessimism             -0.712     2.261    
                  SLICE_X451Y327       FDPE (Hold_fdpe_C_D)         0.047     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.308    
                                       arrival time                           2.416    
  ---------------------------------------------------------------------------------
                                       slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X432Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X434Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X434Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X433Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X432Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X433Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X432Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X433Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X432Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 1.741ns (12.376%)  route 12.327ns (87.624%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/O
                                       net (fo=32, routed)          1.366    12.286    u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1_n_0
    Routing       SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.141    18.334    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/C
                                       clock pessimism             -0.408    17.926    
                                       clock uncertainty           -0.151    17.775    
                  SLICE_X444Y371       FDRE (Setup_fdre_C_CE)      -0.219    17.556    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.556    
                                       arrival time                         -12.286    
  ---------------------------------------------------------------------------------
                                       slack                                  5.270    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 1.741ns (12.402%)  route 12.297ns (87.598%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/O
                                       net (fo=32, routed)          1.337    12.257    u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1_n_0
    Routing       SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.144    18.337    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/C
                                       clock pessimism             -0.408    17.929    
                                       clock uncertainty           -0.151    17.778    
                  SLICE_X446Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.534    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.534    
                                       arrival time                         -12.257    
  ---------------------------------------------------------------------------------
                                       slack                                  5.278    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 1.741ns (12.435%)  route 12.260ns (87.565%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 18.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.519    10.954    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X434Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/I4
    Routing       SLICE_X434Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.007 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/O
                                       net (fo=32, routed)          1.212    12.219    u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1_n_0
    Routing       SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.133    18.326    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/C
                                       clock pessimism             -0.408    17.918    
                                       clock uncertainty           -0.151    17.767    
                  SLICE_X413Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.523    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.523    
                                       arrival time                         -12.219    
  ---------------------------------------------------------------------------------
                                       slack                                  5.304    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 1.741ns (12.465%)  route 12.226ns (87.535%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.480    10.915    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/I4
    Routing       SLICE_X432Y349       LUT5 (Prop_lut5_I4_O)        0.053    10.968 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/O
                                       net (fo=32, routed)          1.217    12.186    u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1_n_0
    Routing       SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.134    18.327    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/C
                                       clock pessimism             -0.408    17.919    
                                       clock uncertainty           -0.151    17.768    
                  SLICE_X415Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.524    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.524    
                                       arrival time                         -12.186    
  ---------------------------------------------------------------------------------
                                       slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 1.741ns (12.463%)  route 12.228ns (87.537%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 18.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.460    10.895    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X433Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/I4
    Routing       SLICE_X433Y347       LUT5 (Prop_lut5_I4_O)        0.053    10.948 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/O
                                       net (fo=32, routed)          1.240    12.187    u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1_n_0
    Routing       SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.136    18.329    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/C
                                       clock pessimism             -0.408    17.921    
                                       clock uncertainty           -0.151    17.770    
                  SLICE_X415Y368       FDRE (Setup_fdre_C_CE)      -0.244    17.526    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.526    
                                       arrival time                         -12.187    
  ---------------------------------------------------------------------------------
                                       slack                                  5.339    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.151    17.769    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.525    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.525    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.151    17.769    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.525    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.525    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.373    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.151    17.771    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.527    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.527    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.151    17.771    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.527    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]
  ---------------------------------------------------------------------------------
                                       required time                         17.527    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.151    17.771    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.527    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.527    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X424Y329       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_Q31_1
    Routing       SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                  SLICE_X424Y329       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y330       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/cfg_data_1_0
    Routing       SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                  SLICE_X420Y330       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.291    
                  SLICE_X416Y337       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.192    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.192    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.291    
                  SLICE_X416Y337       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.192    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.192    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.290    
                  SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.191    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.290    
                  SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.191    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.294    
                  SLICE_X416Y332       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.294    
                  SLICE_X416Y332       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.195    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.281    
                  SLICE_X440Y343       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.182    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.182    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.281    
                  SLICE_X440Y343       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.182    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.182    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y71     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y63     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y63     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X4Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X8Y68     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y348   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y349   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X380Y349   u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y328   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y98   u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.198ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.112%)  route 0.435ns (63.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X450Y326       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.435     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.121    32.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         32.879    
                                       arrival time                          -0.681    
  ---------------------------------------------------------------------------------
                                       slack                                 32.198    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.306%)  route 0.432ns (63.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.432     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X440Y327       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         32.910    
                                       arrival time                          -0.678    
  ---------------------------------------------------------------------------------
                                       slack                                 32.232    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.638ns  (logic 0.246ns (38.585%)  route 0.392ns (61.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X450Y327       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.392     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.123    32.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         32.877    
                                       arrival time                          -0.638    
  ---------------------------------------------------------------------------------
                                       slack                                 32.239    

Slack (MET) :             32.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.269ns (36.906%)  route 0.460ns (63.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.460     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X441Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X441Y326       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         32.981    
                                       arrival time                          -0.729    
  ---------------------------------------------------------------------------------
                                       slack                                 32.252    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.624ns  (logic 0.246ns (39.392%)  route 0.378ns (60.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X450Y326       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.378     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         32.880    
                                       arrival time                          -0.624    
  ---------------------------------------------------------------------------------
                                       slack                                 32.256    

Slack (MET) :             32.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.618ns  (logic 0.269ns (43.539%)  route 0.349ns (56.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.349     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X441Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X441Y326       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         32.982    
                                       arrival time                          -0.618    
  ---------------------------------------------------------------------------------
                                       slack                                 32.364    

Slack (MET) :             32.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.608ns  (logic 0.269ns (44.224%)  route 0.339ns (55.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X450Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.339     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         32.981    
                                       arrival time                          -0.608    
  ---------------------------------------------------------------------------------
                                       slack                                 32.373    

Slack (MET) :             32.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.623ns  (logic 0.269ns (43.163%)  route 0.354ns (56.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X443Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.354     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X440Y327       FDCE (Setup_fdce_C_D)        0.019    33.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         33.019    
                                       arrival time                          -0.623    
  ---------------------------------------------------------------------------------
                                       slack                                 32.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 1.741ns (12.376%)  route 12.327ns (87.624%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/O
                                       net (fo=32, routed)          1.366    12.286    u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1_n_0
    Routing       SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.141    18.334    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/C
                                       clock pessimism             -0.408    17.926    
                                       clock uncertainty           -0.168    17.759    
                  SLICE_X444Y371       FDRE (Setup_fdre_C_CE)      -0.219    17.540    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.540    
                                       arrival time                         -12.286    
  ---------------------------------------------------------------------------------
                                       slack                                  5.254    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 1.741ns (12.402%)  route 12.297ns (87.598%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/O
                                       net (fo=32, routed)          1.337    12.257    u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1_n_0
    Routing       SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.144    18.337    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/C
                                       clock pessimism             -0.408    17.929    
                                       clock uncertainty           -0.168    17.762    
                  SLICE_X446Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.518    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.518    
                                       arrival time                         -12.257    
  ---------------------------------------------------------------------------------
                                       slack                                  5.261    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 1.741ns (12.435%)  route 12.260ns (87.565%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 18.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.519    10.954    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X434Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/I4
    Routing       SLICE_X434Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.007 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/O
                                       net (fo=32, routed)          1.212    12.219    u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1_n_0
    Routing       SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.133    18.326    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/C
                                       clock pessimism             -0.408    17.918    
                                       clock uncertainty           -0.168    17.751    
                  SLICE_X413Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.507    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.507    
                                       arrival time                         -12.219    
  ---------------------------------------------------------------------------------
                                       slack                                  5.288    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 1.741ns (12.465%)  route 12.226ns (87.535%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.480    10.915    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/I4
    Routing       SLICE_X432Y349       LUT5 (Prop_lut5_I4_O)        0.053    10.968 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/O
                                       net (fo=32, routed)          1.217    12.186    u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1_n_0
    Routing       SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.134    18.327    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/C
                                       clock pessimism             -0.408    17.919    
                                       clock uncertainty           -0.168    17.752    
                  SLICE_X415Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.508    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.508    
                                       arrival time                         -12.186    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 1.741ns (12.463%)  route 12.228ns (87.537%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 18.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.460    10.895    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X433Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/I4
    Routing       SLICE_X433Y347       LUT5 (Prop_lut5_I4_O)        0.053    10.948 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/O
                                       net (fo=32, routed)          1.240    12.187    u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1_n_0
    Routing       SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.136    18.329    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/C
                                       clock pessimism             -0.408    17.921    
                                       clock uncertainty           -0.168    17.754    
                  SLICE_X415Y368       FDRE (Setup_fdre_C_CE)      -0.244    17.510    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.510    
                                       arrival time                         -12.187    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X424Y329       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_Q31_1
    Routing       SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X424Y329       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y330       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/cfg_data_1_0
    Routing       SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X420Y330       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.291    
                                       clock uncertainty            0.168    -0.123    
                  SLICE_X416Y337       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.024    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.024    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.291    
                                       clock uncertainty            0.168    -0.123    
                  SLICE_X416Y337       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.024    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.024    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.290    
                                       clock uncertainty            0.168    -0.122    
                  SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.023    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.290    
                                       clock uncertainty            0.168    -0.122    
                  SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.023    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X416Y332       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X416Y332       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.281    
                                       clock uncertainty            0.168    -0.113    
                  SLICE_X440Y343       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.014    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.281    
                                       clock uncertainty            0.168    -0.113    
                  SLICE_X440Y343       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.014    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.141ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.474%)  route 0.489ns (66.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.489     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X451Y326       FDCE (Setup_fdce_C_D)       -0.124    19.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         19.876    
                                       arrival time                          -0.735    
  ---------------------------------------------------------------------------------
                                       slack                                 19.141    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.673ns  (logic 0.282ns (41.900%)  route 0.391ns (58.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X440Y327       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.391     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X442Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y327       FDCE (Setup_fdce_C_D)       -0.120    19.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         19.880    
                                       arrival time                          -0.673    
  ---------------------------------------------------------------------------------
                                       slack                                 19.207    

Slack (MET) :             19.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.673ns  (logic 0.282ns (41.900%)  route 0.391ns (58.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X440Y326       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.391     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.118    19.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         19.882    
                                       arrival time                          -0.673    
  ---------------------------------------------------------------------------------
                                       slack                                 19.209    

Slack (MET) :             19.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.743ns  (logic 0.269ns (36.209%)  route 0.474ns (63.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.474     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X450Y326       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         19.982    
                                       arrival time                          -0.743    
  ---------------------------------------------------------------------------------
                                       slack                                 19.239    

Slack (MET) :             19.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.588ns  (logic 0.246ns (41.818%)  route 0.342ns (58.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.342     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X451Y326       FDCE (Setup_fdce_C_D)       -0.118    19.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         19.882    
                                       arrival time                          -0.588    
  ---------------------------------------------------------------------------------
                                       slack                                 19.294    

Slack (MET) :             19.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.675ns  (logic 0.308ns (45.612%)  route 0.367ns (54.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X440Y326       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.367     0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         19.982    
                                       arrival time                          -0.675    
  ---------------------------------------------------------------------------------
                                       slack                                 19.307    

Slack (MET) :             19.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.625ns  (logic 0.269ns (43.020%)  route 0.356ns (56.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X441Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X441Y326       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.356     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         19.981    
                                       arrival time                          -0.625    
  ---------------------------------------------------------------------------------
                                       slack                                 19.356    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.619ns  (logic 0.269ns (43.481%)  route 0.350ns (56.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.350     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X450Y326       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         19.981    
                                       arrival time                          -0.619    
  ---------------------------------------------------------------------------------
                                       slack                                 19.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.141ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.474%)  route 0.489ns (66.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.489     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X451Y326       FDCE (Setup_fdce_C_D)       -0.124    19.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         19.876    
                                       arrival time                          -0.735    
  ---------------------------------------------------------------------------------
                                       slack                                 19.141    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.673ns  (logic 0.282ns (41.900%)  route 0.391ns (58.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X440Y327       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.391     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X442Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y327       FDCE (Setup_fdce_C_D)       -0.120    19.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         19.880    
                                       arrival time                          -0.673    
  ---------------------------------------------------------------------------------
                                       slack                                 19.207    

Slack (MET) :             19.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.673ns  (logic 0.282ns (41.900%)  route 0.391ns (58.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X440Y326       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.391     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.118    19.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         19.882    
                                       arrival time                          -0.673    
  ---------------------------------------------------------------------------------
                                       slack                                 19.209    

Slack (MET) :             19.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.743ns  (logic 0.269ns (36.209%)  route 0.474ns (63.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.474     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X450Y326       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         19.982    
                                       arrival time                          -0.743    
  ---------------------------------------------------------------------------------
                                       slack                                 19.239    

Slack (MET) :             19.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.588ns  (logic 0.246ns (41.818%)  route 0.342ns (58.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.342     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X451Y326       FDCE (Setup_fdce_C_D)       -0.118    19.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         19.882    
                                       arrival time                          -0.588    
  ---------------------------------------------------------------------------------
                                       slack                                 19.294    

Slack (MET) :             19.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.675ns  (logic 0.308ns (45.612%)  route 0.367ns (54.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X440Y326       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.367     0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         19.982    
                                       arrival time                          -0.675    
  ---------------------------------------------------------------------------------
                                       slack                                 19.307    

Slack (MET) :             19.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.625ns  (logic 0.269ns (43.020%)  route 0.356ns (56.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X441Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X441Y326       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.356     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X442Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X442Y326       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         19.981    
                                       arrival time                          -0.625    
  ---------------------------------------------------------------------------------
                                       slack                                 19.356    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.619ns  (logic 0.269ns (43.481%)  route 0.350ns (56.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X449Y325                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X449Y325       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.350     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   20.000    20.000    
                  SLICE_X450Y326       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         19.981    
                                       arrival time                          -0.619    
  ---------------------------------------------------------------------------------
                                       slack                                 19.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 1.741ns (12.376%)  route 12.327ns (87.624%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1/O
                                       net (fo=32, routed)          1.366    12.286    u_fwrisc_fpga_top/u_core/u_regfile/regs[25][31]_i_1_n_0
    Routing       SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.141    18.334    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X444Y371       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]/C
                                       clock pessimism             -0.408    17.926    
                                       clock uncertainty           -0.168    17.759    
                  SLICE_X444Y371       FDRE (Setup_fdre_C_CE)      -0.219    17.540    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[25][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.540    
                                       arrival time                         -12.286    
  ---------------------------------------------------------------------------------
                                       slack                                  5.254    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 1.741ns (12.402%)  route 12.297ns (87.598%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.299    10.303    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X425Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/I0
    Routing       SLICE_X425Y349       LUT3 (Prop_lut3_I0_O)        0.053    10.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2/O
                                       net (fo=16, routed)          0.511    10.867    u_fwrisc_fpga_top/u_core/u_regfile/regs[31][31]_i_2_n_0
    Routing       SLICE_X418Y350                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/I4
    Routing       SLICE_X418Y350       LUT5 (Prop_lut5_I4_O)        0.053    10.920 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1/O
                                       net (fo=32, routed)          1.337    12.257    u_fwrisc_fpga_top/u_core/u_regfile/regs[19][31]_i_1_n_0
    Routing       SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.144    18.337    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X446Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]/C
                                       clock pessimism             -0.408    17.929    
                                       clock uncertainty           -0.168    17.762    
                  SLICE_X446Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.518    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[19][20]
  ---------------------------------------------------------------------------------
                                       required time                         17.518    
                                       arrival time                         -12.257    
  ---------------------------------------------------------------------------------
                                       slack                                  5.261    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 1.741ns (12.435%)  route 12.260ns (87.565%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 18.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.519    10.954    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X434Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/I4
    Routing       SLICE_X434Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.007 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1/O
                                       net (fo=32, routed)          1.212    12.219    u_fwrisc_fpga_top/u_core/u_regfile/regs[61][31]_i_1_n_0
    Routing       SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.133    18.326    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]/C
                                       clock pessimism             -0.408    17.918    
                                       clock uncertainty           -0.168    17.751    
                  SLICE_X413Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.507    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[61][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.507    
                                       arrival time                         -12.219    
  ---------------------------------------------------------------------------------
                                       slack                                  5.288    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 1.741ns (12.465%)  route 12.226ns (87.535%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.480    10.915    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y349                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/I4
    Routing       SLICE_X432Y349       LUT5 (Prop_lut5_I4_O)        0.053    10.968 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1/O
                                       net (fo=32, routed)          1.217    12.186    u_fwrisc_fpga_top/u_core/u_regfile/regs[57][31]_i_1_n_0
    Routing       SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.134    18.327    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y370       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]/C
                                       clock pessimism             -0.408    17.919    
                                       clock uncertainty           -0.168    17.752    
                  SLICE_X415Y370       FDRE (Setup_fdre_C_CE)      -0.244    17.508    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[57][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.508    
                                       arrival time                         -12.186    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 1.741ns (12.463%)  route 12.228ns (87.537%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 18.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.460    10.895    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X433Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/I4
    Routing       SLICE_X433Y347       LUT5 (Prop_lut5_I4_O)        0.053    10.948 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1/O
                                       net (fo=32, routed)          1.240    12.187    u_fwrisc_fpga_top/u_core/u_regfile/regs[45][31]_i_1_n_0
    Routing       SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.136    18.329    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X415Y368       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]/C
                                       clock pessimism             -0.408    17.921    
                                       clock uncertainty           -0.168    17.754    
                  SLICE_X415Y368       FDRE (Setup_fdre_C_CE)      -0.244    17.510    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[45][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.510    
                                       arrival time                         -12.187    
  ---------------------------------------------------------------------------------
                                       slack                                  5.322    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.741ns (12.495%)  route 12.193ns (87.505%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 18.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.491    10.926    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/I4
    Routing       SLICE_X432Y348       LUT5 (Prop_lut5_I4_O)        0.053    10.979 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1/O
                                       net (fo=32, routed)          1.173    12.152    u_fwrisc_fpga_top/u_core/u_regfile/regs[53][31]_i_1_n_0
    Routing       SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.135    18.328    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y369       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]/C
                                       clock pessimism             -0.408    17.920    
                                       clock uncertainty           -0.168    17.753    
                  SLICE_X417Y369       FDRE (Setup_fdre_C_CE)      -0.244    17.509    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[53][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.509    
                                       arrival time                         -12.152    
  ---------------------------------------------------------------------------------
                                       slack                                  5.357    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][25]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][26]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 1.741ns (12.499%)  route 12.188ns (87.501%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 18.330 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.474    -1.782    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X417Y347       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X417Y347       FDRE (Prop_fdre_C_Q)         0.269    -1.513 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep/Q
                                       net (fo=128, routed)         1.685     0.172    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr_r_reg[1]_rep_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/I2
    Routing       SLICE_X438Y368       LUT6 (Prop_lut6_I2_O)        0.053     0.225 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924/O
                                       net (fo=1, routed)           0.000     0.225    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_924_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/I1
    Routing       SLICE_X438Y368       MUXF7 (Prop_muxf7_I1_O)      0.129     0.354 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414/O
                                       net (fo=1, routed)           0.000     0.354    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_414_n_0
    Routing       SLICE_X438Y368                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/I1
    Routing       SLICE_X438Y368       MUXF8 (Prop_muxf8_I1_O)      0.054     0.408 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159/O
                                       net (fo=1, routed)           0.728     1.136    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_159_n_0
    Routing       SLICE_X438Y363                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/I3
    Routing       SLICE_X438Y363       LUT6 (Prop_lut6_I3_O)        0.153     1.289 r  u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata_inferred_i_32/O
                                       net (fo=15, routed)          2.127     3.417    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    Routing       SLICE_X397Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/I0
    Routing       SLICE_X397Y336       LUT6 (Prop_lut6_I0_O)        0.053     3.470 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                                       net (fo=1, routed)           0.413     3.883    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    Routing       SLICE_X395Y336                                                    f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/I2
    Routing       SLICE_X395Y336       LUT6 (Prop_lut6_I2_O)        0.053     3.936 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                                       net (fo=5, routed)           0.617     4.552    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    Routing       SLICE_X392Y331                                                    r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/S[0]
    Routing       SLICE_X392Y331       CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.324     4.876 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                                       net (fo=2, routed)           0.796     5.672    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    Routing       SLICE_X393Y336                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/I0
    Routing       SLICE_X393Y336       LUT2 (Prop_lut2_I0_O)        0.165     5.837 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                                       net (fo=1, routed)           0.241     6.078    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    Routing       SLICE_X393Y334                                                    r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/I0
    Routing       SLICE_X393Y334       LUT6 (Prop_lut6_I0_O)        0.170     6.248 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                                       net (fo=26, routed)          0.775     7.023    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    Routing       SLICE_X396Y337                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/I1
    Routing       SLICE_X396Y337       LUT6 (Prop_lut6_I1_O)        0.053     7.076 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                                       net (fo=51, routed)          0.671     7.748    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    Routing       SLICE_X402Y339                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/I3
    Routing       SLICE_X402Y339       LUT6 (Prop_lut6_I3_O)        0.053     7.801 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_13/O
                                       net (fo=7, routed)           0.721     8.522    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[5]
    Routing       SLICE_X402Y343                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/I1
    Routing       SLICE_X402Y343       LUT5 (Prop_lut5_I1_O)        0.053     8.575 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                                       net (fo=1, routed)           0.376     8.951    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    Routing       SLICE_X401Y340                                                    r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/I0
    Routing       SLICE_X401Y340       LUT6 (Prop_lut6_I0_O)        0.053     9.004 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                                       net (fo=6, routed)           1.378    10.382    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       SLICE_X428Y348                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/I0
    Routing       SLICE_X428Y348       LUT3 (Prop_lut3_I0_O)        0.053    10.435 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2/O
                                       net (fo=16, routed)          0.515    10.950    u_fwrisc_fpga_top/u_core/u_regfile/regs[63][31]_i_2_n_0
    Routing       SLICE_X432Y347                                                    r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/I4
    Routing       SLICE_X432Y347       LUT5 (Prop_lut5_I4_O)        0.053    11.003 r  u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1/O
                                       net (fo=32, routed)          1.144    12.147    u_fwrisc_fpga_top/u_core/u_regfile/regs[37][31]_i_1_n_0
    Routing       SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.137    18.330    u_fwrisc_fpga_top/u_core/u_regfile/clock
                  SLR Crossing[3->2]   
                  SLICE_X413Y366       FDRE                                         r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]/C
                                       clock pessimism             -0.408    17.922    
                                       clock uncertainty           -0.168    17.755    
                  SLICE_X413Y366       FDRE (Setup_fdre_C_CE)      -0.244    17.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg[37][28]
  ---------------------------------------------------------------------------------
                                       required time                         17.511    
                                       arrival time                         -12.147    
  ---------------------------------------------------------------------------------
                                       slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X424Y329       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_Q31_1
    Routing       SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X424Y329       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X424Y329       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y330       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/Q31
                                       net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/cfg_data_1_0
    Routing       SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/out[0]
                  SLR Crossing[3->2]   
                  SLICE_X420Y330       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                                       clock pessimism              0.003    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X420Y330       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.291    
                                       clock uncertainty            0.168    -0.123    
                  SLICE_X416Y337       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.024    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.024    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.950    -0.291    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y337       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.020 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.020    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y337       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.291    
                                       clock uncertainty            0.168    -0.123    
                  SLICE_X416Y337       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.024    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.024    
                                       arrival time                          -0.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.290    
                                       clock uncertainty            0.168    -0.122    
                  SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.023    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.290    
                                       clock uncertainty            0.168    -0.122    
                  SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.023    
                                       arrival time                          -0.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.002    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X416Y332       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X416Y332       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.234    -0.296    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X416Y332       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.002    -0.294    
                                       clock uncertainty            0.168    -0.126    
                  SLICE_X416Y332       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.027    
                                       arrival time                          -0.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                                       clock pessimism              0.001    -0.281    
                                       clock uncertainty            0.168    -0.113    
                  SLICE_X440Y343       SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.099    -0.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  ---------------------------------------------------------------------------------
                                       required time                          0.014    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.960    -0.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X440Y343       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                                    0.271    -0.010 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                                       net (fo=2, routed)           0.000    -0.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    Routing       SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.248    -0.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
                  SLR Crossing[3->2]   
                  SLICE_X440Y343       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                                       clock pessimism              0.001    -0.281    
                                       clock uncertainty            0.168    -0.113    
                  SLICE_X440Y343       SRL16E (Hold_srl16e_CLK_D)
                                                                    0.099    -0.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  ---------------------------------------------------------------------------------
                                       required time                          0.014    
                                       arrival time                          -0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.004    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.198ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.112%)  route 0.435ns (63.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X450Y326       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.435     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.121    32.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         32.879    
                                       arrival time                          -0.681    
  ---------------------------------------------------------------------------------
                                       slack                                 32.198    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.306%)  route 0.432ns (63.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.432     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X440Y327       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         32.910    
                                       arrival time                          -0.678    
  ---------------------------------------------------------------------------------
                                       slack                                 32.232    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.638ns  (logic 0.246ns (38.585%)  route 0.392ns (61.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X450Y327       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.392     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.123    32.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         32.877    
                                       arrival time                          -0.638    
  ---------------------------------------------------------------------------------
                                       slack                                 32.239    

Slack (MET) :             32.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.269ns (36.906%)  route 0.460ns (63.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.460     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X441Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X441Y326       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         32.981    
                                       arrival time                          -0.729    
  ---------------------------------------------------------------------------------
                                       slack                                 32.252    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.624ns  (logic 0.246ns (39.392%)  route 0.378ns (60.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y326                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X450Y326       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.378     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         32.880    
                                       arrival time                          -0.624    
  ---------------------------------------------------------------------------------
                                       slack                                 32.256    

Slack (MET) :             32.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.618ns  (logic 0.269ns (43.539%)  route 0.349ns (56.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X442Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X442Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.349     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X441Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X441Y326       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         32.982    
                                       arrival time                          -0.618    
  ---------------------------------------------------------------------------------
                                       slack                                 32.364    

Slack (MET) :             32.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.608ns  (logic 0.269ns (44.224%)  route 0.339ns (55.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X450Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X450Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.339     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X450Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X450Y325       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         32.981    
                                       arrival time                          -0.608    
  ---------------------------------------------------------------------------------
                                       slack                                 32.373    

Slack (MET) :             32.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.623ns  (logic 0.269ns (43.163%)  route 0.354ns (56.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X443Y327                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X443Y327       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.354     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   33.000    33.000    
                  SLICE_X440Y327       FDCE (Setup_fdce_C_D)        0.019    33.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         33.019    
                                       arrival time                          -0.623    
  ---------------------------------------------------------------------------------
                                       slack                                 32.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.228    17.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.791    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.785    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.228    17.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.791    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.785    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.168    18.018    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.763    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.739    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.228    17.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.791    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.785    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.168    18.019    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         17.827    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.821    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.168    18.017    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.762    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                                       clock uncertainty            0.168    -0.112    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.162    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                                       clock uncertainty            0.168    -0.114    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.164    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.151    18.034    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.779    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.756    

Slack (MET) :             17.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.151    18.034    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.779    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.756    

Slack (MET) :             17.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.802%)  route 1.548ns (85.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.548     0.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.319    18.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                                       clock pessimism             -0.327    18.185    
                                       clock uncertainty           -0.151    18.034    
                  SLICE_X435Y322       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.779    
                                       arrival time                          -0.024    
  ---------------------------------------------------------------------------------
                                       slack                                 17.756    

Slack (MET) :             17.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.151    18.035    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.228    17.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.807    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.802    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.151    18.035    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.843    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.838    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.151    18.035    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         17.843    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.838    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.269ns (14.950%)  route 1.530ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.530     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X440Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.320    18.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                                       clock pessimism             -0.327    18.186    
                                       clock uncertainty           -0.151    18.035    
                  SLICE_X440Y322       FDCE (Recov_fdce_C_CLR)     -0.192    17.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         17.843    
                                       arrival time                          -0.006    
  ---------------------------------------------------------------------------------
                                       slack                                 17.838    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.151    18.033    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  ---------------------------------------------------------------------------------
                                       required time                         17.778    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.970    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.151    18.033    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         17.778    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.970    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.269ns (16.789%)  route 1.333ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.462    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[3->2]   
                  SLICE_X433Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X433Y327       FDRE (Prop_fdre_C_Q)         0.269    -1.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=162, routed)         1.333    -0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X435Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  D15                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        2.318    18.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[3->2]   
                  SLICE_X435Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                                       clock pessimism             -0.327    18.184    
                                       clock uncertainty           -0.151    18.033    
                  SLICE_X435Y323       FDCE (Recov_fdce_C_CLR)     -0.255    17.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         17.778    
                                       arrival time                           0.191    
  ---------------------------------------------------------------------------------
                                       slack                                 17.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.107    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y327       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.235    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y327       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                                       clock pessimism              0.015    -0.280    
                  SLICE_X440Y327       FDCE (Remov_fdce_C_CLR)     -0.050    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.330    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.970%)  route 0.157ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        0.949    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X439Y327       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X439Y327       FDPE (Prop_fdpe_C_Q)         0.100    -0.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.157    -0.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X440Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  D15                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  D15                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X1Y10                                                   r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y96                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=5380, routed)        1.233    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[3->2]   
                  SLICE_X440Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                                       clock pessimism              0.015    -0.282    
                  SLICE_X440Y326       FDCE (Remov_fdce_C_CLR)     -0.050    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.332    
                                       arrival time                          -0.035    
  ---------------------------------------------------------------------------------
                                       slack                                  0.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.428ns (10.052%)  route 3.830ns (89.948%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.577 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.242ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.577ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.503     9.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X424Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.196    37.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                                       clock pessimism              0.973    38.550    
                                       inter-SLR compensation      -0.242    38.307    
                                       clock uncertainty           -0.035    38.272    
                  SLICE_X424Y324       FDCE (Recov_fdce_C_CLR)     -0.228    38.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         38.044    
                                       arrival time                          -9.724    
  ---------------------------------------------------------------------------------
                                       slack                                 28.319    

Slack (MET) :             28.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.428ns (10.130%)  route 3.797ns (89.870%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.470     9.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X422Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X422Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X422Y323       FDCE (Recov_fdce_C_CLR)     -0.255    38.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         38.019    
                                       arrival time                          -9.692    
  ---------------------------------------------------------------------------------
                                       slack                                 28.327    

Slack (MET) :             28.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.428ns (10.130%)  route 3.797ns (89.870%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.470     9.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X422Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X422Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X422Y323       FDCE (Recov_fdce_C_CLR)     -0.255    38.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         38.019    
                                       arrival time                          -9.692    
  ---------------------------------------------------------------------------------
                                       slack                                 28.327    

Slack (MET) :             28.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.428ns (10.130%)  route 3.797ns (89.870%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.470     9.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X422Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X422Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X422Y323       FDCE (Recov_fdce_C_CLR)     -0.255    38.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         38.019    
                                       arrival time                          -9.692    
  ---------------------------------------------------------------------------------
                                       slack                                 28.327    

Slack (MET) :             28.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.428ns (10.136%)  route 3.795ns (89.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.467     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X423Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X423Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X423Y323       FDCE (Recov_fdce_C_CLR)     -0.255    38.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                         38.019    
                                       arrival time                          -9.689    
  ---------------------------------------------------------------------------------
                                       slack                                 28.329    

Slack (MET) :             28.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.428ns (10.136%)  route 3.795ns (89.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.579 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.243ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.579ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.467     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X423Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.198    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X423Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                                       clock pessimism              0.973    38.552    
                                       inter-SLR compensation      -0.243    38.309    
                                       clock uncertainty           -0.035    38.274    
                  SLICE_X423Y323       FDCE (Recov_fdce_C_CLR)     -0.255    38.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         38.019    
                                       arrival time                          -9.689    
  ---------------------------------------------------------------------------------
                                       slack                                 28.329    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.428ns (10.052%)  route 3.830ns (89.948%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.577 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.242ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.577ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.503     9.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X424Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.196    37.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                                       clock pessimism              0.973    38.550    
                                       inter-SLR compensation      -0.242    38.307    
                                       clock uncertainty           -0.035    38.272    
                  SLICE_X424Y324       FDCE (Recov_fdce_C_CLR)     -0.192    38.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         38.080    
                                       arrival time                          -9.724    
  ---------------------------------------------------------------------------------
                                       slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.428ns (10.052%)  route 3.830ns (89.948%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.577 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.242ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.577ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.503     9.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X424Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.196    37.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                                       clock pessimism              0.973    38.550    
                                       inter-SLR compensation      -0.242    38.307    
                                       clock uncertainty           -0.035    38.272    
                  SLICE_X424Y324       FDCE (Recov_fdce_C_CLR)     -0.192    38.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         38.080    
                                       arrival time                          -9.724    
  ---------------------------------------------------------------------------------
                                       slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.428ns (10.052%)  route 3.830ns (89.948%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.577 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.242ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.577ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.503     9.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X424Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.196    37.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                                       clock pessimism              0.973    38.550    
                                       inter-SLR compensation      -0.242    38.307    
                                       clock uncertainty           -0.035    38.272    
                  SLICE_X424Y324       FDCE (Recov_fdce_C_CLR)     -0.192    38.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         38.080    
                                       arrival time                          -9.724    
  ---------------------------------------------------------------------------------
                                       slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.428ns (10.052%)  route 3.830ns (89.948%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.577 - 33.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.242ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.577ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.250     5.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLR Crossing[0->1]   
                  SLICE_X415Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X415Y291       FDRE (Prop_fdre_C_Q)         0.269     5.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                                       net (fo=1, routed)           0.601     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    Routing       SLICE_X415Y291                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I3
    Routing       SLICE_X415Y291       LUT6 (Prop_lut6_I3_O)        0.053     6.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.943     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X415Y286                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X415Y286       LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=2, routed)           1.783     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                  SLR Crossing[1->2]   
    Routing       SLICE_X422Y323                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/I0
    Routing       SLICE_X422Y323       LUT1 (Prop_lut1_I0_O)        0.053     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                                       net (fo=10, routed)          0.503     9.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    Routing       SLICE_X424Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                   33.000    33.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         2.196    37.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLR Crossing[0->2]   
                  SLICE_X424Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                                       clock pessimism              0.973    38.550    
                                       inter-SLR compensation      -0.242    38.307    
                                       clock uncertainty           -0.035    38.272    
                  SLICE_X424Y324       FDCE (Recov_fdce_C_CLR)     -0.192    38.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         38.080    
                                       arrival time                          -9.724    
  ---------------------------------------------------------------------------------
                                       slack                                 28.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.412%)  route 0.112ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.112     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X451Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X451Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.489    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.412%)  route 0.112ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.112     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X451Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X451Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.489    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.412%)  route 0.112ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.112     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X451Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X451Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.489    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.412%)  route 0.112ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.112     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X451Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X451Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X451Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.489    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.890%)  route 0.114ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.700ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.081     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X452Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X452Y326       FDPE (Prop_fdpe_C_Q)         0.118     2.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                                       net (fo=16, routed)          0.114     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    Routing       SLICE_X450Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  SLR Crossing[1->0]   
                  BUFGCTRL_X0Y1                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                                       net (fo=482, routed)         1.365     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[0->2]   
                  SLICE_X450Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                                       clock pessimism             -0.700     2.271    
                  SLICE_X450Y326       FDCE (Remov_fdce_C_CLR)     -0.069     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.202    
                                       arrival time                           2.492    
  ---------------------------------------------------------------------------------
                                       slack                                  0.290    





