

================================================================
== Vitis HLS Report for 'sssp_kernel_0'
================================================================
* Date:           Mon Jul 10 16:45:10 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.729 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1  |        ?|        ?|     12302|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%vertices_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vertices"   --->   Operation 7 'read' 'vertices_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e_src_buffer_a = alloca i64 1" [sssp_kernel.cpp:92]   --->   Operation 9 'alloca' 'e_src_buffer_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_src_buffer_b = alloca i64 1" [sssp_kernel.cpp:93]   --->   Operation 10 'alloca' 'e_src_buffer_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%e_dst_buffer_a = alloca i64 1" [sssp_kernel.cpp:94]   --->   Operation 11 'alloca' 'e_dst_buffer_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e_dst_buffer_b = alloca i64 1" [sssp_kernel.cpp:95]   --->   Operation 12 'alloca' 'e_dst_buffer_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_deg_buffer_a = alloca i64 1" [sssp_kernel.cpp:96]   --->   Operation 13 'alloca' 'out_deg_buffer_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_deg_buffer_b = alloca i64 1" [sssp_kernel.cpp:97]   --->   Operation 14 'alloca' 'out_deg_buffer_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_buffer_a = alloca i64 1" [sssp_kernel.cpp:98]   --->   Operation 15 'alloca' 'output_buffer_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_buffer_b_0 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 16 'alloca' 'output_buffer_b_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_buffer_b_1 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 17 'alloca' 'output_buffer_b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_buffer_b_2 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 18 'alloca' 'output_buffer_b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_buffer_b_3 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 19 'alloca' 'output_buffer_b_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_buffer_b_4 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 20 'alloca' 'output_buffer_b_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_buffer_b_5 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 21 'alloca' 'output_buffer_b_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_buffer_b_6 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 22 'alloca' 'output_buffer_b_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_buffer_b_7 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 23 'alloca' 'output_buffer_b_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_buffer_b_8 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 24 'alloca' 'output_buffer_b_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_buffer_b_9 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 25 'alloca' 'output_buffer_b_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_buffer_b_10 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 26 'alloca' 'output_buffer_b_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_buffer_b_11 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 27 'alloca' 'output_buffer_b_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_buffer_b_12 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 28 'alloca' 'output_buffer_b_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_buffer_b_13 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 29 'alloca' 'output_buffer_b_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_buffer_b_14 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 30 'alloca' 'output_buffer_b_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_buffer_b_15 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 31 'alloca' 'output_buffer_b_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_buffer_b_16 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 32 'alloca' 'output_buffer_b_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_buffer_b_17 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 33 'alloca' 'output_buffer_b_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_buffer_b_18 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 34 'alloca' 'output_buffer_b_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_buffer_b_19 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 35 'alloca' 'output_buffer_b_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_buffer_b_20 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 36 'alloca' 'output_buffer_b_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_buffer_b_21 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 37 'alloca' 'output_buffer_b_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_buffer_b_22 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 38 'alloca' 'output_buffer_b_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_buffer_b_23 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 39 'alloca' 'output_buffer_b_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_buffer_b_24 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 40 'alloca' 'output_buffer_b_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_buffer_b_25 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 41 'alloca' 'output_buffer_b_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_buffer_b_26 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 42 'alloca' 'output_buffer_b_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_buffer_b_27 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 43 'alloca' 'output_buffer_b_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_buffer_b_28 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 44 'alloca' 'output_buffer_b_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_buffer_b_29 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 45 'alloca' 'output_buffer_b_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_buffer_b_30 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 46 'alloca' 'output_buffer_b_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_buffer_b_31 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 47 'alloca' 'output_buffer_b_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_buffer_b_32 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 48 'alloca' 'output_buffer_b_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_buffer_b_33 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 49 'alloca' 'output_buffer_b_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_buffer_b_34 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 50 'alloca' 'output_buffer_b_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_buffer_b_35 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 51 'alloca' 'output_buffer_b_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_buffer_b_36 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 52 'alloca' 'output_buffer_b_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_buffer_b_37 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 53 'alloca' 'output_buffer_b_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_buffer_b_38 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 54 'alloca' 'output_buffer_b_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_buffer_b_39 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 55 'alloca' 'output_buffer_b_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_buffer_b_40 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 56 'alloca' 'output_buffer_b_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_buffer_b_41 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 57 'alloca' 'output_buffer_b_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_buffer_b_42 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 58 'alloca' 'output_buffer_b_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_buffer_b_43 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 59 'alloca' 'output_buffer_b_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_buffer_b_44 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 60 'alloca' 'output_buffer_b_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_buffer_b_45 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 61 'alloca' 'output_buffer_b_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_buffer_b_46 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 62 'alloca' 'output_buffer_b_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_buffer_b_47 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 63 'alloca' 'output_buffer_b_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_buffer_b_48 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 64 'alloca' 'output_buffer_b_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_buffer_b_49 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 65 'alloca' 'output_buffer_b_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_buffer_b_50 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 66 'alloca' 'output_buffer_b_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_buffer_b_51 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 67 'alloca' 'output_buffer_b_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_buffer_b_52 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 68 'alloca' 'output_buffer_b_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_buffer_b_53 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 69 'alloca' 'output_buffer_b_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_buffer_b_54 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 70 'alloca' 'output_buffer_b_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_buffer_b_55 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 71 'alloca' 'output_buffer_b_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_buffer_b_56 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 72 'alloca' 'output_buffer_b_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%output_buffer_b_57 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 73 'alloca' 'output_buffer_b_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%output_buffer_b_58 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 74 'alloca' 'output_buffer_b_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%output_buffer_b_59 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 75 'alloca' 'output_buffer_b_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output_buffer_b_60 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 76 'alloca' 'output_buffer_b_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%output_buffer_b_61 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 77 'alloca' 'output_buffer_b_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%output_buffer_b_62 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 78 'alloca' 'output_buffer_b_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%output_buffer_b_63 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 79 'alloca' 'output_buffer_b_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%output_buffer_b_64 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 80 'alloca' 'output_buffer_b_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%output_buffer_b_65 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 81 'alloca' 'output_buffer_b_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%output_buffer_b_66 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 82 'alloca' 'output_buffer_b_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%output_buffer_b_67 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 83 'alloca' 'output_buffer_b_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%output_buffer_b_68 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 84 'alloca' 'output_buffer_b_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%output_buffer_b_69 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 85 'alloca' 'output_buffer_b_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%output_buffer_b_70 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 86 'alloca' 'output_buffer_b_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%output_buffer_b_71 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 87 'alloca' 'output_buffer_b_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%output_buffer_b_72 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 88 'alloca' 'output_buffer_b_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%output_buffer_b_73 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 89 'alloca' 'output_buffer_b_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%output_buffer_b_74 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 90 'alloca' 'output_buffer_b_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%output_buffer_b_75 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 91 'alloca' 'output_buffer_b_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%output_buffer_b_76 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 92 'alloca' 'output_buffer_b_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_buffer_b_77 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 93 'alloca' 'output_buffer_b_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%output_buffer_b_78 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 94 'alloca' 'output_buffer_b_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%output_buffer_b_79 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 95 'alloca' 'output_buffer_b_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%output_buffer_b_80 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 96 'alloca' 'output_buffer_b_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%output_buffer_b_81 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 97 'alloca' 'output_buffer_b_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%output_buffer_b_82 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 98 'alloca' 'output_buffer_b_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%output_buffer_b_83 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 99 'alloca' 'output_buffer_b_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%output_buffer_b_84 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 100 'alloca' 'output_buffer_b_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%output_buffer_b_85 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 101 'alloca' 'output_buffer_b_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_buffer_b_86 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 102 'alloca' 'output_buffer_b_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_buffer_b_87 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 103 'alloca' 'output_buffer_b_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%output_buffer_b_88 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 104 'alloca' 'output_buffer_b_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%output_buffer_b_89 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 105 'alloca' 'output_buffer_b_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%output_buffer_b_90 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 106 'alloca' 'output_buffer_b_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%output_buffer_b_91 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 107 'alloca' 'output_buffer_b_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%output_buffer_b_92 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 108 'alloca' 'output_buffer_b_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%output_buffer_b_93 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 109 'alloca' 'output_buffer_b_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%output_buffer_b_94 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 110 'alloca' 'output_buffer_b_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%output_buffer_b_95 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 111 'alloca' 'output_buffer_b_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%output_buffer_b_96 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 112 'alloca' 'output_buffer_b_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%output_buffer_b_97 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 113 'alloca' 'output_buffer_b_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%output_buffer_b_98 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 114 'alloca' 'output_buffer_b_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%output_buffer_b_99 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 115 'alloca' 'output_buffer_b_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%output_buffer_b_100 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 116 'alloca' 'output_buffer_b_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%output_buffer_b_101 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 117 'alloca' 'output_buffer_b_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%output_buffer_b_102 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 118 'alloca' 'output_buffer_b_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%output_buffer_b_103 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 119 'alloca' 'output_buffer_b_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%output_buffer_b_104 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 120 'alloca' 'output_buffer_b_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%output_buffer_b_105 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 121 'alloca' 'output_buffer_b_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%output_buffer_b_106 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 122 'alloca' 'output_buffer_b_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%output_buffer_b_107 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 123 'alloca' 'output_buffer_b_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%output_buffer_b_108 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 124 'alloca' 'output_buffer_b_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%output_buffer_b_109 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 125 'alloca' 'output_buffer_b_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%output_buffer_b_110 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 126 'alloca' 'output_buffer_b_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%output_buffer_b_111 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 127 'alloca' 'output_buffer_b_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%output_buffer_b_112 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 128 'alloca' 'output_buffer_b_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%output_buffer_b_113 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 129 'alloca' 'output_buffer_b_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%output_buffer_b_114 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 130 'alloca' 'output_buffer_b_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%output_buffer_b_115 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 131 'alloca' 'output_buffer_b_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%output_buffer_b_116 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 132 'alloca' 'output_buffer_b_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%output_buffer_b_117 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 133 'alloca' 'output_buffer_b_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%output_buffer_b_118 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 134 'alloca' 'output_buffer_b_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%output_buffer_b_119 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 135 'alloca' 'output_buffer_b_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%output_buffer_b_120 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 136 'alloca' 'output_buffer_b_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%output_buffer_b_121 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 137 'alloca' 'output_buffer_b_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%output_buffer_b_122 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 138 'alloca' 'output_buffer_b_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%output_buffer_b_123 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 139 'alloca' 'output_buffer_b_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%output_buffer_b_124 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 140 'alloca' 'output_buffer_b_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%output_buffer_b_125 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 141 'alloca' 'output_buffer_b_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%output_buffer_b_126 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 142 'alloca' 'output_buffer_b_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%output_buffer_b_127 = alloca i64 1" [sssp_kernel.cpp:99]   --->   Operation 143 'alloca' 'output_buffer_b_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %vertices_read, i32 %v" [sssp_kernel.cpp:90]   --->   Operation 144 'store' 'store_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.88ns)   --->   "%p_neg = sub i32 0, i32 %size_read"   --->   Operation 145 'sub' 'p_neg' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_lshr_cast = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %p_neg, i32 12, i32 31"   --->   Operation 146 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln106 = store i32 0, i32 %i" [sssp_kernel.cpp:106]   --->   Operation 147 'store' 'store_ln106' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 148 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_0, void @empty_14, i32 64, i32 64, i32 64, i32 64, void @empty_14, void @empty_14"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %e_src, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %e_src, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %e_dst, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %e_dst, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_degree, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_degree, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vertices"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vertices, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 163 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 164 [1/1] (1.00ns)   --->   "%out_degree_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_degree"   --->   Operation 164 'read' 'out_degree_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 165 [1/1] (1.00ns)   --->   "%e_dst_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %e_dst"   --->   Operation 165 'read' 'e_dst_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 166 [1/1] (1.00ns)   --->   "%e_src_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %e_src"   --->   Operation 166 'read' 'e_src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31"   --->   Operation 167 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast = zext i20 %p_lshr_cast"   --->   Operation 168 'zext' 'p_lshr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.80ns)   --->   "%p_neg_t = sub i21 0, i21 %p_lshr_cast_cast"   --->   Operation 169 'sub' 'p_neg_t' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%p_lshr_f_cast = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %size_read, i32 12, i32 31"   --->   Operation 170 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%p_lshr_f_cast_cast = zext i20 %p_lshr_f_cast"   --->   Operation 171 'zext' 'p_lshr_f_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%div = select i1 %tmp, i21 %p_neg_t, i21 %p_lshr_f_cast_cast"   --->   Operation 172 'select' 'div' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%div_cast = sext i21 %div"   --->   Operation 173 'sext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.81ns) (out node of the LUT)   --->   "%add = add i22 %div_cast, i22 1"   --->   Operation 174 'add' 'add' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i22 %add" [sssp_kernel.cpp:106]   --->   Operation 175 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %e_src_read" [sssp_kernel.cpp:56]   --->   Operation 176 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln56, i3 0" [sssp_kernel.cpp:56]   --->   Operation 177 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.70ns)   --->   "%empty = add i6 %trunc_ln56, i6 4" [sssp_kernel.cpp:56]   --->   Operation 178 'add' 'empty' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty, i3 0" [sssp_kernel.cpp:56]   --->   Operation 179 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.70ns)   --->   "%empty_982 = add i6 %trunc_ln56, i6 8" [sssp_kernel.cpp:56]   --->   Operation 180 'add' 'empty_982' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_982, i3 0" [sssp_kernel.cpp:56]   --->   Operation 181 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.70ns)   --->   "%empty_983 = add i6 %trunc_ln56, i6 12" [sssp_kernel.cpp:56]   --->   Operation 182 'add' 'empty_983' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_983, i3 0" [sssp_kernel.cpp:56]   --->   Operation 183 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.70ns)   --->   "%empty_984 = add i6 %trunc_ln56, i6 16" [sssp_kernel.cpp:56]   --->   Operation 184 'add' 'empty_984' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_984, i3 0" [sssp_kernel.cpp:56]   --->   Operation 185 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.70ns)   --->   "%empty_985 = add i6 %trunc_ln56, i6 20" [sssp_kernel.cpp:56]   --->   Operation 186 'add' 'empty_985' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_985, i3 0" [sssp_kernel.cpp:56]   --->   Operation 187 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.70ns)   --->   "%empty_986 = add i6 %trunc_ln56, i6 24" [sssp_kernel.cpp:56]   --->   Operation 188 'add' 'empty_986' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_986, i3 0" [sssp_kernel.cpp:56]   --->   Operation 189 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.70ns)   --->   "%empty_987 = add i6 %trunc_ln56, i6 28" [sssp_kernel.cpp:56]   --->   Operation 190 'add' 'empty_987' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_987, i3 0" [sssp_kernel.cpp:56]   --->   Operation 191 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.12ns)   --->   "%empty_988 = xor i6 %trunc_ln56, i6 32" [sssp_kernel.cpp:56]   --->   Operation 192 'xor' 'empty_988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_988, i3 0" [sssp_kernel.cpp:56]   --->   Operation 193 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.70ns)   --->   "%empty_989 = add i6 %trunc_ln56, i6 36" [sssp_kernel.cpp:56]   --->   Operation 194 'add' 'empty_989' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_989, i3 0" [sssp_kernel.cpp:56]   --->   Operation 195 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.70ns)   --->   "%empty_990 = add i6 %trunc_ln56, i6 40" [sssp_kernel.cpp:56]   --->   Operation 196 'add' 'empty_990' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_990, i3 0" [sssp_kernel.cpp:56]   --->   Operation 197 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.70ns)   --->   "%empty_991 = add i6 %trunc_ln56, i6 44" [sssp_kernel.cpp:56]   --->   Operation 198 'add' 'empty_991' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_991, i3 0" [sssp_kernel.cpp:56]   --->   Operation 199 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.70ns)   --->   "%empty_992 = add i6 %trunc_ln56, i6 48" [sssp_kernel.cpp:56]   --->   Operation 200 'add' 'empty_992' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_992, i3 0" [sssp_kernel.cpp:56]   --->   Operation 201 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.70ns)   --->   "%empty_993 = add i6 %trunc_ln56, i6 52" [sssp_kernel.cpp:56]   --->   Operation 202 'add' 'empty_993' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_993, i3 0" [sssp_kernel.cpp:56]   --->   Operation 203 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.70ns)   --->   "%empty_994 = add i6 %trunc_ln56, i6 56" [sssp_kernel.cpp:56]   --->   Operation 204 'add' 'empty_994' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_994, i3 0" [sssp_kernel.cpp:56]   --->   Operation 205 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.70ns)   --->   "%empty_995 = add i6 %trunc_ln56, i6 60" [sssp_kernel.cpp:56]   --->   Operation 206 'add' 'empty_995' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_995, i3 0" [sssp_kernel.cpp:56]   --->   Operation 207 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i64 %e_dst_read" [sssp_kernel.cpp:56]   --->   Operation 208 'trunc' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln56_1, i3 0" [sssp_kernel.cpp:56]   --->   Operation 209 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.70ns)   --->   "%empty_996 = add i6 %trunc_ln56_1, i6 4" [sssp_kernel.cpp:56]   --->   Operation 210 'add' 'empty_996' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_996, i3 0" [sssp_kernel.cpp:56]   --->   Operation 211 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.70ns)   --->   "%empty_997 = add i6 %trunc_ln56_1, i6 8" [sssp_kernel.cpp:56]   --->   Operation 212 'add' 'empty_997' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_997, i3 0" [sssp_kernel.cpp:56]   --->   Operation 213 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.70ns)   --->   "%empty_998 = add i6 %trunc_ln56_1, i6 12" [sssp_kernel.cpp:56]   --->   Operation 214 'add' 'empty_998' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_998, i3 0" [sssp_kernel.cpp:56]   --->   Operation 215 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.70ns)   --->   "%empty_999 = add i6 %trunc_ln56_1, i6 16" [sssp_kernel.cpp:56]   --->   Operation 216 'add' 'empty_999' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_999, i3 0" [sssp_kernel.cpp:56]   --->   Operation 217 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.70ns)   --->   "%empty_1000 = add i6 %trunc_ln56_1, i6 20" [sssp_kernel.cpp:56]   --->   Operation 218 'add' 'empty_1000' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1000, i3 0" [sssp_kernel.cpp:56]   --->   Operation 219 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.70ns)   --->   "%empty_1001 = add i6 %trunc_ln56_1, i6 24" [sssp_kernel.cpp:56]   --->   Operation 220 'add' 'empty_1001' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1001, i3 0" [sssp_kernel.cpp:56]   --->   Operation 221 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.70ns)   --->   "%empty_1002 = add i6 %trunc_ln56_1, i6 28" [sssp_kernel.cpp:56]   --->   Operation 222 'add' 'empty_1002' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1002, i3 0" [sssp_kernel.cpp:56]   --->   Operation 223 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.12ns)   --->   "%empty_1003 = xor i6 %trunc_ln56_1, i6 32" [sssp_kernel.cpp:56]   --->   Operation 224 'xor' 'empty_1003' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1003, i3 0" [sssp_kernel.cpp:56]   --->   Operation 225 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.70ns)   --->   "%empty_1004 = add i6 %trunc_ln56_1, i6 36" [sssp_kernel.cpp:56]   --->   Operation 226 'add' 'empty_1004' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1004, i3 0" [sssp_kernel.cpp:56]   --->   Operation 227 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.70ns)   --->   "%empty_1005 = add i6 %trunc_ln56_1, i6 40" [sssp_kernel.cpp:56]   --->   Operation 228 'add' 'empty_1005' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1005, i3 0" [sssp_kernel.cpp:56]   --->   Operation 229 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.70ns)   --->   "%empty_1006 = add i6 %trunc_ln56_1, i6 44" [sssp_kernel.cpp:56]   --->   Operation 230 'add' 'empty_1006' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1006, i3 0" [sssp_kernel.cpp:56]   --->   Operation 231 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.70ns)   --->   "%empty_1007 = add i6 %trunc_ln56_1, i6 48" [sssp_kernel.cpp:56]   --->   Operation 232 'add' 'empty_1007' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1007, i3 0" [sssp_kernel.cpp:56]   --->   Operation 233 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%empty_1008 = add i6 %trunc_ln56_1, i6 52" [sssp_kernel.cpp:56]   --->   Operation 234 'add' 'empty_1008' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1008, i3 0" [sssp_kernel.cpp:56]   --->   Operation 235 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.70ns)   --->   "%empty_1009 = add i6 %trunc_ln56_1, i6 56" [sssp_kernel.cpp:56]   --->   Operation 236 'add' 'empty_1009' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1009, i3 0" [sssp_kernel.cpp:56]   --->   Operation 237 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.70ns)   --->   "%empty_1010 = add i6 %trunc_ln56_1, i6 60" [sssp_kernel.cpp:56]   --->   Operation 238 'add' 'empty_1010' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1010, i3 0" [sssp_kernel.cpp:56]   --->   Operation 239 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i64 %out_degree_read" [sssp_kernel.cpp:56]   --->   Operation 240 'trunc' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln56_2, i3 0" [sssp_kernel.cpp:56]   --->   Operation 241 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.70ns)   --->   "%empty_1011 = add i6 %trunc_ln56_2, i6 4" [sssp_kernel.cpp:56]   --->   Operation 242 'add' 'empty_1011' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1011, i3 0" [sssp_kernel.cpp:56]   --->   Operation 243 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.70ns)   --->   "%empty_1012 = add i6 %trunc_ln56_2, i6 8" [sssp_kernel.cpp:56]   --->   Operation 244 'add' 'empty_1012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1012, i3 0" [sssp_kernel.cpp:56]   --->   Operation 245 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.70ns)   --->   "%empty_1013 = add i6 %trunc_ln56_2, i6 12" [sssp_kernel.cpp:56]   --->   Operation 246 'add' 'empty_1013' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1013, i3 0" [sssp_kernel.cpp:56]   --->   Operation 247 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.70ns)   --->   "%empty_1014 = add i6 %trunc_ln56_2, i6 16" [sssp_kernel.cpp:56]   --->   Operation 248 'add' 'empty_1014' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1014, i3 0" [sssp_kernel.cpp:56]   --->   Operation 249 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.70ns)   --->   "%empty_1015 = add i6 %trunc_ln56_2, i6 20" [sssp_kernel.cpp:56]   --->   Operation 250 'add' 'empty_1015' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1015, i3 0" [sssp_kernel.cpp:56]   --->   Operation 251 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.70ns)   --->   "%empty_1016 = add i6 %trunc_ln56_2, i6 24" [sssp_kernel.cpp:56]   --->   Operation 252 'add' 'empty_1016' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1016, i3 0" [sssp_kernel.cpp:56]   --->   Operation 253 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.70ns)   --->   "%empty_1017 = add i6 %trunc_ln56_2, i6 28" [sssp_kernel.cpp:56]   --->   Operation 254 'add' 'empty_1017' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1017, i3 0" [sssp_kernel.cpp:56]   --->   Operation 255 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.12ns)   --->   "%empty_1018 = xor i6 %trunc_ln56_2, i6 32" [sssp_kernel.cpp:56]   --->   Operation 256 'xor' 'empty_1018' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1018, i3 0" [sssp_kernel.cpp:56]   --->   Operation 257 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.70ns)   --->   "%empty_1019 = add i6 %trunc_ln56_2, i6 36" [sssp_kernel.cpp:56]   --->   Operation 258 'add' 'empty_1019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1019, i3 0" [sssp_kernel.cpp:56]   --->   Operation 259 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%empty_1020 = add i6 %trunc_ln56_2, i6 40" [sssp_kernel.cpp:56]   --->   Operation 260 'add' 'empty_1020' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1020, i3 0" [sssp_kernel.cpp:56]   --->   Operation 261 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.70ns)   --->   "%empty_1021 = add i6 %trunc_ln56_2, i6 44" [sssp_kernel.cpp:56]   --->   Operation 262 'add' 'empty_1021' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1021, i3 0" [sssp_kernel.cpp:56]   --->   Operation 263 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.70ns)   --->   "%empty_1022 = add i6 %trunc_ln56_2, i6 48" [sssp_kernel.cpp:56]   --->   Operation 264 'add' 'empty_1022' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1022, i3 0" [sssp_kernel.cpp:56]   --->   Operation 265 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.70ns)   --->   "%empty_1023 = add i6 %trunc_ln56_2, i6 52" [sssp_kernel.cpp:56]   --->   Operation 266 'add' 'empty_1023' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1023, i3 0" [sssp_kernel.cpp:56]   --->   Operation 267 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.70ns)   --->   "%empty_1024 = add i6 %trunc_ln56_2, i6 56" [sssp_kernel.cpp:56]   --->   Operation 268 'add' 'empty_1024' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1024, i3 0" [sssp_kernel.cpp:56]   --->   Operation 269 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.70ns)   --->   "%empty_1025 = add i6 %trunc_ln56_2, i6 60" [sssp_kernel.cpp:56]   --->   Operation 270 'add' 'empty_1025' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1025, i3 0" [sssp_kernel.cpp:56]   --->   Operation 271 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i64 %out_r_read" [sssp_kernel.cpp:72]   --->   Operation 272 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln72_3_cast557 = zext i6 %trunc_ln72" [sssp_kernel.cpp:72]   --->   Operation 273 'zext' 'trunc_ln72_3_cast557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.62ns)   --->   "%empty_1026 = shl i64 15, i64 %trunc_ln72_3_cast557" [sssp_kernel.cpp:72]   --->   Operation 274 'shl' 'empty_1026' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln72, i3 0" [sssp_kernel.cpp:72]   --->   Operation 275 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.70ns)   --->   "%empty_1027 = add i6 %trunc_ln72, i6 4" [sssp_kernel.cpp:72]   --->   Operation 276 'add' 'empty_1027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%p_cast559 = zext i6 %empty_1027" [sssp_kernel.cpp:72]   --->   Operation 277 'zext' 'p_cast559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.62ns)   --->   "%empty_1028 = shl i64 15, i64 %p_cast559" [sssp_kernel.cpp:72]   --->   Operation 278 'shl' 'empty_1028' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1027, i3 0" [sssp_kernel.cpp:72]   --->   Operation 279 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.70ns)   --->   "%empty_1029 = add i6 %trunc_ln72, i6 8" [sssp_kernel.cpp:72]   --->   Operation 280 'add' 'empty_1029' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%p_cast561 = zext i6 %empty_1029" [sssp_kernel.cpp:72]   --->   Operation 281 'zext' 'p_cast561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.62ns)   --->   "%empty_1030 = shl i64 15, i64 %p_cast561" [sssp_kernel.cpp:72]   --->   Operation 282 'shl' 'empty_1030' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1029, i3 0" [sssp_kernel.cpp:72]   --->   Operation 283 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.70ns)   --->   "%empty_1031 = add i6 %trunc_ln72, i6 12" [sssp_kernel.cpp:72]   --->   Operation 284 'add' 'empty_1031' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%p_cast563 = zext i6 %empty_1031" [sssp_kernel.cpp:72]   --->   Operation 285 'zext' 'p_cast563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.62ns)   --->   "%empty_1032 = shl i64 15, i64 %p_cast563" [sssp_kernel.cpp:72]   --->   Operation 286 'shl' 'empty_1032' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1031, i3 0" [sssp_kernel.cpp:72]   --->   Operation 287 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.70ns)   --->   "%empty_1033 = add i6 %trunc_ln72, i6 16" [sssp_kernel.cpp:72]   --->   Operation 288 'add' 'empty_1033' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%p_cast565 = zext i6 %empty_1033" [sssp_kernel.cpp:72]   --->   Operation 289 'zext' 'p_cast565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.62ns)   --->   "%empty_1034 = shl i64 15, i64 %p_cast565" [sssp_kernel.cpp:72]   --->   Operation 290 'shl' 'empty_1034' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1033, i3 0" [sssp_kernel.cpp:72]   --->   Operation 291 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.70ns)   --->   "%empty_1035 = add i6 %trunc_ln72, i6 20" [sssp_kernel.cpp:72]   --->   Operation 292 'add' 'empty_1035' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%p_cast567 = zext i6 %empty_1035" [sssp_kernel.cpp:72]   --->   Operation 293 'zext' 'p_cast567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.62ns)   --->   "%empty_1036 = shl i64 15, i64 %p_cast567" [sssp_kernel.cpp:72]   --->   Operation 294 'shl' 'empty_1036' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1035, i3 0" [sssp_kernel.cpp:72]   --->   Operation 295 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.70ns)   --->   "%empty_1037 = add i6 %trunc_ln72, i6 24" [sssp_kernel.cpp:72]   --->   Operation 296 'add' 'empty_1037' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%p_cast569 = zext i6 %empty_1037" [sssp_kernel.cpp:72]   --->   Operation 297 'zext' 'p_cast569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.62ns)   --->   "%empty_1038 = shl i64 15, i64 %p_cast569" [sssp_kernel.cpp:72]   --->   Operation 298 'shl' 'empty_1038' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1037, i3 0" [sssp_kernel.cpp:72]   --->   Operation 299 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.70ns)   --->   "%empty_1039 = add i6 %trunc_ln72, i6 28" [sssp_kernel.cpp:72]   --->   Operation 300 'add' 'empty_1039' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%p_cast571 = zext i6 %empty_1039" [sssp_kernel.cpp:72]   --->   Operation 301 'zext' 'p_cast571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.62ns)   --->   "%empty_1040 = shl i64 15, i64 %p_cast571" [sssp_kernel.cpp:72]   --->   Operation 302 'shl' 'empty_1040' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1039, i3 0" [sssp_kernel.cpp:72]   --->   Operation 303 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.12ns)   --->   "%empty_1041 = xor i6 %trunc_ln72, i6 32" [sssp_kernel.cpp:72]   --->   Operation 304 'xor' 'empty_1041' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast573 = zext i6 %empty_1041" [sssp_kernel.cpp:72]   --->   Operation 305 'zext' 'p_cast573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.62ns)   --->   "%empty_1042 = shl i64 15, i64 %p_cast573" [sssp_kernel.cpp:72]   --->   Operation 306 'shl' 'empty_1042' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1041, i3 0" [sssp_kernel.cpp:72]   --->   Operation 307 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.70ns)   --->   "%empty_1043 = add i6 %trunc_ln72, i6 36" [sssp_kernel.cpp:72]   --->   Operation 308 'add' 'empty_1043' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast575 = zext i6 %empty_1043" [sssp_kernel.cpp:72]   --->   Operation 309 'zext' 'p_cast575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.62ns)   --->   "%empty_1044 = shl i64 15, i64 %p_cast575" [sssp_kernel.cpp:72]   --->   Operation 310 'shl' 'empty_1044' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1043, i3 0" [sssp_kernel.cpp:72]   --->   Operation 311 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.70ns)   --->   "%empty_1045 = add i6 %trunc_ln72, i6 40" [sssp_kernel.cpp:72]   --->   Operation 312 'add' 'empty_1045' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%p_cast577 = zext i6 %empty_1045" [sssp_kernel.cpp:72]   --->   Operation 313 'zext' 'p_cast577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.62ns)   --->   "%empty_1046 = shl i64 15, i64 %p_cast577" [sssp_kernel.cpp:72]   --->   Operation 314 'shl' 'empty_1046' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1045, i3 0" [sssp_kernel.cpp:72]   --->   Operation 315 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.70ns)   --->   "%empty_1047 = add i6 %trunc_ln72, i6 44" [sssp_kernel.cpp:72]   --->   Operation 316 'add' 'empty_1047' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%p_cast579 = zext i6 %empty_1047" [sssp_kernel.cpp:72]   --->   Operation 317 'zext' 'p_cast579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.62ns)   --->   "%empty_1048 = shl i64 15, i64 %p_cast579" [sssp_kernel.cpp:72]   --->   Operation 318 'shl' 'empty_1048' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1047, i3 0" [sssp_kernel.cpp:72]   --->   Operation 319 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.70ns)   --->   "%empty_1049 = add i6 %trunc_ln72, i6 48" [sssp_kernel.cpp:72]   --->   Operation 320 'add' 'empty_1049' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%p_cast581 = zext i6 %empty_1049" [sssp_kernel.cpp:72]   --->   Operation 321 'zext' 'p_cast581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.62ns)   --->   "%empty_1050 = shl i64 15, i64 %p_cast581" [sssp_kernel.cpp:72]   --->   Operation 322 'shl' 'empty_1050' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1049, i3 0" [sssp_kernel.cpp:72]   --->   Operation 323 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.70ns)   --->   "%empty_1051 = add i6 %trunc_ln72, i6 52" [sssp_kernel.cpp:72]   --->   Operation 324 'add' 'empty_1051' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%p_cast583 = zext i6 %empty_1051" [sssp_kernel.cpp:72]   --->   Operation 325 'zext' 'p_cast583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.62ns)   --->   "%empty_1052 = shl i64 15, i64 %p_cast583" [sssp_kernel.cpp:72]   --->   Operation 326 'shl' 'empty_1052' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1051, i3 0" [sssp_kernel.cpp:72]   --->   Operation 327 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.70ns)   --->   "%empty_1053 = add i6 %trunc_ln72, i6 56" [sssp_kernel.cpp:72]   --->   Operation 328 'add' 'empty_1053' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%p_cast585 = zext i6 %empty_1053" [sssp_kernel.cpp:72]   --->   Operation 329 'zext' 'p_cast585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.62ns)   --->   "%empty_1054 = shl i64 15, i64 %p_cast585" [sssp_kernel.cpp:72]   --->   Operation 330 'shl' 'empty_1054' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1053, i3 0" [sssp_kernel.cpp:72]   --->   Operation 331 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.70ns)   --->   "%empty_1055 = add i6 %trunc_ln72, i6 60" [sssp_kernel.cpp:72]   --->   Operation 332 'add' 'empty_1055' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast587 = zext i6 %empty_1055" [sssp_kernel.cpp:72]   --->   Operation 333 'zext' 'p_cast587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.62ns)   --->   "%empty_1056 = shl i64 15, i64 %p_cast587" [sssp_kernel.cpp:72]   --->   Operation 334 'shl' 'empty_1056' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_1055, i3 0" [sssp_kernel.cpp:72]   --->   Operation 335 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln106 = br void" [sssp_kernel.cpp:106]   --->   Operation 336 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i"   --->   Operation 337 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_eq  i32 %i_3, i32 %sext_ln106" [sssp_kernel.cpp:106]   --->   Operation 338 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 339 [1/1] (0.88ns)   --->   "%add_ln106 = add i32 %i_3, i32 1" [sssp_kernel.cpp:106]   --->   Operation 339 'add' 'add_ln106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split19, void %._crit_edge.loopexit" [sssp_kernel.cpp:106]   --->   Operation 340 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [sssp_kernel.cpp:106]   --->   Operation 341 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i_3, i5 0"   --->   Operation 342 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%empty_1057 = trunc i32 %i_3"   --->   Operation 343 'trunc' 'empty_1057' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %empty_1057, void %.preheader2.preheader, void %.preheader.preheader" [sssp_kernel.cpp:108]   --->   Operation 344 'br' 'br_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 345 [2/2] (2.07ns)   --->   "%call_ln56 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_54_1, i32 %e_src_buffer_a, i5 %e_dst_buffer_a, i32 %out_deg_buffer_a, i37 %tmp_100, i64 %e_src_read, i512 %gmem, i9 %tmp_33, i9 %tmp_34, i9 %tmp_35, i9 %tmp_36, i9 %tmp_37, i9 %tmp_38, i9 %tmp_39, i9 %tmp_40, i9 %tmp_41, i9 %tmp_42, i9 %tmp_43, i9 %tmp_44, i9 %tmp_45, i9 %tmp_46, i9 %tmp_47, i9 %tmp_48, i64 %e_dst_read, i9 %tmp_50, i9 %tmp_51, i9 %tmp_52, i9 %tmp_53, i9 %tmp_54, i9 %tmp_55, i9 %tmp_56, i9 %tmp_57, i9 %tmp_58, i9 %tmp_59, i9 %tmp_60, i9 %tmp_61, i9 %tmp_62, i9 %tmp_63, i9 %tmp_64, i9 %tmp_65, i64 %out_degree_read, i9 %tmp_67, i9 %tmp_68, i9 %tmp_69, i9 %tmp_70, i9 %tmp_71, i9 %tmp_72, i9 %tmp_73, i9 %tmp_74, i9 %tmp_75, i9 %tmp_76, i9 %tmp_77, i9 %tmp_78, i9 %tmp_79, i9 %tmp_80, i9 %tmp_81, i9 %tmp_82" [sssp_kernel.cpp:56]   --->   Operation 345 'call' 'call_ln56' <Predicate = (!icmp_ln106 & !empty_1057)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 346 [2/2] (0.00ns)   --->   "%call_ln110 = call void @buffer_compute.1, i32 %e_src_buffer_b, i5 %e_dst_buffer_b, i32 %out_deg_buffer_b, i32 %output_buffer_b_0, i32 %output_buffer_b_1, i32 %output_buffer_b_2, i32 %output_buffer_b_3, i32 %output_buffer_b_4, i32 %output_buffer_b_5, i32 %output_buffer_b_6, i32 %output_buffer_b_7, i32 %output_buffer_b_8, i32 %output_buffer_b_9, i32 %output_buffer_b_10, i32 %output_buffer_b_11, i32 %output_buffer_b_12, i32 %output_buffer_b_13, i32 %output_buffer_b_14, i32 %output_buffer_b_15, i32 %output_buffer_b_16, i32 %output_buffer_b_17, i32 %output_buffer_b_18, i32 %output_buffer_b_19, i32 %output_buffer_b_20, i32 %output_buffer_b_21, i32 %output_buffer_b_22, i32 %output_buffer_b_23, i32 %output_buffer_b_24, i32 %output_buffer_b_25, i32 %output_buffer_b_26, i32 %output_buffer_b_27, i32 %output_buffer_b_28, i32 %output_buffer_b_29, i32 %output_buffer_b_30, i32 %output_buffer_b_31, i32 %output_buffer_b_32, i32 %output_buffer_b_33, i32 %output_buffer_b_34, i32 %output_buffer_b_35, i32 %output_buffer_b_36, i32 %output_buffer_b_37, i32 %output_buffer_b_38, i32 %output_buffer_b_39, i32 %output_buffer_b_40, i32 %output_buffer_b_41, i32 %output_buffer_b_42, i32 %output_buffer_b_43, i32 %output_buffer_b_44, i32 %output_buffer_b_45, i32 %output_buffer_b_46, i32 %output_buffer_b_47, i32 %output_buffer_b_48, i32 %output_buffer_b_49, i32 %output_buffer_b_50, i32 %output_buffer_b_51, i32 %output_buffer_b_52, i32 %output_buffer_b_53, i32 %output_buffer_b_54, i32 %output_buffer_b_55, i32 %output_buffer_b_56, i32 %output_buffer_b_57, i32 %output_buffer_b_58, i32 %output_buffer_b_59, i32 %output_buffer_b_60, i32 %output_buffer_b_61, i32 %output_buffer_b_62, i32 %output_buffer_b_63, i32 %output_buffer_b_64, i32 %output_buffer_b_65, i32 %output_buffer_b_66, i32 %output_buffer_b_67, i32 %output_buffer_b_68, i32 %output_buffer_b_69, i32 %output_buffer_b_70, i32 %output_buffer_b_71, i32 %output_buffer_b_72, i32 %output_buffer_b_73, i32 %output_buffer_b_74, i32 %output_buffer_b_75, i32 %output_buffer_b_76, i32 %output_buffer_b_77, i32 %output_buffer_b_78, i32 %output_buffer_b_79, i32 %output_buffer_b_80, i32 %output_buffer_b_81, i32 %output_buffer_b_82, i32 %output_buffer_b_83, i32 %output_buffer_b_84, i32 %output_buffer_b_85, i32 %output_buffer_b_86, i32 %output_buffer_b_87, i32 %output_buffer_b_88, i32 %output_buffer_b_89, i32 %output_buffer_b_90, i32 %output_buffer_b_91, i32 %output_buffer_b_92, i32 %output_buffer_b_93, i32 %output_buffer_b_94, i32 %output_buffer_b_95, i32 %output_buffer_b_96, i32 %output_buffer_b_97, i32 %output_buffer_b_98, i32 %output_buffer_b_99, i32 %output_buffer_b_100, i32 %output_buffer_b_101, i32 %output_buffer_b_102, i32 %output_buffer_b_103, i32 %output_buffer_b_104, i32 %output_buffer_b_105, i32 %output_buffer_b_106, i32 %output_buffer_b_107, i32 %output_buffer_b_108, i32 %output_buffer_b_109, i32 %output_buffer_b_110, i32 %output_buffer_b_111, i32 %output_buffer_b_112, i32 %output_buffer_b_113, i32 %output_buffer_b_114, i32 %output_buffer_b_115, i32 %output_buffer_b_116, i32 %output_buffer_b_117, i32 %output_buffer_b_118, i32 %output_buffer_b_119, i32 %output_buffer_b_120, i32 %output_buffer_b_121, i32 %output_buffer_b_122, i32 %output_buffer_b_123, i32 %output_buffer_b_124, i32 %output_buffer_b_125, i32 %output_buffer_b_126, i32 %output_buffer_b_127, i32 %v" [sssp_kernel.cpp:110]   --->   Operation 346 'call' 'call_ln110' <Predicate = (!icmp_ln106 & !empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 347 [2/2] (0.00ns)   --->   "%call_ln72 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_70_1, i32 %output_buffer_a, i37 %tmp_100, i64 %out_r_read, i9 %tmp_84, i512 %gmem, i64 %empty_1026, i9 %tmp_85, i64 %empty_1028, i9 %tmp_86, i64 %empty_1030, i9 %tmp_87, i64 %empty_1032, i9 %tmp_88, i64 %empty_1034, i9 %tmp_89, i64 %empty_1036, i9 %tmp_90, i64 %empty_1038, i9 %tmp_91, i64 %empty_1040, i9 %tmp_92, i64 %empty_1042, i9 %tmp_93, i64 %empty_1044, i9 %tmp_94, i64 %empty_1046, i9 %tmp_95, i64 %empty_1048, i9 %tmp_96, i64 %empty_1050, i9 %tmp_97, i64 %empty_1052, i9 %tmp_98, i64 %empty_1054, i9 %tmp_99, i64 %empty_1056" [sssp_kernel.cpp:72]   --->   Operation 347 'call' 'call_ln72' <Predicate = (!icmp_ln106 & !empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 348 [2/2] (2.07ns)   --->   "%call_ln56 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_54_15, i32 %e_src_buffer_b, i5 %e_dst_buffer_b, i32 %out_deg_buffer_b, i37 %tmp_100, i64 %e_src_read, i512 %gmem, i9 %tmp_33, i9 %tmp_34, i9 %tmp_35, i9 %tmp_36, i9 %tmp_37, i9 %tmp_38, i9 %tmp_39, i9 %tmp_40, i9 %tmp_41, i9 %tmp_42, i9 %tmp_43, i9 %tmp_44, i9 %tmp_45, i9 %tmp_46, i9 %tmp_47, i9 %tmp_48, i64 %e_dst_read, i9 %tmp_50, i9 %tmp_51, i9 %tmp_52, i9 %tmp_53, i9 %tmp_54, i9 %tmp_55, i9 %tmp_56, i9 %tmp_57, i9 %tmp_58, i9 %tmp_59, i9 %tmp_60, i9 %tmp_61, i9 %tmp_62, i9 %tmp_63, i9 %tmp_64, i9 %tmp_65, i64 %out_degree_read, i9 %tmp_67, i9 %tmp_68, i9 %tmp_69, i9 %tmp_70, i9 %tmp_71, i9 %tmp_72, i9 %tmp_73, i9 %tmp_74, i9 %tmp_75, i9 %tmp_76, i9 %tmp_77, i9 %tmp_78, i9 %tmp_79, i9 %tmp_80, i9 %tmp_81, i9 %tmp_82" [sssp_kernel.cpp:56]   --->   Operation 348 'call' 'call_ln56' <Predicate = (!icmp_ln106 & empty_1057)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 349 [2/2] (0.00ns)   --->   "%call_ln114 = call void @buffer_compute, i32 %e_src_buffer_a, i5 %e_dst_buffer_a, i32 %out_deg_buffer_a, i32 %output_buffer_a, i32 %v" [sssp_kernel.cpp:114]   --->   Operation 349 'call' 'call_ln114' <Predicate = (!icmp_ln106 & empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln72 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_70_16, i32 %output_buffer_b_127, i32 %output_buffer_b_126, i32 %output_buffer_b_125, i32 %output_buffer_b_124, i32 %output_buffer_b_123, i32 %output_buffer_b_122, i32 %output_buffer_b_121, i32 %output_buffer_b_120, i32 %output_buffer_b_119, i32 %output_buffer_b_118, i32 %output_buffer_b_117, i32 %output_buffer_b_116, i32 %output_buffer_b_115, i32 %output_buffer_b_114, i32 %output_buffer_b_113, i32 %output_buffer_b_112, i32 %output_buffer_b_111, i32 %output_buffer_b_110, i32 %output_buffer_b_109, i32 %output_buffer_b_108, i32 %output_buffer_b_107, i32 %output_buffer_b_106, i32 %output_buffer_b_105, i32 %output_buffer_b_104, i32 %output_buffer_b_103, i32 %output_buffer_b_102, i32 %output_buffer_b_101, i32 %output_buffer_b_100, i32 %output_buffer_b_99, i32 %output_buffer_b_98, i32 %output_buffer_b_97, i32 %output_buffer_b_96, i32 %output_buffer_b_95, i32 %output_buffer_b_94, i32 %output_buffer_b_93, i32 %output_buffer_b_92, i32 %output_buffer_b_91, i32 %output_buffer_b_90, i32 %output_buffer_b_89, i32 %output_buffer_b_88, i32 %output_buffer_b_87, i32 %output_buffer_b_86, i32 %output_buffer_b_85, i32 %output_buffer_b_84, i32 %output_buffer_b_83, i32 %output_buffer_b_82, i32 %output_buffer_b_81, i32 %output_buffer_b_80, i32 %output_buffer_b_79, i32 %output_buffer_b_78, i32 %output_buffer_b_77, i32 %output_buffer_b_76, i32 %output_buffer_b_75, i32 %output_buffer_b_74, i32 %output_buffer_b_73, i32 %output_buffer_b_72, i32 %output_buffer_b_71, i32 %output_buffer_b_70, i32 %output_buffer_b_69, i32 %output_buffer_b_68, i32 %output_buffer_b_67, i32 %output_buffer_b_66, i32 %output_buffer_b_65, i32 %output_buffer_b_64, i32 %output_buffer_b_63, i32 %output_buffer_b_62, i32 %output_buffer_b_61, i32 %output_buffer_b_60, i32 %output_buffer_b_59, i32 %output_buffer_b_58, i32 %output_buffer_b_57, i32 %output_buffer_b_56, i32 %output_buffer_b_55, i32 %output_buffer_b_54, i32 %output_buffer_b_53, i32 %output_buffer_b_52, i32 %output_buffer_b_51, i32 %output_buffer_b_50, i32 %output_buffer_b_49, i32 %output_buffer_b_48, i32 %output_buffer_b_47, i32 %output_buffer_b_46, i32 %output_buffer_b_45, i32 %output_buffer_b_44, i32 %output_buffer_b_43, i32 %output_buffer_b_42, i32 %output_buffer_b_41, i32 %output_buffer_b_40, i32 %output_buffer_b_39, i32 %output_buffer_b_38, i32 %output_buffer_b_37, i32 %output_buffer_b_36, i32 %output_buffer_b_35, i32 %output_buffer_b_34, i32 %output_buffer_b_33, i32 %output_buffer_b_32, i32 %output_buffer_b_31, i32 %output_buffer_b_30, i32 %output_buffer_b_29, i32 %output_buffer_b_28, i32 %output_buffer_b_27, i32 %output_buffer_b_26, i32 %output_buffer_b_25, i32 %output_buffer_b_24, i32 %output_buffer_b_23, i32 %output_buffer_b_22, i32 %output_buffer_b_21, i32 %output_buffer_b_20, i32 %output_buffer_b_19, i32 %output_buffer_b_18, i32 %output_buffer_b_17, i32 %output_buffer_b_16, i32 %output_buffer_b_15, i32 %output_buffer_b_14, i32 %output_buffer_b_13, i32 %output_buffer_b_12, i32 %output_buffer_b_11, i32 %output_buffer_b_10, i32 %output_buffer_b_9, i32 %output_buffer_b_8, i32 %output_buffer_b_7, i32 %output_buffer_b_6, i32 %output_buffer_b_5, i32 %output_buffer_b_4, i32 %output_buffer_b_3, i32 %output_buffer_b_2, i32 %output_buffer_b_1, i32 %output_buffer_b_0, i37 %tmp_100, i64 %out_r_read, i9 %tmp_84, i512 %gmem, i64 %empty_1026, i9 %tmp_85, i64 %empty_1028, i9 %tmp_86, i64 %empty_1030, i9 %tmp_87, i64 %empty_1032, i9 %tmp_88, i64 %empty_1034, i9 %tmp_89, i64 %empty_1036, i9 %tmp_90, i64 %empty_1038, i9 %tmp_91, i64 %empty_1040, i9 %tmp_92, i64 %empty_1042, i9 %tmp_93, i64 %empty_1044, i9 %tmp_94, i64 %empty_1046, i9 %tmp_95, i64 %empty_1048, i9 %tmp_96, i64 %empty_1050, i9 %tmp_97, i64 %empty_1052, i9 %tmp_98, i64 %empty_1054, i9 %tmp_99, i64 %empty_1056" [sssp_kernel.cpp:72]   --->   Operation 350 'call' 'call_ln72' <Predicate = (!icmp_ln106 & empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [sssp_kernel.cpp:118]   --->   Operation 351 'ret' 'ret_ln118' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln56 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_54_1, i32 %e_src_buffer_a, i5 %e_dst_buffer_a, i32 %out_deg_buffer_a, i37 %tmp_100, i64 %e_src_read, i512 %gmem, i9 %tmp_33, i9 %tmp_34, i9 %tmp_35, i9 %tmp_36, i9 %tmp_37, i9 %tmp_38, i9 %tmp_39, i9 %tmp_40, i9 %tmp_41, i9 %tmp_42, i9 %tmp_43, i9 %tmp_44, i9 %tmp_45, i9 %tmp_46, i9 %tmp_47, i9 %tmp_48, i64 %e_dst_read, i9 %tmp_50, i9 %tmp_51, i9 %tmp_52, i9 %tmp_53, i9 %tmp_54, i9 %tmp_55, i9 %tmp_56, i9 %tmp_57, i9 %tmp_58, i9 %tmp_59, i9 %tmp_60, i9 %tmp_61, i9 %tmp_62, i9 %tmp_63, i9 %tmp_64, i9 %tmp_65, i64 %out_degree_read, i9 %tmp_67, i9 %tmp_68, i9 %tmp_69, i9 %tmp_70, i9 %tmp_71, i9 %tmp_72, i9 %tmp_73, i9 %tmp_74, i9 %tmp_75, i9 %tmp_76, i9 %tmp_77, i9 %tmp_78, i9 %tmp_79, i9 %tmp_80, i9 %tmp_81, i9 %tmp_82" [sssp_kernel.cpp:56]   --->   Operation 352 'call' 'call_ln56' <Predicate = (!empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln110 = call void @buffer_compute.1, i32 %e_src_buffer_b, i5 %e_dst_buffer_b, i32 %out_deg_buffer_b, i32 %output_buffer_b_0, i32 %output_buffer_b_1, i32 %output_buffer_b_2, i32 %output_buffer_b_3, i32 %output_buffer_b_4, i32 %output_buffer_b_5, i32 %output_buffer_b_6, i32 %output_buffer_b_7, i32 %output_buffer_b_8, i32 %output_buffer_b_9, i32 %output_buffer_b_10, i32 %output_buffer_b_11, i32 %output_buffer_b_12, i32 %output_buffer_b_13, i32 %output_buffer_b_14, i32 %output_buffer_b_15, i32 %output_buffer_b_16, i32 %output_buffer_b_17, i32 %output_buffer_b_18, i32 %output_buffer_b_19, i32 %output_buffer_b_20, i32 %output_buffer_b_21, i32 %output_buffer_b_22, i32 %output_buffer_b_23, i32 %output_buffer_b_24, i32 %output_buffer_b_25, i32 %output_buffer_b_26, i32 %output_buffer_b_27, i32 %output_buffer_b_28, i32 %output_buffer_b_29, i32 %output_buffer_b_30, i32 %output_buffer_b_31, i32 %output_buffer_b_32, i32 %output_buffer_b_33, i32 %output_buffer_b_34, i32 %output_buffer_b_35, i32 %output_buffer_b_36, i32 %output_buffer_b_37, i32 %output_buffer_b_38, i32 %output_buffer_b_39, i32 %output_buffer_b_40, i32 %output_buffer_b_41, i32 %output_buffer_b_42, i32 %output_buffer_b_43, i32 %output_buffer_b_44, i32 %output_buffer_b_45, i32 %output_buffer_b_46, i32 %output_buffer_b_47, i32 %output_buffer_b_48, i32 %output_buffer_b_49, i32 %output_buffer_b_50, i32 %output_buffer_b_51, i32 %output_buffer_b_52, i32 %output_buffer_b_53, i32 %output_buffer_b_54, i32 %output_buffer_b_55, i32 %output_buffer_b_56, i32 %output_buffer_b_57, i32 %output_buffer_b_58, i32 %output_buffer_b_59, i32 %output_buffer_b_60, i32 %output_buffer_b_61, i32 %output_buffer_b_62, i32 %output_buffer_b_63, i32 %output_buffer_b_64, i32 %output_buffer_b_65, i32 %output_buffer_b_66, i32 %output_buffer_b_67, i32 %output_buffer_b_68, i32 %output_buffer_b_69, i32 %output_buffer_b_70, i32 %output_buffer_b_71, i32 %output_buffer_b_72, i32 %output_buffer_b_73, i32 %output_buffer_b_74, i32 %output_buffer_b_75, i32 %output_buffer_b_76, i32 %output_buffer_b_77, i32 %output_buffer_b_78, i32 %output_buffer_b_79, i32 %output_buffer_b_80, i32 %output_buffer_b_81, i32 %output_buffer_b_82, i32 %output_buffer_b_83, i32 %output_buffer_b_84, i32 %output_buffer_b_85, i32 %output_buffer_b_86, i32 %output_buffer_b_87, i32 %output_buffer_b_88, i32 %output_buffer_b_89, i32 %output_buffer_b_90, i32 %output_buffer_b_91, i32 %output_buffer_b_92, i32 %output_buffer_b_93, i32 %output_buffer_b_94, i32 %output_buffer_b_95, i32 %output_buffer_b_96, i32 %output_buffer_b_97, i32 %output_buffer_b_98, i32 %output_buffer_b_99, i32 %output_buffer_b_100, i32 %output_buffer_b_101, i32 %output_buffer_b_102, i32 %output_buffer_b_103, i32 %output_buffer_b_104, i32 %output_buffer_b_105, i32 %output_buffer_b_106, i32 %output_buffer_b_107, i32 %output_buffer_b_108, i32 %output_buffer_b_109, i32 %output_buffer_b_110, i32 %output_buffer_b_111, i32 %output_buffer_b_112, i32 %output_buffer_b_113, i32 %output_buffer_b_114, i32 %output_buffer_b_115, i32 %output_buffer_b_116, i32 %output_buffer_b_117, i32 %output_buffer_b_118, i32 %output_buffer_b_119, i32 %output_buffer_b_120, i32 %output_buffer_b_121, i32 %output_buffer_b_122, i32 %output_buffer_b_123, i32 %output_buffer_b_124, i32 %output_buffer_b_125, i32 %output_buffer_b_126, i32 %output_buffer_b_127, i32 %v" [sssp_kernel.cpp:110]   --->   Operation 353 'call' 'call_ln110' <Predicate = (!empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 354 [1/2] (0.00ns)   --->   "%call_ln72 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_70_1, i32 %output_buffer_a, i37 %tmp_100, i64 %out_r_read, i9 %tmp_84, i512 %gmem, i64 %empty_1026, i9 %tmp_85, i64 %empty_1028, i9 %tmp_86, i64 %empty_1030, i9 %tmp_87, i64 %empty_1032, i9 %tmp_88, i64 %empty_1034, i9 %tmp_89, i64 %empty_1036, i9 %tmp_90, i64 %empty_1038, i9 %tmp_91, i64 %empty_1040, i9 %tmp_92, i64 %empty_1042, i9 %tmp_93, i64 %empty_1044, i9 %tmp_94, i64 %empty_1046, i9 %tmp_95, i64 %empty_1048, i9 %tmp_96, i64 %empty_1050, i9 %tmp_97, i64 %empty_1052, i9 %tmp_98, i64 %empty_1054, i9 %tmp_99, i64 %empty_1056" [sssp_kernel.cpp:72]   --->   Operation 354 'call' 'call_ln72' <Predicate = (!empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12buffer_storeP7ap_uintILi512EEPA32_j.exit"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!empty_1057)> <Delay = 0.00>
ST_5 : Operation 356 [1/2] (0.00ns)   --->   "%call_ln56 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_54_15, i32 %e_src_buffer_b, i5 %e_dst_buffer_b, i32 %out_deg_buffer_b, i37 %tmp_100, i64 %e_src_read, i512 %gmem, i9 %tmp_33, i9 %tmp_34, i9 %tmp_35, i9 %tmp_36, i9 %tmp_37, i9 %tmp_38, i9 %tmp_39, i9 %tmp_40, i9 %tmp_41, i9 %tmp_42, i9 %tmp_43, i9 %tmp_44, i9 %tmp_45, i9 %tmp_46, i9 %tmp_47, i9 %tmp_48, i64 %e_dst_read, i9 %tmp_50, i9 %tmp_51, i9 %tmp_52, i9 %tmp_53, i9 %tmp_54, i9 %tmp_55, i9 %tmp_56, i9 %tmp_57, i9 %tmp_58, i9 %tmp_59, i9 %tmp_60, i9 %tmp_61, i9 %tmp_62, i9 %tmp_63, i9 %tmp_64, i9 %tmp_65, i64 %out_degree_read, i9 %tmp_67, i9 %tmp_68, i9 %tmp_69, i9 %tmp_70, i9 %tmp_71, i9 %tmp_72, i9 %tmp_73, i9 %tmp_74, i9 %tmp_75, i9 %tmp_76, i9 %tmp_77, i9 %tmp_78, i9 %tmp_79, i9 %tmp_80, i9 %tmp_81, i9 %tmp_82" [sssp_kernel.cpp:56]   --->   Operation 356 'call' 'call_ln56' <Predicate = (empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln114 = call void @buffer_compute, i32 %e_src_buffer_a, i5 %e_dst_buffer_a, i32 %out_deg_buffer_a, i32 %output_buffer_a, i32 %v" [sssp_kernel.cpp:114]   --->   Operation 357 'call' 'call_ln114' <Predicate = (empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 358 [1/2] (0.00ns)   --->   "%call_ln72 = call void @sssp_kernel_0_Pipeline_VITIS_LOOP_70_16, i32 %output_buffer_b_127, i32 %output_buffer_b_126, i32 %output_buffer_b_125, i32 %output_buffer_b_124, i32 %output_buffer_b_123, i32 %output_buffer_b_122, i32 %output_buffer_b_121, i32 %output_buffer_b_120, i32 %output_buffer_b_119, i32 %output_buffer_b_118, i32 %output_buffer_b_117, i32 %output_buffer_b_116, i32 %output_buffer_b_115, i32 %output_buffer_b_114, i32 %output_buffer_b_113, i32 %output_buffer_b_112, i32 %output_buffer_b_111, i32 %output_buffer_b_110, i32 %output_buffer_b_109, i32 %output_buffer_b_108, i32 %output_buffer_b_107, i32 %output_buffer_b_106, i32 %output_buffer_b_105, i32 %output_buffer_b_104, i32 %output_buffer_b_103, i32 %output_buffer_b_102, i32 %output_buffer_b_101, i32 %output_buffer_b_100, i32 %output_buffer_b_99, i32 %output_buffer_b_98, i32 %output_buffer_b_97, i32 %output_buffer_b_96, i32 %output_buffer_b_95, i32 %output_buffer_b_94, i32 %output_buffer_b_93, i32 %output_buffer_b_92, i32 %output_buffer_b_91, i32 %output_buffer_b_90, i32 %output_buffer_b_89, i32 %output_buffer_b_88, i32 %output_buffer_b_87, i32 %output_buffer_b_86, i32 %output_buffer_b_85, i32 %output_buffer_b_84, i32 %output_buffer_b_83, i32 %output_buffer_b_82, i32 %output_buffer_b_81, i32 %output_buffer_b_80, i32 %output_buffer_b_79, i32 %output_buffer_b_78, i32 %output_buffer_b_77, i32 %output_buffer_b_76, i32 %output_buffer_b_75, i32 %output_buffer_b_74, i32 %output_buffer_b_73, i32 %output_buffer_b_72, i32 %output_buffer_b_71, i32 %output_buffer_b_70, i32 %output_buffer_b_69, i32 %output_buffer_b_68, i32 %output_buffer_b_67, i32 %output_buffer_b_66, i32 %output_buffer_b_65, i32 %output_buffer_b_64, i32 %output_buffer_b_63, i32 %output_buffer_b_62, i32 %output_buffer_b_61, i32 %output_buffer_b_60, i32 %output_buffer_b_59, i32 %output_buffer_b_58, i32 %output_buffer_b_57, i32 %output_buffer_b_56, i32 %output_buffer_b_55, i32 %output_buffer_b_54, i32 %output_buffer_b_53, i32 %output_buffer_b_52, i32 %output_buffer_b_51, i32 %output_buffer_b_50, i32 %output_buffer_b_49, i32 %output_buffer_b_48, i32 %output_buffer_b_47, i32 %output_buffer_b_46, i32 %output_buffer_b_45, i32 %output_buffer_b_44, i32 %output_buffer_b_43, i32 %output_buffer_b_42, i32 %output_buffer_b_41, i32 %output_buffer_b_40, i32 %output_buffer_b_39, i32 %output_buffer_b_38, i32 %output_buffer_b_37, i32 %output_buffer_b_36, i32 %output_buffer_b_35, i32 %output_buffer_b_34, i32 %output_buffer_b_33, i32 %output_buffer_b_32, i32 %output_buffer_b_31, i32 %output_buffer_b_30, i32 %output_buffer_b_29, i32 %output_buffer_b_28, i32 %output_buffer_b_27, i32 %output_buffer_b_26, i32 %output_buffer_b_25, i32 %output_buffer_b_24, i32 %output_buffer_b_23, i32 %output_buffer_b_22, i32 %output_buffer_b_21, i32 %output_buffer_b_20, i32 %output_buffer_b_19, i32 %output_buffer_b_18, i32 %output_buffer_b_17, i32 %output_buffer_b_16, i32 %output_buffer_b_15, i32 %output_buffer_b_14, i32 %output_buffer_b_13, i32 %output_buffer_b_12, i32 %output_buffer_b_11, i32 %output_buffer_b_10, i32 %output_buffer_b_9, i32 %output_buffer_b_8, i32 %output_buffer_b_7, i32 %output_buffer_b_6, i32 %output_buffer_b_5, i32 %output_buffer_b_4, i32 %output_buffer_b_3, i32 %output_buffer_b_2, i32 %output_buffer_b_1, i32 %output_buffer_b_0, i37 %tmp_100, i64 %out_r_read, i9 %tmp_84, i512 %gmem, i64 %empty_1026, i9 %tmp_85, i64 %empty_1028, i9 %tmp_86, i64 %empty_1030, i9 %tmp_87, i64 %empty_1032, i9 %tmp_88, i64 %empty_1034, i9 %tmp_89, i64 %empty_1036, i9 %tmp_90, i64 %empty_1038, i9 %tmp_91, i64 %empty_1040, i9 %tmp_92, i64 %empty_1042, i9 %tmp_93, i64 %empty_1044, i9 %tmp_94, i64 %empty_1046, i9 %tmp_95, i64 %empty_1048, i9 %tmp_96, i64 %empty_1050, i9 %tmp_97, i64 %empty_1052, i9 %tmp_98, i64 %empty_1054, i9 %tmp_99, i64 %empty_1056" [sssp_kernel.cpp:72]   --->   Operation 358 'call' 'call_ln72' <Predicate = (empty_1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12buffer_storeP7ap_uintILi512EEPA32_j.exit"   --->   Operation 359 'br' 'br_ln0' <Predicate = (empty_1057)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.38ns)   --->   "%store_ln106 = store i32 %add_ln106, i32 %i" [sssp_kernel.cpp:106]   --->   Operation 360 'store' 'store_ln106' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 361 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.88ns
The critical path consists of the following:
	wire read operation ('size') on port 'size' [26]  (0 ns)
	'sub' operation ('p_neg') [168]  (0.88 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	s_axi read operation ('out_r') on port 'out_r' [27]  (1 ns)
	'add' operation ('empty_1027', sssp_kernel.cpp:72) [278]  (0.706 ns)
	'shl' operation ('empty_1028', sssp_kernel.cpp:72) [280]  (0.627 ns)

 <State 3>: 0.859ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [341]  (0 ns)
	'icmp' operation ('icmp_ln106', sssp_kernel.cpp:106) [342]  (0.859 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'call' operation ('call_ln56', sssp_kernel.cpp:56) to 'sssp_kernel_0_Pipeline_VITIS_LOOP_54_1' [351]  (2.08 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln106', sssp_kernel.cpp:106) of variable 'add_ln106', sssp_kernel.cpp:106 on local variable 'i' [361]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
