{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620594936467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620594936483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 02:45:36 2021 " "Processing started: Mon May 10 02:45:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620594936483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620594936483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FSM -c FSM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620594936483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1620594937999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_6_1200mv_85c_slow.vo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_6_1200mv_85c_slow.vo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594940881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_6_1200mv_0c_slow.vo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_6_1200mv_0c_slow.vo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594942994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_min_1200mv_0c_fast.vo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_min_1200mv_0c_fast.vo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594945036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM.vo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM.vo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594947034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_6_1200mv_85c_v_slow.sdo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_6_1200mv_85c_v_slow.sdo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594948597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_6_1200mv_0c_v_slow.sdo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_6_1200mv_0c_v_slow.sdo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594950132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_min_1200mv_0c_v_fast.sdo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_min_1200mv_0c_v_fast.sdo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594951651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_v.sdo G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/ simulation " "Generated file FSM_v.sdo in folder \"G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620594953203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620594953669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 02:45:53 2021 " "Processing ended: Mon May 10 02:45:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620594953669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620594953669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620594953669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620594953669 ""}
