// Seed: 3366346310
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5
);
  logic id_6;
  defparam id_7.id_8 = id_8;
  assign id_0 = id_6;
endmodule
