<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2011-06-20, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="5">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y14.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="11" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y15.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X88Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.199</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X88Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.370</twRouteDel><twTotDel>0.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X88Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X88Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" logResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" locationPin="IDELAYCTRL_X2Y1.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/><twPinLimit anchorID="21" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_USER_INTERFACE&quot; = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50%;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y14.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y15.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" locationPin="RAMB18_X3Y12.RDCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" locationPin="RAMB18_X4Y12.WRCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Trpw" slack="29.368" period="30.200" constraintValue="15.100" deviceLimit="0.416" physResource="E2M/EC/sysACE_MPADD&lt;5&gt;/SR" logResource="E2M/EC/sysACE_MPADD_2/SR" locationPin="SLICE_X62Y30.SR" clockNet="E2M/EC/sysACEreset"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.505</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>18.935</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>4.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X74Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.928</twRouteDel><twTotDel>4.505</twTotDel><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="35"><twSlack>2.012</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X74Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.161</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>2.012</twTotDel><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.724</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>18.716</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X75Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.579</twLogDel><twRouteDel>2.145</twRouteDel><twTotDel>4.724</twTotDel><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="39"><twSlack>2.090</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X75Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.163</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>0.829</twRouteDel><twTotDel>2.090</twTotDel><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="40" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMaxDel>3.202</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>-0.042</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;13&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;13&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AN18.PAD</twSrcSite><twPathDel><twSite>AN18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>sysACE_MPDATA&lt;13&gt;</twComp><twBEL>sysACE_MPDATA&lt;13&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B13/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>1.705</twRouteDel><twTotDel>3.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>-0.029</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sysACE_MPDATA&lt;8&gt;</twComp><twBEL>sysACE_MPDATA&lt;8&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B8/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.491</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI14), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>-0.028</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;14&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;14&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AN20.PAD</twSrcSite><twPathDel><twSite>AN20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sysACE_MPDATA&lt;14&gt;</twComp><twBEL>sysACE_MPDATA&lt;14&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B14/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.484</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>3.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.592</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;6&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;6&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AF16.PAD</twSrcSite><twPathDel><twSite>AF16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>sysACE_MPDATA&lt;6&gt;</twComp><twBEL>sysACE_MPDATA&lt;6&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B6/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>0.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI4), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>0.600</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AG16.PAD</twSrcSite><twPathDel><twSite>AG16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sysACE_MPDATA&lt;4&gt;</twComp><twBEL>sysACE_MPDATA&lt;4&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B4/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI7), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.690</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;7&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;7&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AN15.PAD</twSrcSite><twPathDel><twSite>AN15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>sysACE_MPDATA&lt;7&gt;</twComp><twBEL>sysACE_MPDATA&lt;7&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B7/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y12.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y12.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.156</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_ref_gtx&quot; = PERIOD &quot;emac_single_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_phy_rx&quot; = PERIOD &quot;emac_single_clk_phy_rx&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>1833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.631</twMinPer></twConstHead><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X116Y82.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.869</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.575</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>2.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.871</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.573</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.227</twLogDel><twRouteDel>1.346</twRouteDel><twTotDel>2.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.960</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.484</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.343</twRouteDel><twTotDel>2.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X116Y82.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.909</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.535</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>2.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.911</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.533</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>1.346</twRouteDel><twTotDel>2.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.000</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.444</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.343</twRouteDel><twTotDel>2.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X116Y82.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.934</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.510</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.160</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>2.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.936</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>1.346</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.025</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.419</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y80.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.343</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRL12), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twTotPathDel>0.217</twTotPathDel><twClkSkew dest = "0.598" src = "0.437">-0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRARDADDRL12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRU12), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twTotPathDel>0.217</twTotPathDel><twClkSkew dest = "0.598" src = "0.437">-0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRARDADDRU12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRL4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.598" src = "0.437">-0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRARDADDRL4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" locationPin="RAMB36_X5Y15.CLKARDCLKL" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X130Y79.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X130Y79.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot; = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot; = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_meta_protect&quot; = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>146</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.962</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X144Y77.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>3.038</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X133Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X133Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y77.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X131Y68.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.552</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X130Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y66.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>1.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>3.630</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X130Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y67.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>1.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>71.4</twPctLog><twPctRoute>28.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>3.639</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X130Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y66.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>1.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8 (SLICE_X144Y77.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>3.553</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twDest><twTotPathDel>1.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X133Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X133Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8-In1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X131Y70.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="94"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X131Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X131Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X118Y63.AX), 1 path
</twPathRptBanner><twRacePath anchorID="95"><twSlack>0.154</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X123Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_transmit_frame</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>5.8</twPctLog><twPctRoute>94.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (SLICE_X131Y67.AX), 1 path
</twPathRptBanner><twRacePath anchorID="96"><twSlack>0.179</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X130Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X131Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot; = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.968</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X130Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>9.032</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>0.822</twTotPathDel><twClkSkew dest = "0.933" src = "1.015">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X130Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>9.032</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.822</twTotPathDel><twClkSkew dest = "0.933" src = "1.015">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X130Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>9.032</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.822</twTotPathDel><twClkSkew dest = "0.935" src = "1.017">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X130Y67.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="104"><twSlack>0.185</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.458" src = "0.432">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X130Y68.DX), 1 path
</twPathRptBanner><twRacePath anchorID="105"><twSlack>0.185</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.459" src = "0.433">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X130Y70.DX), 1 path
</twPathRptBanner><twRacePath anchorID="106"><twSlack>0.185</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.461" src = "0.435">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X134Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="107" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot; = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="108" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot; = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_phy_rx&quot;  8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.992</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (SLICE_X115Y81.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>7.008</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twDest><twTotPathDel>0.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X112Y78.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y81.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.992</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X115Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>7.010</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twTotPathDel>0.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X112Y78.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X115Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>7.011</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twTotPathDel>0.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X113Y78.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>0.989</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X115Y79.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="115"><twSlack>0.122</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X113Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X115Y79.BX), 1 path
</twPathRptBanner><twRacePath anchorID="116"><twSlack>0.155</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X113Y78.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.101</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twLogDel>0.054</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.155</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X115Y79.DX), 1 path
</twPathRptBanner><twRacePath anchorID="117"><twSlack>0.163</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X113Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="118" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_meta_protect&quot; = FROM &quot;rx_metastable&quot; 5 ns;" ScopeName="">TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.100</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X113Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>3.900</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.991</twTotPathDel><twClkSkew dest = "0.975" src = "1.020">0.045</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X116Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.576</twRouteDel><twTotDel>0.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X116Y83.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>3.975</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew dest = "0.960" src = "1.044">0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X115Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y83.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.562</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X116Y83.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>3.975</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew dest = "0.960" src = "1.044">0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X115Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X115Y80.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="125"><twSlack>0.118</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.714" src = "0.717">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X115Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X115Y80.DX), 1 path
</twPathRptBanner><twRacePath anchorID="126"><twSlack>0.118</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twDest><twClkSkew dest = "0.714" src = "0.717">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X115Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X115Y80.BX), 1 path
</twPathRptBanner><twRacePath anchorID="127"><twSlack>0.120</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.714" src = "0.717">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X115Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="128" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_max_output_1&quot; = FROM &quot;tx_max_output&quot; TO &quot;tx_max_output_target&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>42500</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>569</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.083</twMaxDel></twConstHead><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_43 (SLICE_X92Y34.B2), 25 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>0.917</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_43</twDest><twTotPathDel>7.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.395</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_43</twBEL></twPathDel><twLogDel>0.818</twLogDel><twRouteDel>6.265</twRouteDel><twTotDel>7.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>0.939</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_43</twDest><twTotPathDel>7.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.395</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_43</twBEL></twPathDel><twLogDel>0.818</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>0.988</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_43</twDest><twTotPathDel>7.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X107Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.395</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_43</twBEL></twPathDel><twLogDel>0.774</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>7.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_47 (SLICE_X92Y35.B2), 25 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathFromToDelay"><twSlack>1.036</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.276</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.818</twLogDel><twRouteDel>6.146</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>1.058</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.276</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.818</twLogDel><twRouteDel>6.124</twRouteDel><twTotDel>6.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>1.107</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.893</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X107Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.276</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.774</twLogDel><twRouteDel>6.119</twRouteDel><twTotDel>6.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="58" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_6 (SLICE_X97Y72.C2), 58 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>1.047</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_6</twDest><twTotPathDel>6.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13</twBEL><twBEL>E2M/EC/tx_packet_payload_6</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>6.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>1.069</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_6</twDest><twTotPathDel>6.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X108Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X108Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13</twBEL><twBEL>E2M/EC/tx_packet_payload_6</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>6.000</twRouteDel><twTotDel>6.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>1.118</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_6</twDest><twTotPathDel>6.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X107Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;1</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_6</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13</twBEL><twBEL>E2M/EC/tx_packet_payload_6</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>5.995</twRouteDel><twTotDel>6.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X90Y58.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="147"><twSlack>0.120</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_12</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_12</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_12</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;13&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT45</twBEL><twBEL>E2M/EC/tx_header_buffer_len_12</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X93Y59.B4), 1 path
</twPathRptBanner><twRacePath anchorID="148"><twSlack>0.138</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X90Y58.B4), 1 path
</twPathRptBanner><twRacePath anchorID="149"><twSlack>0.145</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;13&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT35</twBEL><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="150" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.225</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X84Y84.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>6.775</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.225</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y84.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X71Y84.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>7.277</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>0.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X71Y84.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="155"><twSlack>0.160</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.119</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X84Y84.C1), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.408</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y84.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>5.4</twPctLog><twPctRoute>94.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>8975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3065</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.626</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_4 (SLICE_X102Y31.A1), 5 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.374</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_4</twDest><twTotPathDel>7.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y12.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y12.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.082</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_4</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>6.627</twRouteDel><twTotDel>7.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>2.504</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_4</twDest><twTotPathDel>5.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_4</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>4.993</twRouteDel><twTotDel>5.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>2.953</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_4</twDest><twTotPathDel>5.047</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y60.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_4</twBEL></twPathDel><twLogDel>0.631</twLogDel><twRouteDel>4.416</twRouteDel><twTotDel>5.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_7 (SLICE_X102Y31.D3), 5 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>0.524</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>7.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y12.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y12.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.082</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>6.479</twRouteDel><twTotDel>7.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>2.654</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>5.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>4.845</twRouteDel><twTotDel>5.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>3.103</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>4.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y60.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>4.268</twRouteDel><twTotDel>4.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_8 (SLICE_X106Y34.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>0.647</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_8</twDest><twTotPathDel>7.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y12.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y12.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.082</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_8</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.777</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_8</twDest><twTotPathDel>5.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_8</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>4.720</twRouteDel><twTotDel>5.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>3.226</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_8</twDest><twTotPathDel>4.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y60.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;10&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_8</twBEL></twPathDel><twLogDel>0.631</twLogDel><twRouteDel>4.143</twRouteDel><twTotDel>4.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/fifoToSysACERead (SLICE_X67Y37.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="176"><twSlack>0.109</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="FF">E2M/EC/fifoToSysACERead</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='FF'>E2M/EC/fifoToSysACERead</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X67Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/sysACE_state[2]_fifoToSysACERead_Select_820_o1</twBEL><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (SLICE_X97Y58.A5), 1 path
</twPathRptBanner><twRacePath anchorID="177"><twSlack>0.110</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state[2]_GND_18_o_Select_29_o1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9 (SLICE_X111Y77.AX), 1 path
</twPathRptBanner><twRacePath anchorID="178"><twSlack>0.118</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X111Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X111Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Maccum_rd_addr_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="179" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG2&quot; = FROM &quot;hard_reset&quot; TO RAMS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>395</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.831</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>1.169</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>6.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y86.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">3.348</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>5.793</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAU1), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>1.169</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>6.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y86.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">3.348</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>5.793</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAL0), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>1.173</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>6.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y86.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">3.344</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>5.789</twRouteDel><twTotDel>6.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="186"><twSlack>0.241</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X111Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twRacePath anchorID="187"><twSlack>0.242</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X111Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRU10), 1 path
</twPathRptBanner><twRacePath anchorID="188"><twSlack>0.271</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X111Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="189" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG3&quot; = FROM &quot;hard_reset&quot; TO CPUS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.067</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>2.933</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X97Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">3.690</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrec_RESET</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>2.933</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X97Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">3.690</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrec_RESET</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>3.115</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_VALID</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>0.834</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>4.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>3.169</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y50.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>4.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="198"><twSlack>1.465</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X97Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.679</twRouteDel><twTotDel>1.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-14.6</twPctLog><twPctRoute>114.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="199"><twSlack>1.465</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X97Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.679</twRouteDel><twTotDel>1.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-14.6</twPctLog><twPctRoute>114.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
</twPathRptBanner><twRacePath anchorID="200"><twSlack>1.584</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.7</twPctLog><twPctRoute>102.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
</twPathRptBanner><twRacePath anchorID="201"><twSlack>1.586</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.628</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="202" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twConstName><twItemCnt>93192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5159</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.662</twMinPer></twConstHead><twPathRptBanner iPaths="502" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_read_len_9 (SLICE_X107Y77.C2), 502 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_9</twDest><twTotPathDel>7.522</twTotPathDel><twClkSkew dest = "1.000" src = "1.076">0.076</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp><twBEL>E2M/EC/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>234</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_readback_after_execute</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164</twBEL><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>6.648</twRouteDel><twTotDel>7.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.607</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_9</twDest><twTotPathDel>7.250</twTotPathDel><twClkSkew dest = "1.000" src = "1.079">0.079</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X92Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp><twBEL>E2M/EC/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>268</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_readback_after_execute</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164</twBEL><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>6.338</twRouteDel><twTotDel>7.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_9</twDest><twTotPathDel>6.814</twTotPathDel><twClkSkew dest = "1.513" src = "1.643">0.130</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X82Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_header_counter&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state__n3930&lt;2&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>E2M/EC/rx_state__n3930&lt;2&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT115</twComp><twBEL>E2M/EC/rx_state__n4278_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.717</twDelInfo><twComp>E2M/EC/Mmux_tx_header_buffer_len[15]_tx_header_buffer_len[15]_mux_211_OUT17</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164</twBEL><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>6.132</twRouteDel><twTotDel>6.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="511" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/rx_ll_dst_rdy_out (SLICE_X85Y43.A2), 511 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType="FF">E2M/EC/rx_ll_dst_rdy_out</twDest><twTotPathDel>7.486</twTotPathDel><twClkSkew dest = "1.037" src = "1.085">0.048</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType='FF'>E2M/EC/rx_ll_dst_rdy_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X92Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.513</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_n0511_lut&lt;1&gt;</twBEL><twBEL>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>E2M/EC/n0511</twComp><twBEL>E2M/EC/Mcompar_n0511_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/EC/n0511</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3736</twComp><twBEL>E2M/EC/rx_state__n4868_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>E2M/EC/rx_state__n4868_inv9</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_header_counter&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state__n4868_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/rx_ll_dst_rdy_out</twComp><twBEL>E2M/EC/rx_ll_dst_rdy_out_rstpot</twBEL><twBEL>E2M/EC/rx_ll_dst_rdy_out</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>6.277</twRouteDel><twTotDel>7.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.722</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7</twSrc><twDest BELType="FF">E2M/EC/rx_ll_dst_rdy_out</twDest><twTotPathDel>7.166</twTotPathDel><twClkSkew dest = "1.037" src = "1.085">0.048</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7</twSrc><twDest BELType='FF'>E2M/EC/rx_ll_dst_rdy_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X92Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.259</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_n0511_lut&lt;2&gt;</twBEL><twBEL>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>E2M/EC/n0511</twComp><twBEL>E2M/EC/Mcompar_n0511_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/EC/n0511</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3736</twComp><twBEL>E2M/EC/rx_state__n4868_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>E2M/EC/rx_state__n4868_inv9</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_header_counter&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state__n4868_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/rx_ll_dst_rdy_out</twComp><twBEL>E2M/EC/rx_ll_dst_rdy_out_rstpot</twBEL><twBEL>E2M/EC/rx_ll_dst_rdy_out</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>6.023</twRouteDel><twTotDel>7.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.772</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6</twSrc><twDest BELType="FF">E2M/EC/rx_ll_dst_rdy_out</twDest><twTotPathDel>7.116</twTotPathDel><twClkSkew dest = "1.037" src = "1.085">0.048</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6</twSrc><twDest BELType='FF'>E2M/EC/rx_ll_dst_rdy_out</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X92Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_n0511_lut&lt;2&gt;</twBEL><twBEL>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_n0511_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>E2M/EC/n0511</twComp><twBEL>E2M/EC/Mcompar_n0511_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/EC/n0511</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3736</twComp><twBEL>E2M/EC/rx_state__n4868_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>E2M/EC/rx_state__n4868_inv9</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_header_counter&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state__n4868_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/rx_ll_dst_rdy_out</twComp><twBEL>E2M/EC/rx_ll_dst_rdy_out_rstpot</twBEL><twBEL>E2M/EC/rx_ll_dst_rdy_out</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>7.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="164" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X93Y75.C2), 164 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>7.384</twTotPathDel><twClkSkew dest = "1.025" src = "1.076">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp><twBEL>E2M/EC/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>234</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_tx_state&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.828</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT711</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[8]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;11&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]12</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.750</twLogDel><twRouteDel>6.634</twRouteDel><twTotDel>7.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>7.118</twTotPathDel><twClkSkew dest = "0.094" src = "0.106">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X92Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp><twBEL>E2M/EC/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>268</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_tx_state&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.828</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT711</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[8]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;11&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]12</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.324</twRouteDel><twTotDel>7.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.996</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_18</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>6.955</twTotPathDel><twClkSkew dest = "1.647" src = "1.632">-0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_18</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X92Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;19&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;3</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.161</twRouteDel><twTotDel>6.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>0.021</twTotPathDel><twClkSkew dest = "1.594" src = "1.600">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X147Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X147Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMACTXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.739</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacckd_TXD</twDelType><twDelInfo twEdge="twFalling">-0.988</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>0.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-3419.0</twPctLog><twPctRoute>3519.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_13</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.201</twTotPathDel><twClkSkew dest = "0.619" src = "0.467">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_13</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X54Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/rx_reg_value_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y9.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-41.3</twPctLog><twPctRoute>141.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI27), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_27</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.204</twTotPathDel><twClkSkew dest = "0.619" src = "0.464">-0.155</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_27</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X53Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp><twBEL>E2M/EC/rx_reg_value_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIADI27</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y9.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-49.0</twPctLog><twPctRoute>149.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="227"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="228" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y14.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="229" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="230" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y15.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="231" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;</twConstName><twItemCnt>11780</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3290</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.919</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_12 (SLICE_X101Y77.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_12</twDest><twTotPathDel>1.586</twTotPathDel><twClkSkew dest = "3.185" src = "3.388">0.203</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;12&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_12</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_0 (SLICE_X100Y77.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_0</twDest><twTotPathDel>1.539</twTotPathDel><twClkSkew dest = "3.185" src = "3.388">0.203</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_1 (SLICE_X100Y77.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_1</twDest><twTotPathDel>1.539</twTotPathDel><twClkSkew dest = "3.185" src = "3.388">0.203</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_1</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/str/PH1 (SLICE_X71Y135.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">tm/str/clkCount_1</twSrc><twDest BELType="FF">tm/str/PH1</twDest><twTotPathDel>0.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/str/clkCount_1</twSrc><twDest BELType='FF'>tm/str/PH1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/str/clkCount&lt;0&gt;</twComp><twBEL>tm/str/clkCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>tm/str/clkCount&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y135.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>tm/str/clkCount&lt;0&gt;</twComp><twBEL>tm/str/Mram__n0882111</twBEL><twBEL>tm/str/PH1</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X4Y21.ADDRBWRADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_10</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.617" src = "0.469">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/inputMemoryReadAdd_10</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X94Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;11&gt;</twComp><twBEL>tm/inputMemoryReadAdd_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y21.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y21.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X4Y21.ADDRBWRADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_10</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>0.229</twTotPathDel><twClkSkew dest = "0.617" src = "0.469">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/inputMemoryReadAdd_10</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X94Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;11&gt;</twComp><twBEL>tm/inputMemoryReadAdd_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y21.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y21.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="244"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y14.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y15.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="248"><twConstRollup name="TS_CLK_200" fullName="TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="5.000" actualRollup="4.932" errors="0" errorRollup="0" items="1" itemsRollup="104972"/><twConstRollup name="TS_clk_125_eth_i" fullName="TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.662" actualRollup="N/A" errors="0" errorRollup="0" items="93192" itemsRollup="0"/><twConstRollup name="TS_clk_user_interface_i" fullName="TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="5.919" actualRollup="N/A" errors="0" errorRollup="0" items="11780" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="249">1</twUnmetConstCnt><twDataSheet anchorID="250" twNameLen="17"><twSUH2ClkList anchorID="251" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.806</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.839</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.906</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.002</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.810</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.423</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.370</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.397</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.488</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.397</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.357</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="252" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "4.200" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "4.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="253" twDestWidth="8"><twDest>CLK_200N</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.662</twRiseRise><twRiseFall>2.522</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.662</twRiseRise><twRiseFall>2.522</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="254" twDestWidth="8"><twDest>CLK_200P</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.662</twRiseRise><twRiseFall>2.522</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.662</twRiseRise><twRiseFall>2.522</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="255" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>4.379</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>4.379</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>4.885</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="256" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>4.521</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>4.521</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.235</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="257"><twErrCnt>4</twErrCnt><twScore>126</twScore><twSetupScore>126</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>159075</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16266</twConnCnt></twConstCov><twStats anchorID="258"><twMinPer>7.662</twMinPer><twFootnote number="1" /><twMaxFreq>130.514</twMaxFreq><twMaxFromToDel>7.626</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jun 16 20:43:35 2013 </twTimestamp></twFoot><twClientInfo anchorID="259"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 682 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
