// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/26/2017 21:05:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SLMCtrl (
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FAN_CTRL	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \Add1~105_sumout ;
wire \Add0~105_sumout ;
wire \Add1~14 ;
wire \Add1~1_sumout ;
wire \Add0~106 ;
wire \Add0~102 ;
wire \Add0~98 ;
wire \Add0~94 ;
wire \Add0~90 ;
wire \Add0~86 ;
wire \Add0~82 ;
wire \Add0~78 ;
wire \Add0~74 ;
wire \Add0~70 ;
wire \Add0~66 ;
wire \Add0~62 ;
wire \Add0~58 ;
wire \Add0~22 ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~46 ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~14 ;
wire \Add0~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add1~10 ;
wire \Add1~17_sumout ;
wire \Add0~10 ;
wire \Add0~17_sumout ;
wire \Equal0~4_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~5_combout ;
wire \Add1~106 ;
wire \Add1~101_sumout ;
wire \Add0~101_sumout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add0~97_sumout ;
wire \Add1~98 ;
wire \Add1~93_sumout ;
wire \Add0~93_sumout ;
wire \Add1~94 ;
wire \Add1~89_sumout ;
wire \Add0~89_sumout ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \Add0~85_sumout ;
wire \Add1~86 ;
wire \Add1~81_sumout ;
wire \Add0~81_sumout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \Add0~77_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Add0~73_sumout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \Add0~69_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add0~65_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Add0~61_sumout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add0~57_sumout ;
wire \Add1~58 ;
wire \Add1~21_sumout ;
wire \Add0~21_sumout ;
wire \Add1~22 ;
wire \Add1~53_sumout ;
wire \Add0~53_sumout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \Add0~49_sumout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \Add0~45_sumout ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add0~41_sumout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Add0~37_sumout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add0~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add0~29_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add0~25_sumout ;
wire \Add1~26 ;
wire \Add1~13_sumout ;
wire \Add0~13_sumout ;
wire \Equal1~0_combout ;
wire \TD_CLK27~input_o ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ;
wire \vga_ctrl_0|Add3~50 ;
wire \vga_ctrl_0|Add3~17_sumout ;
wire \vga_ctrl_0|Add2~45_sumout ;
wire \vga_ctrl_0|always2~1_combout ;
wire \vga_ctrl_0|LessThan1~0_combout ;
wire \vga_ctrl_0|LessThan8~0_combout ;
wire \vga_ctrl_0|LessThan7~1_combout ;
wire \vga_ctrl_0|LessThan1~1_combout ;
wire \vga_ctrl_0|Add2~46 ;
wire \vga_ctrl_0|Add2~49_sumout ;
wire \vga_ctrl_0|H_Cont[1]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~50 ;
wire \vga_ctrl_0|Add2~41_sumout ;
wire \vga_ctrl_0|Add2~42 ;
wire \vga_ctrl_0|Add2~9_sumout ;
wire \vga_ctrl_0|H_Cont[3]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~10 ;
wire \vga_ctrl_0|Add2~13_sumout ;
wire \vga_ctrl_0|Add2~14 ;
wire \vga_ctrl_0|Add2~17_sumout ;
wire \vga_ctrl_0|Add2~18 ;
wire \vga_ctrl_0|Add2~21_sumout ;
wire \vga_ctrl_0|H_Cont[6]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~22 ;
wire \vga_ctrl_0|Add2~5_sumout ;
wire \vga_ctrl_0|H_Cont[7]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~6 ;
wire \vga_ctrl_0|Add2~1_sumout ;
wire \vga_ctrl_0|H_Cont[8]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~2 ;
wire \vga_ctrl_0|Add2~25_sumout ;
wire \vga_ctrl_0|H_Cont[9]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~26 ;
wire \vga_ctrl_0|Add2~29_sumout ;
wire \vga_ctrl_0|H_Cont[10]~DUPLICATE_q ;
wire \vga_ctrl_0|Add2~30 ;
wire \vga_ctrl_0|Add2~33_sumout ;
wire \vga_ctrl_0|Add2~34 ;
wire \vga_ctrl_0|Add2~37_sumout ;
wire \vga_ctrl_0|Equal2~1_combout ;
wire \vga_ctrl_0|Equal2~0_combout ;
wire \vga_ctrl_0|Equal4~0_combout ;
wire \vga_ctrl_0|Add3~18 ;
wire \vga_ctrl_0|Add3~21_sumout ;
wire \vga_ctrl_0|Add3~22 ;
wire \vga_ctrl_0|Add3~29_sumout ;
wire \vga_ctrl_0|Add3~30 ;
wire \vga_ctrl_0|Add3~25_sumout ;
wire \vga_ctrl_0|V_Cont[4]~DUPLICATE_q ;
wire \vga_ctrl_0|Add3~26 ;
wire \vga_ctrl_0|Add3~13_sumout ;
wire \vga_ctrl_0|Add3~14 ;
wire \vga_ctrl_0|Add3~41_sumout ;
wire \vga_ctrl_0|V_Cont[6]~DUPLICATE_q ;
wire \vga_ctrl_0|Add3~42 ;
wire \vga_ctrl_0|Add3~45_sumout ;
wire \vga_ctrl_0|Add3~46 ;
wire \vga_ctrl_0|Add3~33_sumout ;
wire \vga_ctrl_0|Add3~34 ;
wire \vga_ctrl_0|Add3~37_sumout ;
wire \vga_ctrl_0|V_Cont[9]~DUPLICATE_q ;
wire \vga_ctrl_0|Add3~38 ;
wire \vga_ctrl_0|Add3~1_sumout ;
wire \vga_ctrl_0|Add3~2 ;
wire \vga_ctrl_0|Add3~9_sumout ;
wire \vga_ctrl_0|V_Cont[12]~DUPLICATE_q ;
wire \vga_ctrl_0|Add3~10 ;
wire \vga_ctrl_0|Add3~5_sumout ;
wire \vga_ctrl_0|LessThan4~0_combout ;
wire \vga_ctrl_0|LessThan4~1_combout ;
wire \vga_ctrl_0|LessThan4~2_combout ;
wire \vga_ctrl_0|V_Cont[0]~DUPLICATE_q ;
wire \vga_ctrl_0|Add3~49_sumout ;
wire \vga_ctrl_0|Equal1~0_combout ;
wire \vga_ctrl_0|Equal1~1_combout ;
wire \vga_ctrl_0|always1~0_combout ;
wire \vga_ctrl_0|always1~1_combout ;
wire \vga_ctrl_0|oFIFO_CLEAR~q ;
wire \vga_ctrl_0|LessThan2~0_combout ;
wire \vga_ctrl_0|always1~2_combout ;
wire \vga_ctrl_0|oFIFO_LOAD_REQ~0_combout ;
wire \vga_ctrl_0|oFIFO_LOAD_REQ~1_combout ;
wire \vga_ctrl_0|oFIFO_LOAD_REQ~q ;
wire \Add3~5_sumout ;
wire \temp_state.0010~q ;
wire \Selector13~0_combout ;
wire \Add3~6 ;
wire \Add3~41_sumout ;
wire \Selector12~0_combout ;
wire \Add3~42 ;
wire \Add3~37_sumout ;
wire \Selector11~0_combout ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Selector10~0_combout ;
wire \Add3~34 ;
wire \Add3~29_sumout ;
wire \Selector9~0_combout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Selector8~0_combout ;
wire \Equal2~1_combout ;
wire \Add3~26 ;
wire \Add3~1_sumout ;
wire \Selector7~0_combout ;
wire \Selector0~0_combout ;
wire \temp_state.0000~q ;
wire \Add3~2 ;
wire \Add3~21_sumout ;
wire \Selector6~0_combout ;
wire \Add3~22 ;
wire \Add3~17_sumout ;
wire \Selector5~0_combout ;
wire \Add3~18 ;
wire \Add3~13_sumout ;
wire \Selector4~0_combout ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \Selector3~0_combout ;
wire \Equal2~0_combout ;
wire \Selector1~0_combout ;
wire \temp_state.0001~q ;
wire \Selector2~0_combout ;
wire \temp_state.0010~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \vga_ctrl_0|always0~0_combout ;
wire \vga_ctrl_0|always2~0_combout ;
wire \vga_ctrl_0|always0~1_combout ;
wire \vga_ctrl_0|oFIFO_REQ~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ;
wire \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~22 ;
wire \Add2~9_sumout ;
wire \vga_ctrl_0|Add1~26 ;
wire \vga_ctrl_0|Add1~30 ;
wire \vga_ctrl_0|Add1~38 ;
wire \vga_ctrl_0|Add1~34 ;
wire \vga_ctrl_0|Add1~22 ;
wire \vga_ctrl_0|Add1~18 ;
wire \vga_ctrl_0|Add1~14 ;
wire \vga_ctrl_0|Add1~10 ;
wire \vga_ctrl_0|Add1~41_sumout ;
wire \temp_mem_data[7]~2_combout ;
wire \SW[9]~input_o ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \Add2~29_sumout ;
wire \Add2~25_sumout ;
wire \Add2~21_sumout ;
wire \vga_ctrl_0|Add1~9_sumout ;
wire \vga_ctrl_0|Add1~17_sumout ;
wire \vga_ctrl_0|Add1~13_sumout ;
wire \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q ;
wire \LessThan1~3_combout ;
wire \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ;
wire \LessThan1~2_combout ;
wire \vga_ctrl_0|Add1~33_sumout ;
wire \vga_ctrl_0|Add1~21_sumout ;
wire \Add2~17_sumout ;
wire \Add2~13_sumout ;
wire \SW[1]~input_o ;
wire \vga_ctrl_0|Add1~25_sumout ;
wire \SW[0]~input_o ;
wire \vga_ctrl_0|Add1~29_sumout ;
wire \vga_ctrl_0|Add1~37_sumout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \temp_mem_data[7]~3_combout ;
wire \vga_ctrl_0|Add1~42 ;
wire \vga_ctrl_0|Add1~1_sumout ;
wire \vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE_q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \vga_ctrl_0|Add1~2 ;
wire \vga_ctrl_0|Add1~5_sumout ;
wire \LessThan0~10_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~1_combout ;
wire \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q ;
wire \LessThan0~4_combout ;
wire \LessThan0~6_combout ;
wire \temp_mem_data[7]~0_combout ;
wire \temp_mem_data[7]~1_combout ;
wire \temp_mem_data[7]~4_combout ;
wire \vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ;
wire \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \vga_ctrl_0|LessThan7~0_combout ;
wire \vga_ctrl_0|always2~2_combout ;
wire \vga_ctrl_0|mVGA_B[3]~feeder_combout ;
wire \vga_ctrl_0|mVGA_B[5]~feeder_combout ;
wire \vga_ctrl_0|mVGA_B[7]~feeder_combout ;
wire \vga_ctrl_0|mVGA_B[7]~DUPLICATE_q ;
wire \vga_ctrl_0|mVGA_BLANK_N~q ;
wire \vga_ctrl_0|oVGA_BLANK_N~q ;
wire \vga_ctrl_0|oVGA_G[1]~feeder_combout ;
wire \vga_ctrl_0|oVGA_G[3]~feeder_combout ;
wire \vga_ctrl_0|oVGA_G[4]~feeder_combout ;
wire \vga_ctrl_0|mVGA_H_SYNC~0_combout ;
wire \vga_ctrl_0|mVGA_H_SYNC~q ;
wire \vga_ctrl_0|oVGA_H_SYNC~q ;
wire \vga_ctrl_0|oVGA_R[3]~feeder_combout ;
wire \vga_ctrl_0|mVGA_V_SYNC~0_combout ;
wire \vga_ctrl_0|mVGA_V_SYNC~q ;
wire \vga_ctrl_0|oVGA_V_SYNC~q ;
wire [7:0] \vga_ctrl_0|mVGA_B ;
wire [2:0] \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [26:0] local_counter;
wire [12:0] \vga_ctrl_0|H_Cont ;
wire [12:0] \vf0|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [0:0] \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [7:0] \vf0|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [12:0] \vga_ctrl_0|V_Cont ;
wire [12:0] \vga_ctrl_0|oFIFO_LOAD_VLINE ;
wire [7:0] \vga_ctrl_0|oVGA_B ;
wire [7:0] \vga_ctrl_0|oVGA_G ;
wire [7:0] \vga_ctrl_0|oVGA_R ;
wire [0:0] \vf0|dcfifo_component|auto_generated|wraclr|dffe16a ;
wire [12:0] \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [12:0] \vf0|dcfifo_component|auto_generated|wrptr_g ;
wire [12:0] \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [0:0] \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [12:0] \vf0|dcfifo_component|auto_generated|rdptr_g ;
wire [12:0] \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [11:0] \vf0|dcfifo_component|auto_generated|ram_address_a ;
wire [11:0] \vf0|dcfifo_component|auto_generated|ram_address_b ;
wire [0:0] \vf0|dcfifo_component|auto_generated|wraclr|dffe15a ;
wire [10:0] temp_load_counter;
wire [12:0] \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [2:0] \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [0:0] \vga_pll_0|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire ;

wire [1:0] \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [1:0] \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [1:0] \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [1:0] \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [7:0] \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];

assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];

assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];

assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];
assign \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [1];

assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_ctrl_0|oVGA_B [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_ctrl_0|oVGA_B [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_ctrl_0|oVGA_B [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_ctrl_0|oVGA_B [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_ctrl_0|oVGA_B [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_ctrl_0|oVGA_B [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_ctrl_0|oVGA_B [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_ctrl_0|oVGA_B [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ctrl_0|oVGA_BLANK_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_ctrl_0|oVGA_G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_ctrl_0|oVGA_G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_ctrl_0|oVGA_G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_ctrl_0|oVGA_G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_ctrl_0|oVGA_G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_ctrl_0|oVGA_G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_ctrl_0|oVGA_G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_ctrl_0|oVGA_G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_ctrl_0|oVGA_H_SYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_ctrl_0|oVGA_R [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_ctrl_0|oVGA_R [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_ctrl_0|oVGA_R [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_ctrl_0|oVGA_R [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_ctrl_0|oVGA_R [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_ctrl_0|oVGA_R [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_ctrl_0|oVGA_R [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_ctrl_0|oVGA_R [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_ctrl_0|oVGA_V_SYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N30
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( local_counter[0] ) + ( !\KEY[0]~input_o  ) + ( !VCC ))
// \Add1~106  = CARRY(( local_counter[0] ) + ( !\KEY[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!local_counter[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h000000FF00003333;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N30
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( local_counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~106  = CARRY(( local_counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( local_counter[22] ) + ( GND ) + ( \Add1~26  ))
// \Add1~14  = CARRY(( local_counter[22] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N39
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( local_counter[23] ) + ( GND ) + ( \Add1~14  ))
// \Add1~2  = CARRY(( local_counter[23] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N33
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( local_counter[1] ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( local_counter[1] ) + ( GND ) + ( \Add0~106  ))

	.dataa(!local_counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N36
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( local_counter[2] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( local_counter[2] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( local_counter[3] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( local_counter[3] ) + ( GND ) + ( \Add0~98  ))

	.dataa(!local_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N42
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( local_counter[4] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( local_counter[4] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N45
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( local_counter[5] ) + ( GND ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( local_counter[5] ) + ( GND ) + ( \Add0~90  ))

	.dataa(!local_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N48
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( local_counter[6] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( local_counter[6] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N51
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( local_counter[7] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( local_counter[7] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( local_counter[8] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( local_counter[8] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N57
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( local_counter[9] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( local_counter[9] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N0
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( local_counter[10] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( local_counter[10] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N3
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( local_counter[11] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( local_counter[11] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N6
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( local_counter[12] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( local_counter[12] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N9
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( local_counter[13] ) + ( GND ) + ( \Add0~58  ))
// \Add0~22  = CARRY(( local_counter[13] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N12
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( local_counter[14] ) + ( GND ) + ( \Add0~22  ))
// \Add0~54  = CARRY(( local_counter[14] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!local_counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N15
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( local_counter[15] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( local_counter[15] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N18
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( local_counter[16] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( local_counter[16] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!local_counter[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N21
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( local_counter[17] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( local_counter[17] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N24
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( local_counter[18] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( local_counter[18] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!local_counter[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N27
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( local_counter[19] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( local_counter[19] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N30
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( local_counter[20] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( local_counter[20] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N33
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( local_counter[21] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( local_counter[21] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!local_counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N36
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( local_counter[22] ) + ( GND ) + ( \Add0~26  ))
// \Add0~14  = CARRY(( local_counter[22] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N39
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( local_counter[23] ) + ( GND ) + ( \Add0~14  ))
// \Add0~2  = CARRY(( local_counter[23] ) + ( GND ) + ( \Add0~14  ))

	.dataa(!local_counter[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N41
dffeas \local_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(\Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[23] .is_wysiwyg = "true";
defparam \local_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N42
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( local_counter[24] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( local_counter[24] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!local_counter[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N42
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( local_counter[24] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( local_counter[24] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N44
dffeas \local_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[24] .is_wysiwyg = "true";
defparam \local_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N45
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( local_counter[25] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( local_counter[25] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N45
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( local_counter[25] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( local_counter[25] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!local_counter[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N47
dffeas \local_counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(\Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[25] .is_wysiwyg = "true";
defparam \local_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N48
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( local_counter[26] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N48
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( local_counter[26] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N50
dffeas \local_counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(\Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[26] .is_wysiwyg = "true";
defparam \local_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N6
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !local_counter[0] & ( (!local_counter[22] & !local_counter[26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[22]),
	.datad(!local_counter[26]),
	.datae(gnd),
	.dataf(!local_counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'hF000F00000000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N18
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !local_counter[5] & ( !local_counter[6] & ( (!local_counter[2] & (!local_counter[3] & (!local_counter[1] & !local_counter[4]))) ) ) )

	.dataa(!local_counter[2]),
	.datab(!local_counter[3]),
	.datac(!local_counter[1]),
	.datad(!local_counter[4]),
	.datae(!local_counter[5]),
	.dataf(!local_counter[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N9
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !local_counter[14] & ( (!local_counter[16] & (!local_counter[17] & (!local_counter[15] & !local_counter[18]))) ) )

	.dataa(!local_counter[16]),
	.datab(!local_counter[17]),
	.datac(!local_counter[15]),
	.datad(!local_counter[18]),
	.datae(gnd),
	.dataf(!local_counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N27
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !local_counter[10] & ( !local_counter[11] & ( (!local_counter[8] & (!local_counter[12] & (!local_counter[9] & !local_counter[7]))) ) ) )

	.dataa(!local_counter[8]),
	.datab(!local_counter[12]),
	.datac(!local_counter[9]),
	.datad(!local_counter[7]),
	.datae(!local_counter[10]),
	.dataf(!local_counter[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !local_counter[23] & ( !local_counter[20] & ( (!local_counter[24] & (!local_counter[21] & (!local_counter[19] & !local_counter[25]))) ) ) )

	.dataa(!local_counter[24]),
	.datab(!local_counter[21]),
	.datac(!local_counter[19]),
	.datad(!local_counter[25]),
	.datae(!local_counter[23]),
	.dataf(!local_counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N0
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \Equal0~2_combout  & ( \Equal0~0_combout  & ( ((!\Equal0~4_combout ) # ((!\Equal0~3_combout ) # (!\Equal0~1_combout ))) # (local_counter[13]) ) ) ) # ( !\Equal0~2_combout  & ( \Equal0~0_combout  ) ) # ( \Equal0~2_combout  & ( 
// !\Equal0~0_combout  ) ) # ( !\Equal0~2_combout  & ( !\Equal0~0_combout  ) )

	.dataa(!local_counter[13]),
	.datab(!\Equal0~4_combout ),
	.datac(!\Equal0~3_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N32
dffeas \local_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(\Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[0] .is_wysiwyg = "true";
defparam \local_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N33
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( local_counter[1] ) + ( GND ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( local_counter[1] ) + ( GND ) + ( \Add1~106  ))

	.dataa(!local_counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N35
dffeas \local_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(\Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[1] .is_wysiwyg = "true";
defparam \local_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N36
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( local_counter[2] ) + ( GND ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( local_counter[2] ) + ( GND ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N38
dffeas \local_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(\Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[2] .is_wysiwyg = "true";
defparam \local_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N39
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( local_counter[3] ) + ( GND ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( local_counter[3] ) + ( GND ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N41
dffeas \local_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(\Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[3] .is_wysiwyg = "true";
defparam \local_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N42
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( local_counter[4] ) + ( GND ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( local_counter[4] ) + ( GND ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!local_counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N44
dffeas \local_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(\Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[4] .is_wysiwyg = "true";
defparam \local_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N45
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( local_counter[5] ) + ( GND ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( local_counter[5] ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N47
dffeas \local_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(\Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[5] .is_wysiwyg = "true";
defparam \local_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N48
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( local_counter[6] ) + ( GND ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( local_counter[6] ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N50
dffeas \local_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(\Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[6] .is_wysiwyg = "true";
defparam \local_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N51
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( local_counter[7] ) + ( GND ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( local_counter[7] ) + ( GND ) + ( \Add1~82  ))

	.dataa(!local_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N53
dffeas \local_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(\Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[7] .is_wysiwyg = "true";
defparam \local_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( local_counter[8] ) + ( GND ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( local_counter[8] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N56
dffeas \local_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(\Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[8] .is_wysiwyg = "true";
defparam \local_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N57
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( local_counter[9] ) + ( GND ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( local_counter[9] ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y76_N59
dffeas \local_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(\Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[9] .is_wysiwyg = "true";
defparam \local_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N0
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( local_counter[10] ) + ( GND ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( local_counter[10] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N2
dffeas \local_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(\Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[10] .is_wysiwyg = "true";
defparam \local_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N3
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( local_counter[11] ) + ( GND ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( local_counter[11] ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!local_counter[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N5
dffeas \local_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(\Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[11] .is_wysiwyg = "true";
defparam \local_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N6
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( local_counter[12] ) + ( GND ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( local_counter[12] ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!local_counter[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N8
dffeas \local_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(\Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[12] .is_wysiwyg = "true";
defparam \local_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N9
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( local_counter[13] ) + ( GND ) + ( \Add1~58  ))
// \Add1~22  = CARRY(( local_counter[13] ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N11
dffeas \local_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[13] .is_wysiwyg = "true";
defparam \local_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N12
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( local_counter[14] ) + ( GND ) + ( \Add1~22  ))
// \Add1~54  = CARRY(( local_counter[14] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!local_counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N14
dffeas \local_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(\Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[14] .is_wysiwyg = "true";
defparam \local_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N15
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( local_counter[15] ) + ( GND ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( local_counter[15] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N17
dffeas \local_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(\Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[15] .is_wysiwyg = "true";
defparam \local_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N18
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( local_counter[16] ) + ( GND ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( local_counter[16] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N20
dffeas \local_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(\Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[16] .is_wysiwyg = "true";
defparam \local_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N21
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( local_counter[17] ) + ( GND ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( local_counter[17] ) + ( GND ) + ( \Add1~46  ))

	.dataa(!local_counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N23
dffeas \local_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(\Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[17] .is_wysiwyg = "true";
defparam \local_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N24
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( local_counter[18] ) + ( GND ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( local_counter[18] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!local_counter[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N26
dffeas \local_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(\Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[18] .is_wysiwyg = "true";
defparam \local_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( local_counter[19] ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( local_counter[19] ) + ( GND ) + ( \Add1~38  ))

	.dataa(!local_counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N29
dffeas \local_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(\Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[19] .is_wysiwyg = "true";
defparam \local_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N30
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( local_counter[20] ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( local_counter[20] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!local_counter[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N32
dffeas \local_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[20] .is_wysiwyg = "true";
defparam \local_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N33
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( local_counter[21] ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( local_counter[21] ) + ( GND ) + ( \Add1~30  ))

	.dataa(!local_counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N35
dffeas \local_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(\Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[21] .is_wysiwyg = "true";
defparam \local_counter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y75_N38
dffeas \local_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(local_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \local_counter[22] .is_wysiwyg = "true";
defparam \local_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N54
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( local_counter[23] & ( (!local_counter[22] & (!local_counter[26] & (local_counter[24] & local_counter[25]))) ) )

	.dataa(!local_counter[22]),
	.datab(!local_counter[26]),
	.datac(!local_counter[24]),
	.datad(!local_counter[25]),
	.datae(gnd),
	.dataf(!local_counter[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000080008;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y62_N0
cyclonev_pll_refclk_select \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,\TD_CLK27~input_o ,gnd}),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_1";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y56_N0
cyclonev_fractional_pll \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\vga_pll_0|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\Equal1~0_combout ),
	.pfden(gnd),
	.refclkin(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_pll_0|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "324.0 mhz";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 12;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 12;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "27.0 mhz";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y60_N0
cyclonev_pll_reconfig \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y61_N1
cyclonev_pll_output_counter \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "108.0 mhz";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N36
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N0
cyclonev_lcell_comb \vga_ctrl_0|Add3~49 (
// Equation(s):
// \vga_ctrl_0|Add3~49_sumout  = SUM(( \vga_ctrl_0|V_Cont[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_ctrl_0|Add3~50  = CARRY(( \vga_ctrl_0|V_Cont[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~49_sumout ),
	.cout(\vga_ctrl_0|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~49 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~49 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N3
cyclonev_lcell_comb \vga_ctrl_0|Add3~17 (
// Equation(s):
// \vga_ctrl_0|Add3~17_sumout  = SUM(( \vga_ctrl_0|V_Cont [1] ) + ( GND ) + ( \vga_ctrl_0|Add3~50  ))
// \vga_ctrl_0|Add3~18  = CARRY(( \vga_ctrl_0|V_Cont [1] ) + ( GND ) + ( \vga_ctrl_0|Add3~50  ))

	.dataa(!\vga_ctrl_0|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~17_sumout ),
	.cout(\vga_ctrl_0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~17 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N0
cyclonev_lcell_comb \vga_ctrl_0|Add2~45 (
// Equation(s):
// \vga_ctrl_0|Add2~45_sumout  = SUM(( \vga_ctrl_0|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl_0|Add2~46  = CARRY(( \vga_ctrl_0|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~45_sumout ),
	.cout(\vga_ctrl_0|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~45 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~45 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N22
dffeas \vga_ctrl_0|H_Cont[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N51
cyclonev_lcell_comb \vga_ctrl_0|always2~1 (
// Equation(s):
// \vga_ctrl_0|always2~1_combout  = ( !\vga_ctrl_0|H_Cont [11] & ( !\vga_ctrl_0|H_Cont [12] ) )

	.dataa(!\vga_ctrl_0|H_Cont [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|H_Cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always2~1 .extended_lut = "off";
defparam \vga_ctrl_0|always2~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \vga_ctrl_0|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N10
dffeas \vga_ctrl_0|H_Cont[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y77_N4
dffeas \vga_ctrl_0|H_Cont[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N45
cyclonev_lcell_comb \vga_ctrl_0|LessThan1~0 (
// Equation(s):
// \vga_ctrl_0|LessThan1~0_combout  = ( \vga_ctrl_0|H_Cont [2] & ( (\vga_ctrl_0|H_Cont [4] & (((\vga_ctrl_0|H_Cont [1] & \vga_ctrl_0|H_Cont [0])) # (\vga_ctrl_0|H_Cont [3]))) ) ) # ( !\vga_ctrl_0|H_Cont [2] & ( (\vga_ctrl_0|H_Cont [3] & \vga_ctrl_0|H_Cont 
// [4]) ) )

	.dataa(!\vga_ctrl_0|H_Cont [3]),
	.datab(!\vga_ctrl_0|H_Cont [4]),
	.datac(!\vga_ctrl_0|H_Cont [1]),
	.datad(!\vga_ctrl_0|H_Cont [0]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan1~0 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan1~0 .lut_mask = 64'h1111111111131113;
defparam \vga_ctrl_0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N31
dffeas \vga_ctrl_0|H_Cont[10] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[10] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y77_N28
dffeas \vga_ctrl_0|H_Cont[9] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[9] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y77_N21
cyclonev_lcell_comb \vga_ctrl_0|LessThan8~0 (
// Equation(s):
// \vga_ctrl_0|LessThan8~0_combout  = ( \vga_ctrl_0|H_Cont [9] & ( \vga_ctrl_0|H_Cont [10] ) )

	.dataa(!\vga_ctrl_0|H_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|H_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan8~0 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan8~0 .lut_mask = 64'h0000000055555555;
defparam \vga_ctrl_0|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N25
dffeas \vga_ctrl_0|H_Cont[8] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[8] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N27
cyclonev_lcell_comb \vga_ctrl_0|LessThan7~1 (
// Equation(s):
// \vga_ctrl_0|LessThan7~1_combout  = (!\vga_ctrl_0|H_Cont[6]~DUPLICATE_q  & !\vga_ctrl_0|H_Cont [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont[6]~DUPLICATE_q ),
	.datad(!\vga_ctrl_0|H_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan7~1 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan7~1 .lut_mask = 64'hF000F000F000F000;
defparam \vga_ctrl_0|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y77_N36
cyclonev_lcell_comb \vga_ctrl_0|LessThan1~1 (
// Equation(s):
// \vga_ctrl_0|LessThan1~1_combout  = ( \vga_ctrl_0|H_Cont [8] & ( \vga_ctrl_0|LessThan7~1_combout  & ( (!\vga_ctrl_0|always2~1_combout ) # (\vga_ctrl_0|LessThan8~0_combout ) ) ) ) # ( !\vga_ctrl_0|H_Cont [8] & ( \vga_ctrl_0|LessThan7~1_combout  & ( 
// (!\vga_ctrl_0|always2~1_combout ) # ((\vga_ctrl_0|H_Cont [7] & (\vga_ctrl_0|LessThan1~0_combout  & \vga_ctrl_0|LessThan8~0_combout ))) ) ) ) # ( \vga_ctrl_0|H_Cont [8] & ( !\vga_ctrl_0|LessThan7~1_combout  & ( (!\vga_ctrl_0|always2~1_combout ) # 
// (\vga_ctrl_0|LessThan8~0_combout ) ) ) ) # ( !\vga_ctrl_0|H_Cont [8] & ( !\vga_ctrl_0|LessThan7~1_combout  & ( (!\vga_ctrl_0|always2~1_combout ) # ((\vga_ctrl_0|H_Cont [7] & \vga_ctrl_0|LessThan8~0_combout )) ) ) )

	.dataa(!\vga_ctrl_0|H_Cont [7]),
	.datab(!\vga_ctrl_0|always2~1_combout ),
	.datac(!\vga_ctrl_0|LessThan1~0_combout ),
	.datad(!\vga_ctrl_0|LessThan8~0_combout ),
	.datae(!\vga_ctrl_0|H_Cont [8]),
	.dataf(!\vga_ctrl_0|LessThan7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan1~1 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan1~1 .lut_mask = 64'hCCDDCCFFCCCDCCFF;
defparam \vga_ctrl_0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N2
dffeas \vga_ctrl_0|H_Cont[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N3
cyclonev_lcell_comb \vga_ctrl_0|Add2~49 (
// Equation(s):
// \vga_ctrl_0|Add2~49_sumout  = SUM(( \vga_ctrl_0|H_Cont[1]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~46  ))
// \vga_ctrl_0|Add2~50  = CARRY(( \vga_ctrl_0|H_Cont[1]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~46  ))

	.dataa(!\vga_ctrl_0|H_Cont[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~49_sumout ),
	.cout(\vga_ctrl_0|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~49 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N5
dffeas \vga_ctrl_0|H_Cont[1]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N6
cyclonev_lcell_comb \vga_ctrl_0|Add2~41 (
// Equation(s):
// \vga_ctrl_0|Add2~41_sumout  = SUM(( \vga_ctrl_0|H_Cont [2] ) + ( GND ) + ( \vga_ctrl_0|Add2~50  ))
// \vga_ctrl_0|Add2~42  = CARRY(( \vga_ctrl_0|H_Cont [2] ) + ( GND ) + ( \vga_ctrl_0|Add2~50  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|H_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~41_sumout ),
	.cout(\vga_ctrl_0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~41 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl_0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N8
dffeas \vga_ctrl_0|H_Cont[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N9
cyclonev_lcell_comb \vga_ctrl_0|Add2~9 (
// Equation(s):
// \vga_ctrl_0|Add2~9_sumout  = SUM(( \vga_ctrl_0|H_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~42  ))
// \vga_ctrl_0|Add2~10  = CARRY(( \vga_ctrl_0|H_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~9_sumout ),
	.cout(\vga_ctrl_0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~9 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N11
dffeas \vga_ctrl_0|H_Cont[3]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N12
cyclonev_lcell_comb \vga_ctrl_0|Add2~13 (
// Equation(s):
// \vga_ctrl_0|Add2~13_sumout  = SUM(( \vga_ctrl_0|H_Cont [4] ) + ( GND ) + ( \vga_ctrl_0|Add2~10  ))
// \vga_ctrl_0|Add2~14  = CARRY(( \vga_ctrl_0|H_Cont [4] ) + ( GND ) + ( \vga_ctrl_0|Add2~10  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|H_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~13_sumout ),
	.cout(\vga_ctrl_0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~13 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl_0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N14
dffeas \vga_ctrl_0|H_Cont[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N15
cyclonev_lcell_comb \vga_ctrl_0|Add2~17 (
// Equation(s):
// \vga_ctrl_0|Add2~17_sumout  = SUM(( \vga_ctrl_0|H_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add2~14  ))
// \vga_ctrl_0|Add2~18  = CARRY(( \vga_ctrl_0|H_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~17_sumout ),
	.cout(\vga_ctrl_0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~17 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N16
dffeas \vga_ctrl_0|H_Cont[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N18
cyclonev_lcell_comb \vga_ctrl_0|Add2~21 (
// Equation(s):
// \vga_ctrl_0|Add2~21_sumout  = SUM(( \vga_ctrl_0|H_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~18  ))
// \vga_ctrl_0|Add2~22  = CARRY(( \vga_ctrl_0|H_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~18  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|H_Cont[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~21_sumout ),
	.cout(\vga_ctrl_0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~21 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl_0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N19
dffeas \vga_ctrl_0|H_Cont[6]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N21
cyclonev_lcell_comb \vga_ctrl_0|Add2~5 (
// Equation(s):
// \vga_ctrl_0|Add2~5_sumout  = SUM(( \vga_ctrl_0|H_Cont[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~22  ))
// \vga_ctrl_0|Add2~6  = CARRY(( \vga_ctrl_0|H_Cont[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~22  ))

	.dataa(!\vga_ctrl_0|H_Cont[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~5_sumout ),
	.cout(\vga_ctrl_0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~5 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N23
dffeas \vga_ctrl_0|H_Cont[7]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N24
cyclonev_lcell_comb \vga_ctrl_0|Add2~1 (
// Equation(s):
// \vga_ctrl_0|Add2~1_sumout  = SUM(( \vga_ctrl_0|H_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~6  ))
// \vga_ctrl_0|Add2~2  = CARRY(( \vga_ctrl_0|H_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~1_sumout ),
	.cout(\vga_ctrl_0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~1 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N26
dffeas \vga_ctrl_0|H_Cont[8]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N27
cyclonev_lcell_comb \vga_ctrl_0|Add2~25 (
// Equation(s):
// \vga_ctrl_0|Add2~25_sumout  = SUM(( \vga_ctrl_0|H_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~2  ))
// \vga_ctrl_0|Add2~26  = CARRY(( \vga_ctrl_0|H_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~2  ))

	.dataa(!\vga_ctrl_0|H_Cont[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~25_sumout ),
	.cout(\vga_ctrl_0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~25 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N29
dffeas \vga_ctrl_0|H_Cont[9]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N30
cyclonev_lcell_comb \vga_ctrl_0|Add2~29 (
// Equation(s):
// \vga_ctrl_0|Add2~29_sumout  = SUM(( \vga_ctrl_0|H_Cont[10]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~26  ))
// \vga_ctrl_0|Add2~30  = CARRY(( \vga_ctrl_0|H_Cont[10]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add2~26  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|H_Cont[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~29_sumout ),
	.cout(\vga_ctrl_0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~29 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl_0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N32
dffeas \vga_ctrl_0|H_Cont[10]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N33
cyclonev_lcell_comb \vga_ctrl_0|Add2~33 (
// Equation(s):
// \vga_ctrl_0|Add2~33_sumout  = SUM(( \vga_ctrl_0|H_Cont [11] ) + ( GND ) + ( \vga_ctrl_0|Add2~30  ))
// \vga_ctrl_0|Add2~34  = CARRY(( \vga_ctrl_0|H_Cont [11] ) + ( GND ) + ( \vga_ctrl_0|Add2~30  ))

	.dataa(!\vga_ctrl_0|H_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~33_sumout ),
	.cout(\vga_ctrl_0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~33 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N35
dffeas \vga_ctrl_0|H_Cont[11] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[11] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N36
cyclonev_lcell_comb \vga_ctrl_0|Add2~37 (
// Equation(s):
// \vga_ctrl_0|Add2~37_sumout  = SUM(( \vga_ctrl_0|H_Cont [12] ) + ( GND ) + ( \vga_ctrl_0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add2~37 .extended_lut = "off";
defparam \vga_ctrl_0|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N38
dffeas \vga_ctrl_0|H_Cont[12] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[12] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N48
cyclonev_lcell_comb \vga_ctrl_0|Equal2~1 (
// Equation(s):
// \vga_ctrl_0|Equal2~1_combout  = ( !\vga_ctrl_0|H_Cont [11] & ( (!\vga_ctrl_0|H_Cont [12] & (!\vga_ctrl_0|H_Cont [0] & !\vga_ctrl_0|H_Cont[1]~DUPLICATE_q )) ) )

	.dataa(!\vga_ctrl_0|H_Cont [12]),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [0]),
	.datad(!\vga_ctrl_0|H_Cont[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|H_Cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Equal2~1 .extended_lut = "off";
defparam \vga_ctrl_0|Equal2~1 .lut_mask = 64'hA000A00000000000;
defparam \vga_ctrl_0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N54
cyclonev_lcell_comb \vga_ctrl_0|Equal2~0 (
// Equation(s):
// \vga_ctrl_0|Equal2~0_combout  = ( !\vga_ctrl_0|H_Cont[9]~DUPLICATE_q  & ( !\vga_ctrl_0|H_Cont [2] & ( (!\vga_ctrl_0|H_Cont[8]~DUPLICATE_q  & (!\vga_ctrl_0|H_Cont[6]~DUPLICATE_q  & (!\vga_ctrl_0|H_Cont [10] & !\vga_ctrl_0|H_Cont[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_ctrl_0|H_Cont[8]~DUPLICATE_q ),
	.datab(!\vga_ctrl_0|H_Cont[6]~DUPLICATE_q ),
	.datac(!\vga_ctrl_0|H_Cont [10]),
	.datad(!\vga_ctrl_0|H_Cont[3]~DUPLICATE_q ),
	.datae(!\vga_ctrl_0|H_Cont[9]~DUPLICATE_q ),
	.dataf(!\vga_ctrl_0|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Equal2~0 .extended_lut = "off";
defparam \vga_ctrl_0|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \vga_ctrl_0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N51
cyclonev_lcell_comb \vga_ctrl_0|Equal4~0 (
// Equation(s):
// \vga_ctrl_0|Equal4~0_combout  = ( \vga_ctrl_0|Equal2~0_combout  & ( !\vga_ctrl_0|H_Cont [7] & ( (\vga_ctrl_0|Equal2~1_combout  & (!\vga_ctrl_0|H_Cont [4] & !\vga_ctrl_0|H_Cont [5])) ) ) )

	.dataa(!\vga_ctrl_0|Equal2~1_combout ),
	.datab(!\vga_ctrl_0|H_Cont [4]),
	.datac(gnd),
	.datad(!\vga_ctrl_0|H_Cont [5]),
	.datae(!\vga_ctrl_0|Equal2~0_combout ),
	.dataf(!\vga_ctrl_0|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Equal4~0 .extended_lut = "off";
defparam \vga_ctrl_0|Equal4~0 .lut_mask = 64'h0000440000000000;
defparam \vga_ctrl_0|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N5
dffeas \vga_ctrl_0|V_Cont[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N6
cyclonev_lcell_comb \vga_ctrl_0|Add3~21 (
// Equation(s):
// \vga_ctrl_0|Add3~21_sumout  = SUM(( \vga_ctrl_0|V_Cont [2] ) + ( GND ) + ( \vga_ctrl_0|Add3~18  ))
// \vga_ctrl_0|Add3~22  = CARRY(( \vga_ctrl_0|V_Cont [2] ) + ( GND ) + ( \vga_ctrl_0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~21_sumout ),
	.cout(\vga_ctrl_0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~21 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N7
dffeas \vga_ctrl_0|V_Cont[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N9
cyclonev_lcell_comb \vga_ctrl_0|Add3~29 (
// Equation(s):
// \vga_ctrl_0|Add3~29_sumout  = SUM(( \vga_ctrl_0|V_Cont [3] ) + ( GND ) + ( \vga_ctrl_0|Add3~22  ))
// \vga_ctrl_0|Add3~30  = CARRY(( \vga_ctrl_0|V_Cont [3] ) + ( GND ) + ( \vga_ctrl_0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~29_sumout ),
	.cout(\vga_ctrl_0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~29 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N11
dffeas \vga_ctrl_0|V_Cont[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N12
cyclonev_lcell_comb \vga_ctrl_0|Add3~25 (
// Equation(s):
// \vga_ctrl_0|Add3~25_sumout  = SUM(( \vga_ctrl_0|V_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~30  ))
// \vga_ctrl_0|Add3~26  = CARRY(( \vga_ctrl_0|V_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~30  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|V_Cont[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~25_sumout ),
	.cout(\vga_ctrl_0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~25 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ctrl_0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N14
dffeas \vga_ctrl_0|V_Cont[4]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N15
cyclonev_lcell_comb \vga_ctrl_0|Add3~13 (
// Equation(s):
// \vga_ctrl_0|Add3~13_sumout  = SUM(( \vga_ctrl_0|V_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add3~26  ))
// \vga_ctrl_0|Add3~14  = CARRY(( \vga_ctrl_0|V_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~13_sumout ),
	.cout(\vga_ctrl_0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~13 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N17
dffeas \vga_ctrl_0|V_Cont[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N18
cyclonev_lcell_comb \vga_ctrl_0|Add3~41 (
// Equation(s):
// \vga_ctrl_0|Add3~41_sumout  = SUM(( \vga_ctrl_0|V_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~14  ))
// \vga_ctrl_0|Add3~42  = CARRY(( \vga_ctrl_0|V_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~41_sumout ),
	.cout(\vga_ctrl_0|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~41 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N20
dffeas \vga_ctrl_0|V_Cont[6]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N21
cyclonev_lcell_comb \vga_ctrl_0|Add3~45 (
// Equation(s):
// \vga_ctrl_0|Add3~45_sumout  = SUM(( \vga_ctrl_0|V_Cont [7] ) + ( GND ) + ( \vga_ctrl_0|Add3~42  ))
// \vga_ctrl_0|Add3~46  = CARRY(( \vga_ctrl_0|V_Cont [7] ) + ( GND ) + ( \vga_ctrl_0|Add3~42  ))

	.dataa(!\vga_ctrl_0|V_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~45_sumout ),
	.cout(\vga_ctrl_0|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~45 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N23
dffeas \vga_ctrl_0|V_Cont[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N24
cyclonev_lcell_comb \vga_ctrl_0|Add3~33 (
// Equation(s):
// \vga_ctrl_0|Add3~33_sumout  = SUM(( \vga_ctrl_0|V_Cont [8] ) + ( GND ) + ( \vga_ctrl_0|Add3~46  ))
// \vga_ctrl_0|Add3~34  = CARRY(( \vga_ctrl_0|V_Cont [8] ) + ( GND ) + ( \vga_ctrl_0|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~33_sumout ),
	.cout(\vga_ctrl_0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~33 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N26
dffeas \vga_ctrl_0|V_Cont[8] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[8] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N27
cyclonev_lcell_comb \vga_ctrl_0|Add3~37 (
// Equation(s):
// \vga_ctrl_0|Add3~37_sumout  = SUM(( \vga_ctrl_0|V_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~34  ))
// \vga_ctrl_0|Add3~38  = CARRY(( \vga_ctrl_0|V_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~34  ))

	.dataa(!\vga_ctrl_0|V_Cont[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~37_sumout ),
	.cout(\vga_ctrl_0|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~37 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N29
dffeas \vga_ctrl_0|V_Cont[9]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N30
cyclonev_lcell_comb \vga_ctrl_0|Add3~1 (
// Equation(s):
// \vga_ctrl_0|Add3~1_sumout  = SUM(( \vga_ctrl_0|V_Cont [10] ) + ( GND ) + ( \vga_ctrl_0|Add3~38  ))
// \vga_ctrl_0|Add3~2  = CARRY(( \vga_ctrl_0|V_Cont [10] ) + ( GND ) + ( \vga_ctrl_0|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~1_sumout ),
	.cout(\vga_ctrl_0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~1 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N31
dffeas \vga_ctrl_0|V_Cont[10] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[10] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N33
cyclonev_lcell_comb \vga_ctrl_0|Add3~9 (
// Equation(s):
// \vga_ctrl_0|Add3~9_sumout  = SUM(( \vga_ctrl_0|V_Cont [11] ) + ( GND ) + ( \vga_ctrl_0|Add3~2  ))
// \vga_ctrl_0|Add3~10  = CARRY(( \vga_ctrl_0|V_Cont [11] ) + ( GND ) + ( \vga_ctrl_0|Add3~2  ))

	.dataa(!\vga_ctrl_0|V_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~9_sumout ),
	.cout(\vga_ctrl_0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~9 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N35
dffeas \vga_ctrl_0|V_Cont[11] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[11] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y74_N38
dffeas \vga_ctrl_0|V_Cont[12]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[12]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N36
cyclonev_lcell_comb \vga_ctrl_0|Add3~5 (
// Equation(s):
// \vga_ctrl_0|Add3~5_sumout  = SUM(( \vga_ctrl_0|V_Cont[12]~DUPLICATE_q  ) + ( GND ) + ( \vga_ctrl_0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add3~5 .extended_lut = "off";
defparam \vga_ctrl_0|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ctrl_0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N37
dffeas \vga_ctrl_0|V_Cont[12] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[12] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N54
cyclonev_lcell_comb \vga_ctrl_0|LessThan4~0 (
// Equation(s):
// \vga_ctrl_0|LessThan4~0_combout  = ( !\vga_ctrl_0|V_Cont[6]~DUPLICATE_q  & ( (!\vga_ctrl_0|V_Cont [8] & (!\vga_ctrl_0|V_Cont [7] & !\vga_ctrl_0|V_Cont[9]~DUPLICATE_q )) ) )

	.dataa(!\vga_ctrl_0|V_Cont [8]),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [7]),
	.datad(!\vga_ctrl_0|V_Cont[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|V_Cont[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan4~0 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan4~0 .lut_mask = 64'hA000A00000000000;
defparam \vga_ctrl_0|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N42
cyclonev_lcell_comb \vga_ctrl_0|LessThan4~1 (
// Equation(s):
// \vga_ctrl_0|LessThan4~1_combout  = ( \vga_ctrl_0|V_Cont [1] & ( \vga_ctrl_0|V_Cont [5] & ( (\vga_ctrl_0|V_Cont[4]~DUPLICATE_q ) # (\vga_ctrl_0|V_Cont [3]) ) ) ) # ( !\vga_ctrl_0|V_Cont [1] & ( \vga_ctrl_0|V_Cont [5] & ( ((\vga_ctrl_0|V_Cont [3] & 
// ((\vga_ctrl_0|V_Cont[0]~DUPLICATE_q ) # (\vga_ctrl_0|V_Cont [2])))) # (\vga_ctrl_0|V_Cont[4]~DUPLICATE_q ) ) ) )

	.dataa(!\vga_ctrl_0|V_Cont [2]),
	.datab(!\vga_ctrl_0|V_Cont [3]),
	.datac(!\vga_ctrl_0|V_Cont[0]~DUPLICATE_q ),
	.datad(!\vga_ctrl_0|V_Cont[4]~DUPLICATE_q ),
	.datae(!\vga_ctrl_0|V_Cont [1]),
	.dataf(!\vga_ctrl_0|V_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan4~1 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan4~1 .lut_mask = 64'h0000000013FF33FF;
defparam \vga_ctrl_0|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N57
cyclonev_lcell_comb \vga_ctrl_0|LessThan4~2 (
// Equation(s):
// \vga_ctrl_0|LessThan4~2_combout  = ( \vga_ctrl_0|LessThan4~1_combout  & ( ((\vga_ctrl_0|V_Cont [10]) # (\vga_ctrl_0|V_Cont [12])) # (\vga_ctrl_0|V_Cont [11]) ) ) # ( !\vga_ctrl_0|LessThan4~1_combout  & ( (((\vga_ctrl_0|V_Cont [10] & 
// !\vga_ctrl_0|LessThan4~0_combout )) # (\vga_ctrl_0|V_Cont [12])) # (\vga_ctrl_0|V_Cont [11]) ) )

	.dataa(!\vga_ctrl_0|V_Cont [11]),
	.datab(!\vga_ctrl_0|V_Cont [12]),
	.datac(!\vga_ctrl_0|V_Cont [10]),
	.datad(!\vga_ctrl_0|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan4~2 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan4~2 .lut_mask = 64'h7F777F777F7F7F7F;
defparam \vga_ctrl_0|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N2
dffeas \vga_ctrl_0|V_Cont[0]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y74_N1
dffeas \vga_ctrl_0|V_Cont[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y74_N13
dffeas \vga_ctrl_0|V_Cont[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N51
cyclonev_lcell_comb \vga_ctrl_0|Equal1~0 (
// Equation(s):
// \vga_ctrl_0|Equal1~0_combout  = (!\vga_ctrl_0|V_Cont [2] & (!\vga_ctrl_0|V_Cont [5] & (!\vga_ctrl_0|V_Cont [3] & !\vga_ctrl_0|V_Cont [4])))

	.dataa(!\vga_ctrl_0|V_Cont [2]),
	.datab(!\vga_ctrl_0|V_Cont [5]),
	.datac(!\vga_ctrl_0|V_Cont [3]),
	.datad(!\vga_ctrl_0|V_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Equal1~0 .extended_lut = "off";
defparam \vga_ctrl_0|Equal1~0 .lut_mask = 64'h8000800080008000;
defparam \vga_ctrl_0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N54
cyclonev_lcell_comb \vga_ctrl_0|Equal1~1 (
// Equation(s):
// \vga_ctrl_0|Equal1~1_combout  = ( \vga_ctrl_0|Equal1~0_combout  & ( (!\vga_ctrl_0|V_Cont [11] & (!\vga_ctrl_0|V_Cont [12] & (\vga_ctrl_0|LessThan4~0_combout  & !\vga_ctrl_0|V_Cont [10]))) ) )

	.dataa(!\vga_ctrl_0|V_Cont [11]),
	.datab(!\vga_ctrl_0|V_Cont [12]),
	.datac(!\vga_ctrl_0|LessThan4~0_combout ),
	.datad(!\vga_ctrl_0|V_Cont [10]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Equal1~1 .extended_lut = "off";
defparam \vga_ctrl_0|Equal1~1 .lut_mask = 64'h0000000008000800;
defparam \vga_ctrl_0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N15
cyclonev_lcell_comb \vga_ctrl_0|always1~0 (
// Equation(s):
// \vga_ctrl_0|always1~0_combout  = ( \vga_ctrl_0|Equal2~0_combout  & ( !\vga_ctrl_0|H_Cont [7] & ( (!\vga_ctrl_0|H_Cont [5] & !\vga_ctrl_0|H_Cont [4]) ) ) )

	.dataa(!\vga_ctrl_0|H_Cont [5]),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [4]),
	.datad(gnd),
	.datae(!\vga_ctrl_0|Equal2~0_combout ),
	.dataf(!\vga_ctrl_0|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always1~0 .extended_lut = "off";
defparam \vga_ctrl_0|always1~0 .lut_mask = 64'h0000A0A000000000;
defparam \vga_ctrl_0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N18
cyclonev_lcell_comb \vga_ctrl_0|always1~1 (
// Equation(s):
// \vga_ctrl_0|always1~1_combout  = ( \vga_ctrl_0|V_Cont [1] & ( \vga_ctrl_0|always1~0_combout  ) ) # ( !\vga_ctrl_0|V_Cont [1] & ( \vga_ctrl_0|always1~0_combout  & ( ((!\vga_ctrl_0|always2~1_combout ) # ((!\vga_ctrl_0|Equal1~1_combout ) # 
// (!\vga_ctrl_0|H_Cont [1]))) # (\vga_ctrl_0|V_Cont [0]) ) ) ) # ( \vga_ctrl_0|V_Cont [1] & ( !\vga_ctrl_0|always1~0_combout  ) ) # ( !\vga_ctrl_0|V_Cont [1] & ( !\vga_ctrl_0|always1~0_combout  ) )

	.dataa(!\vga_ctrl_0|V_Cont [0]),
	.datab(!\vga_ctrl_0|always2~1_combout ),
	.datac(!\vga_ctrl_0|Equal1~1_combout ),
	.datad(!\vga_ctrl_0|H_Cont [1]),
	.datae(!\vga_ctrl_0|V_Cont [1]),
	.dataf(!\vga_ctrl_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always1~1 .extended_lut = "off";
defparam \vga_ctrl_0|always1~1 .lut_mask = 64'hFFFFFFFFFFFDFFFF;
defparam \vga_ctrl_0|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N11
dffeas \vga_ctrl_0|oFIFO_CLEAR (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|always1~1_combout ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_CLEAR .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_CLEAR .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N37
dffeas \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wraclr|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe15a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N26
dffeas \vf0|dcfifo_component|auto_generated|wraclr|dffe16a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wraclr|dffe15a [0]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe16a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wraclr|dffe16a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N48
cyclonev_lcell_comb \vga_ctrl_0|LessThan2~0 (
// Equation(s):
// \vga_ctrl_0|LessThan2~0_combout  = ( \vga_ctrl_0|V_Cont [3] & ( (\vga_ctrl_0|V_Cont [5] & (((\vga_ctrl_0|V_Cont [1]) # (\vga_ctrl_0|V_Cont [4])) # (\vga_ctrl_0|V_Cont [2]))) ) ) # ( !\vga_ctrl_0|V_Cont [3] & ( (\vga_ctrl_0|V_Cont [5] & \vga_ctrl_0|V_Cont 
// [4]) ) )

	.dataa(!\vga_ctrl_0|V_Cont [2]),
	.datab(!\vga_ctrl_0|V_Cont [5]),
	.datac(!\vga_ctrl_0|V_Cont [4]),
	.datad(!\vga_ctrl_0|V_Cont [1]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|V_Cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan2~0 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan2~0 .lut_mask = 64'h0303030313331333;
defparam \vga_ctrl_0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N36
cyclonev_lcell_comb \vga_ctrl_0|always1~2 (
// Equation(s):
// \vga_ctrl_0|always1~2_combout  = ( \vga_ctrl_0|V_Cont [10] & ( \vga_ctrl_0|LessThan2~0_combout  & ( (((!\vga_ctrl_0|LessThan4~0_combout ) # (\vga_ctrl_0|V_Cont [12])) # (\vga_ctrl_0|LessThan4~1_combout )) # (\vga_ctrl_0|V_Cont [11]) ) ) ) # ( 
// !\vga_ctrl_0|V_Cont [10] & ( \vga_ctrl_0|LessThan2~0_combout  & ( (\vga_ctrl_0|V_Cont [12]) # (\vga_ctrl_0|V_Cont [11]) ) ) ) # ( \vga_ctrl_0|V_Cont [10] & ( !\vga_ctrl_0|LessThan2~0_combout  & ( (((!\vga_ctrl_0|LessThan4~0_combout ) # (\vga_ctrl_0|V_Cont 
// [12])) # (\vga_ctrl_0|LessThan4~1_combout )) # (\vga_ctrl_0|V_Cont [11]) ) ) ) # ( !\vga_ctrl_0|V_Cont [10] & ( !\vga_ctrl_0|LessThan2~0_combout  & ( ((\vga_ctrl_0|V_Cont [12]) # (\vga_ctrl_0|LessThan4~0_combout )) # (\vga_ctrl_0|V_Cont [11]) ) ) )

	.dataa(!\vga_ctrl_0|V_Cont [11]),
	.datab(!\vga_ctrl_0|LessThan4~1_combout ),
	.datac(!\vga_ctrl_0|LessThan4~0_combout ),
	.datad(!\vga_ctrl_0|V_Cont [12]),
	.datae(!\vga_ctrl_0|V_Cont [10]),
	.dataf(!\vga_ctrl_0|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always1~2 .extended_lut = "off";
defparam \vga_ctrl_0|always1~2 .lut_mask = 64'h5FFFF7FF55FFF7FF;
defparam \vga_ctrl_0|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N30
cyclonev_lcell_comb \vga_ctrl_0|oFIFO_LOAD_REQ~0 (
// Equation(s):
// \vga_ctrl_0|oFIFO_LOAD_REQ~0_combout  = ( !\vga_ctrl_0|V_Cont [10] & ( !\vga_ctrl_0|V_Cont [11] & ( (\vga_ctrl_0|V_Cont [0] & (!\vga_ctrl_0|V_Cont [12] & (\vga_ctrl_0|LessThan4~0_combout  & \vga_ctrl_0|Equal1~0_combout ))) ) ) )

	.dataa(!\vga_ctrl_0|V_Cont [0]),
	.datab(!\vga_ctrl_0|V_Cont [12]),
	.datac(!\vga_ctrl_0|LessThan4~0_combout ),
	.datad(!\vga_ctrl_0|Equal1~0_combout ),
	.datae(!\vga_ctrl_0|V_Cont [10]),
	.dataf(!\vga_ctrl_0|V_Cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oFIFO_LOAD_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~0 .extended_lut = "off";
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~0 .lut_mask = 64'h0004000000000000;
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N0
cyclonev_lcell_comb \vga_ctrl_0|oFIFO_LOAD_REQ~1 (
// Equation(s):
// \vga_ctrl_0|oFIFO_LOAD_REQ~1_combout  = ( \vga_ctrl_0|always1~0_combout  & ( \vga_ctrl_0|oFIFO_LOAD_REQ~0_combout  & ( (\vga_ctrl_0|always2~1_combout  & (\vga_ctrl_0|H_Cont [1] & ((!\vga_ctrl_0|V_Cont [1]) # (!\vga_ctrl_0|always1~2_combout )))) ) ) ) # ( 
// \vga_ctrl_0|always1~0_combout  & ( !\vga_ctrl_0|oFIFO_LOAD_REQ~0_combout  & ( (\vga_ctrl_0|always2~1_combout  & (!\vga_ctrl_0|always1~2_combout  & \vga_ctrl_0|H_Cont [1])) ) ) )

	.dataa(!\vga_ctrl_0|V_Cont [1]),
	.datab(!\vga_ctrl_0|always2~1_combout ),
	.datac(!\vga_ctrl_0|always1~2_combout ),
	.datad(!\vga_ctrl_0|H_Cont [1]),
	.datae(!\vga_ctrl_0|always1~0_combout ),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_REQ~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oFIFO_LOAD_REQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~1 .extended_lut = "off";
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~1 .lut_mask = 64'h0000003000000032;
defparam \vga_ctrl_0|oFIFO_LOAD_REQ~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y76_N1
dffeas \vga_ctrl_0|oFIFO_LOAD_REQ (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|oFIFO_LOAD_REQ~1_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_REQ .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N0
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( temp_load_counter[0] ) + ( VCC ) + ( !VCC ))
// \Add3~6  = CARRY(( temp_load_counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y74_N7
dffeas \temp_state.0010 (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \temp_state.0010 .is_wysiwyg = "true";
defparam \temp_state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N51
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \temp_state.0000~q  & ( (\Add3~5_sumout  & \temp_state.0010~q ) ) ) # ( !\temp_state.0000~q  & ( ((\Add3~5_sumout  & \temp_state.0010~q )) # (temp_load_counter[0]) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(gnd),
	.datac(!\temp_state.0010~q ),
	.datad(!temp_load_counter[0]),
	.datae(gnd),
	.dataf(!\temp_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h05FF05FF05050505;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N53
dffeas \temp_load_counter[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[0] .is_wysiwyg = "true";
defparam \temp_load_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N3
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( temp_load_counter[1] ) + ( GND ) + ( \Add3~6  ))
// \Add3~42  = CARRY(( temp_load_counter[1] ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!temp_load_counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N36
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \temp_state.0010~q  & ( ((!\temp_state.0000~q  & temp_load_counter[1])) # (\Add3~41_sumout ) ) ) # ( !\temp_state.0010~q  & ( (!\temp_state.0000~q  & temp_load_counter[1]) ) )

	.dataa(gnd),
	.datab(!\temp_state.0000~q ),
	.datac(!\Add3~41_sumout ),
	.datad(!temp_load_counter[1]),
	.datae(gnd),
	.dataf(!\temp_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N38
dffeas \temp_load_counter[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[1] .is_wysiwyg = "true";
defparam \temp_load_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N6
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( temp_load_counter[2] ) + ( GND ) + ( \Add3~42  ))
// \Add3~38  = CARRY(( temp_load_counter[2] ) + ( GND ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N24
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( temp_load_counter[2] & ( \temp_state.0000~q  & ( (\temp_state.0010~DUPLICATE_q  & \Add3~37_sumout ) ) ) ) # ( !temp_load_counter[2] & ( \temp_state.0000~q  & ( (\temp_state.0010~DUPLICATE_q  & \Add3~37_sumout ) ) ) ) # ( 
// temp_load_counter[2] & ( !\temp_state.0000~q  ) ) # ( !temp_load_counter[2] & ( !\temp_state.0000~q  & ( (\temp_state.0010~DUPLICATE_q  & \Add3~37_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\temp_state.0010~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Add3~37_sumout ),
	.datae(!temp_load_counter[2]),
	.dataf(!\temp_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0033FFFF00330033;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y74_N26
dffeas \temp_load_counter[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[2] .is_wysiwyg = "true";
defparam \temp_load_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( temp_load_counter[3] ) + ( GND ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( temp_load_counter[3] ) + ( GND ) + ( \Add3~38  ))

	.dataa(!temp_load_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N0
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \Add3~33_sumout  & ( ((!\temp_state.0000~q  & temp_load_counter[3])) # (\temp_state.0010~q ) ) ) # ( !\Add3~33_sumout  & ( (!\temp_state.0000~q  & temp_load_counter[3]) ) )

	.dataa(!\temp_state.0010~q ),
	.datab(gnd),
	.datac(!\temp_state.0000~q ),
	.datad(!temp_load_counter[3]),
	.datae(gnd),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h00F000F055F555F5;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N5
dffeas \temp_load_counter[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[3] .is_wysiwyg = "true";
defparam \temp_load_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N12
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( temp_load_counter[4] ) + ( GND ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( temp_load_counter[4] ) + ( GND ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N48
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Add3~29_sumout  & ( ((!\temp_state.0000~q  & temp_load_counter[4])) # (\temp_state.0010~q ) ) ) # ( !\Add3~29_sumout  & ( (!\temp_state.0000~q  & temp_load_counter[4]) ) )

	.dataa(gnd),
	.datab(!\temp_state.0010~q ),
	.datac(!\temp_state.0000~q ),
	.datad(!temp_load_counter[4]),
	.datae(gnd),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h00F000F033F333F3;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N50
dffeas \temp_load_counter[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[4] .is_wysiwyg = "true";
defparam \temp_load_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N15
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( temp_load_counter[5] ) + ( GND ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( temp_load_counter[5] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y74_N57
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \temp_state.0010~DUPLICATE_q  & ( ((!\temp_state.0000~q  & temp_load_counter[5])) # (\Add3~25_sumout ) ) ) # ( !\temp_state.0010~DUPLICATE_q  & ( (!\temp_state.0000~q  & temp_load_counter[5]) ) )

	.dataa(gnd),
	.datab(!\temp_state.0000~q ),
	.datac(!\Add3~25_sumout ),
	.datad(!temp_load_counter[5]),
	.datae(gnd),
	.dataf(!\temp_state.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N59
dffeas \temp_load_counter[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[5] .is_wysiwyg = "true";
defparam \temp_load_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N36
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( temp_load_counter[3] & ( temp_load_counter[4] & ( (temp_load_counter[1] & (temp_load_counter[2] & temp_load_counter[5])) ) ) )

	.dataa(gnd),
	.datab(!temp_load_counter[1]),
	.datac(!temp_load_counter[2]),
	.datad(!temp_load_counter[5]),
	.datae(!temp_load_counter[3]),
	.dataf(!temp_load_counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000003;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N18
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( temp_load_counter[6] ) + ( GND ) + ( \Add3~26  ))
// \Add3~2  = CARRY(( temp_load_counter[6] ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!temp_load_counter[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N12
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( temp_load_counter[6] & ( \Add3~1_sumout  & ( (!\temp_state.0000~q ) # (\temp_state.0010~DUPLICATE_q ) ) ) ) # ( !temp_load_counter[6] & ( \Add3~1_sumout  & ( \temp_state.0010~DUPLICATE_q  ) ) ) # ( temp_load_counter[6] & ( 
// !\Add3~1_sumout  & ( !\temp_state.0000~q  ) ) )

	.dataa(!\temp_state.0000~q ),
	.datab(gnd),
	.datac(!\temp_state.0010~DUPLICATE_q ),
	.datad(gnd),
	.datae(!temp_load_counter[6]),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N50
dffeas \temp_load_counter[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[6] .is_wysiwyg = "true";
defparam \temp_load_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N18
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \temp_state.0000~q  & ( \temp_state.0010~q  & ( (!\Equal2~0_combout ) # ((!\Equal2~1_combout ) # (!temp_load_counter[6])) ) ) ) # ( !\temp_state.0000~q  & ( \temp_state.0010~q  & ( (!\Equal2~0_combout ) # ((!\Equal2~1_combout ) # 
// (!temp_load_counter[6])) ) ) ) # ( \temp_state.0000~q  & ( !\temp_state.0010~q  ) ) # ( !\temp_state.0000~q  & ( !\temp_state.0010~q  & ( \vga_ctrl_0|oFIFO_LOAD_REQ~q  ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_REQ~q ),
	.datac(!\Equal2~1_combout ),
	.datad(!temp_load_counter[6]),
	.datae(!\temp_state.0000~q ),
	.dataf(!\temp_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h3333FFFFFFFAFFFA;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y74_N19
dffeas \temp_state.0000 (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp_state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \temp_state.0000 .is_wysiwyg = "true";
defparam \temp_state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N21
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( temp_load_counter[7] ) + ( GND ) + ( \Add3~2  ))
// \Add3~22  = CARRY(( temp_load_counter[7] ) + ( GND ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N45
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \temp_state.0010~q  & ( ((temp_load_counter[7] & !\temp_state.0000~q )) # (\Add3~21_sumout ) ) ) # ( !\temp_state.0010~q  & ( (temp_load_counter[7] & !\temp_state.0000~q ) ) )

	.dataa(gnd),
	.datab(!temp_load_counter[7]),
	.datac(!\temp_state.0000~q ),
	.datad(!\Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\temp_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h3030303030FF30FF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N47
dffeas \temp_load_counter[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[7] .is_wysiwyg = "true";
defparam \temp_load_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N24
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( temp_load_counter[8] ) + ( GND ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( temp_load_counter[8] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!temp_load_counter[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N39
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Add3~17_sumout  & ( ((!\temp_state.0000~q  & temp_load_counter[8])) # (\temp_state.0010~q ) ) ) # ( !\Add3~17_sumout  & ( (!\temp_state.0000~q  & temp_load_counter[8]) ) )

	.dataa(gnd),
	.datab(!\temp_state.0000~q ),
	.datac(!\temp_state.0010~q ),
	.datad(!temp_load_counter[8]),
	.datae(gnd),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N41
dffeas \temp_load_counter[8] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[8] .is_wysiwyg = "true";
defparam \temp_load_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N27
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( temp_load_counter[9] ) + ( GND ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( temp_load_counter[9] ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N57
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \temp_state.0000~q  & ( (\temp_state.0010~q  & \Add3~13_sumout ) ) ) # ( !\temp_state.0000~q  & ( ((\temp_state.0010~q  & \Add3~13_sumout )) # (temp_load_counter[9]) ) )

	.dataa(gnd),
	.datab(!\temp_state.0010~q ),
	.datac(!\Add3~13_sumout ),
	.datad(!temp_load_counter[9]),
	.datae(gnd),
	.dataf(!\temp_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h03FF03FF03030303;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N59
dffeas \temp_load_counter[9] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[9] .is_wysiwyg = "true";
defparam \temp_load_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N30
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( temp_load_counter[10] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_load_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N54
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add3~9_sumout  & ( ((!\temp_state.0000~q  & temp_load_counter[10])) # (\temp_state.0010~q ) ) ) # ( !\Add3~9_sumout  & ( (!\temp_state.0000~q  & temp_load_counter[10]) ) )

	.dataa(!\temp_state.0000~q ),
	.datab(!\temp_state.0010~q ),
	.datac(gnd),
	.datad(!temp_load_counter[10]),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y75_N56
dffeas \temp_load_counter[10] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_load_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_load_counter[10] .is_wysiwyg = "true";
defparam \temp_load_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y75_N42
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !temp_load_counter[8] & ( (temp_load_counter[10] & (temp_load_counter[7] & (temp_load_counter[0] & !temp_load_counter[9]))) ) )

	.dataa(!temp_load_counter[10]),
	.datab(!temp_load_counter[7]),
	.datac(!temp_load_counter[0]),
	.datad(!temp_load_counter[9]),
	.datae(gnd),
	.dataf(!temp_load_counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0100010000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y75_N57
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\temp_state.0010~q  & \vga_ctrl_0|oFIFO_LOAD_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\temp_state.0010~q ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_REQ~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y75_N58
dffeas \temp_state.0001 (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \temp_state.0001 .is_wysiwyg = "true";
defparam \temp_state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N6
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \temp_state.0010~q  & ( \Equal2~1_combout  & ( (!\Equal2~0_combout ) # (!temp_load_counter[6]) ) ) ) # ( !\temp_state.0010~q  & ( \Equal2~1_combout  & ( (!\vga_ctrl_0|oFIFO_LOAD_REQ~q  & \temp_state.0001~q ) ) ) ) # ( 
// \temp_state.0010~q  & ( !\Equal2~1_combout  ) ) # ( !\temp_state.0010~q  & ( !\Equal2~1_combout  & ( (!\vga_ctrl_0|oFIFO_LOAD_REQ~q  & \temp_state.0001~q ) ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_REQ~q ),
	.datac(!\temp_state.0001~q ),
	.datad(!temp_load_counter[6]),
	.datae(!\temp_state.0010~q ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0C0CFFFF0C0CFFAA;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y74_N8
dffeas \temp_state.0010~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp_state.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \temp_state.0010~DUPLICATE .is_wysiwyg = "true";
defparam \temp_state.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y73_N23
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y73_N1
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N38
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N30
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// ((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) # 
// (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N31
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y73_N46
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N41
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N51
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0] & \temp_state.0010~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.datad(!\temp_state.0010~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h000F000F000F000F;
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N56
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( ((!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ) # 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h2020DFDF0000FFFF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N55
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N51
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \temp_state.0010~q  & ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0] & 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datae(!\temp_state.0010~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000100000000000;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # 
// (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0004FFFB0000FFFF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N2
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N42
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h03FC03FC03FC03FC;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N43
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N45
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N47
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y72_N8
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// ((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( (\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 
// )) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h1100EEFF0000FFFF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N7
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N3
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N5
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000008000000000;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N49
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N12
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N14
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y72_N46
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N45
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N50
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N33
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) ) ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0000FFFF4444BBBB;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N35
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// ((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) ) ) ) # ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(gnd),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h0000FFFF0808F7F7;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N25
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( ((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ) # 
// ((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & (\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h0200FDFF0000FFFF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N7
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N18
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 
//  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N19
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) # ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q )) # (\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & (\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .lut_mask = 64'h0800F7FF0000FFFF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N55
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y72_N59
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999666699996666;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N55
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N9
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # 
// (!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ))) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h05FA05FA00FF00FF;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N10
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N16
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N40
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N20
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N53
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N22
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N2
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N44
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N23
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N14
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N7
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y73_N4
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N25
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N45
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ( 
// (\vf0|dcfifo_component|auto_generated|rdptr_g [3] & (\vf0|dcfifo_component|auto_generated|rdptr_g [2] & (!\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q  $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ( (\vf0|dcfifo_component|auto_generated|rdptr_g [3] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q  $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g [3] & (\vf0|dcfifo_component|auto_generated|rdptr_g [2] & (!\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q  $ 
// (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [3] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [2] & (!\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q  $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datae(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.dataf(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8040080420100201;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N29
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N27
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(gnd),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N28
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N14
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N12
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h00FF00FF50AF50AF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N13
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// ((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # ((\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) # 
// (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N50
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 
// ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N9
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N10
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N35
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N57
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N58
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y72_N1
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N59
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N23
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]

	.dataa(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N50
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N49
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N42
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N43
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N58
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N38
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N14
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N31
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N46
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N31
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N27
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|delayed_wrptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N29
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N53
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N30
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [8] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & ( 
// (\vf0|dcfifo_component|auto_generated|rdptr_g [9] & (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [6] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) ) # 
// ( !\vf0|dcfifo_component|auto_generated|rdptr_g [8] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & ( (\vf0|dcfifo_component|auto_generated|rdptr_g [9] & (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [6] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g [8] & ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] 
// & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g [9] & (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [6] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) 
// ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g [8] & ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g [9] & (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [6] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h8200008241000041;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N20
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y74_N23
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N29
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N26
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N45
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( !\vf0|dcfifo_component|auto_generated|rdptr_g [1] ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( \vf0|dcfifo_component|auto_generated|rdptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N49
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N42
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N43
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y72_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y72_N25
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N28
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N36
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N37
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N26
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N21
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|delayed_wrptr_g [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N22
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N36
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N38
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N25
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N12
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N14
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N39
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|delayed_wrptr_g [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N41
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N2
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N33
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N34
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y73_N47
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y73_N19
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N35
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N9
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ( 
// (\vf0|dcfifo_component|auto_generated|rdptr_g [7] & (\vf0|dcfifo_component|auto_generated|rdptr_g [4] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [5] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g [7] & (\vf0|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [5] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ( (\vf0|dcfifo_component|auto_generated|rdptr_g [7] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [4] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [7] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [4] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [5] $ (\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datae(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.dataf(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8008400420021001;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & 
// (\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & (\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) 
// ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0000000001000100;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y77_N6
cyclonev_lcell_comb \vga_ctrl_0|always0~0 (
// Equation(s):
// \vga_ctrl_0|always0~0_combout  = ( \vga_ctrl_0|H_Cont [8] & ( \vga_ctrl_0|LessThan7~1_combout  & ( (\vga_ctrl_0|LessThan1~0_combout  & \vga_ctrl_0|H_Cont [7]) ) ) ) # ( \vga_ctrl_0|H_Cont [8] & ( !\vga_ctrl_0|LessThan7~1_combout  & ( \vga_ctrl_0|H_Cont 
// [7] ) ) )

	.dataa(!\vga_ctrl_0|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\vga_ctrl_0|H_Cont [7]),
	.datad(gnd),
	.datae(!\vga_ctrl_0|H_Cont [8]),
	.dataf(!\vga_ctrl_0|LessThan7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always0~0 .extended_lut = "off";
defparam \vga_ctrl_0|always0~0 .lut_mask = 64'h00000F0F00000505;
defparam \vga_ctrl_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N24
cyclonev_lcell_comb \vga_ctrl_0|always2~0 (
// Equation(s):
// \vga_ctrl_0|always2~0_combout  = ( \vga_ctrl_0|LessThan2~0_combout  & ( (!\vga_ctrl_0|V_Cont [11] & (!\vga_ctrl_0|V_Cont [12] & !\vga_ctrl_0|V_Cont [10])) ) ) # ( !\vga_ctrl_0|LessThan2~0_combout  & ( (!\vga_ctrl_0|V_Cont [11] & (!\vga_ctrl_0|V_Cont [12] 
// & (!\vga_ctrl_0|LessThan4~0_combout  $ (\vga_ctrl_0|V_Cont [10])))) ) )

	.dataa(!\vga_ctrl_0|V_Cont [11]),
	.datab(!\vga_ctrl_0|V_Cont [12]),
	.datac(!\vga_ctrl_0|LessThan4~0_combout ),
	.datad(!\vga_ctrl_0|V_Cont [10]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always2~0 .extended_lut = "off";
defparam \vga_ctrl_0|always2~0 .lut_mask = 64'h8008800888008800;
defparam \vga_ctrl_0|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y77_N24
cyclonev_lcell_comb \vga_ctrl_0|always0~1 (
// Equation(s):
// \vga_ctrl_0|always0~1_combout  = ( !\vga_ctrl_0|LessThan1~1_combout  & ( \vga_ctrl_0|always2~0_combout  & ( ((\vga_ctrl_0|H_Cont [9]) # (\vga_ctrl_0|always0~0_combout )) # (\vga_ctrl_0|H_Cont [10]) ) ) )

	.dataa(!\vga_ctrl_0|H_Cont [10]),
	.datab(!\vga_ctrl_0|always0~0_combout ),
	.datac(!\vga_ctrl_0|H_Cont [9]),
	.datad(gnd),
	.datae(!\vga_ctrl_0|LessThan1~1_combout ),
	.dataf(!\vga_ctrl_0|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always0~1 .extended_lut = "off";
defparam \vga_ctrl_0|always0~1 .lut_mask = 64'h000000007F7F0000;
defparam \vga_ctrl_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y77_N25
dffeas \vga_ctrl_0|oFIFO_REQ (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|always0~1_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_REQ .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N33
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \vga_ctrl_0|oFIFO_REQ~q  & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.dataf(!\vga_ctrl_0|oFIFO_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000008000000;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N15
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) # 
// ((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h04FB04FB00FF00FF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N17
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N30
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000000000800000;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N30
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  & 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N31
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N3
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h00FF00FF0AF50AF5;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N4
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// ((((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h00FF00FF08F708F7;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N2
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N59
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N7
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ ((((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ) # 
// (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 64'h20DF20DF00FF00FF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N8
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N47
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N21
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N22
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N5
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [10]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N39
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \vf0|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(!\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N40
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N41
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N44
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N4
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N40
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N3
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|delayed_wrptr_g [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N4
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N52
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N2
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N36
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \vf0|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N37
dffeas \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y73_N17
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N18
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout  = \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y73_N20
dffeas \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N15
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ( 
// (\vf0|dcfifo_component|auto_generated|rdptr_g [11] & (\vf0|dcfifo_component|auto_generated|rdptr_g [12] & (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ (\vf0|dcfifo_component|auto_generated|rdptr_g [10])))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ( (\vf0|dcfifo_component|auto_generated|rdptr_g [11] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [12] & 
// (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ (\vf0|dcfifo_component|auto_generated|rdptr_g [10])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ( 
// !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g [11] & (\vf0|dcfifo_component|auto_generated|rdptr_g [12] & (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ 
// (\vf0|dcfifo_component|auto_generated|rdptr_g [10])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ( !\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g [11] & (!\vf0|dcfifo_component|auto_generated|rdptr_g [12] & (!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ (\vf0|dcfifo_component|auto_generated|rdptr_g [10])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g [10]),
	.datae(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.dataf(!\vf0|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8008200240041001;
defparam \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N39
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// (\vga_ctrl_0|oFIFO_REQ~q  & ((!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \vga_ctrl_0|oFIFO_REQ~q  ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \vga_ctrl_0|oFIFO_REQ~q  ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \vga_ctrl_0|oFIFO_REQ~q  ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(!\vga_ctrl_0|oFIFO_REQ~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h3333333333333233;
defparam \vf0|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # ((!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  
// & !\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0000FFFF0500FAFF;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N2
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  
// $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N50
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y73_N18
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  
// $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))) ) ) ) # ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N26
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N55
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999966666666;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N55
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N48
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( (!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # 
// (!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) # ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( (\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datae(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0055FFAA0055FFAA;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N49
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N21
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))) ) ) # ( !\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h00FF00FFA05FA05F;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y73_N22
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y73_N16
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N54
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N55
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N5
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N57
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N59
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N21
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N23
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N39
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N41
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N2
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N13
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N26
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N33
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( 
// (\vf0|dcfifo_component|auto_generated|wrptr_g [8] & (\vf0|dcfifo_component|auto_generated|wrptr_g [6] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [9] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g [8] & (\vf0|dcfifo_component|auto_generated|wrptr_g [6] & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [9] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( 
// !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (\vf0|dcfifo_component|auto_generated|wrptr_g [8] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [6] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [8] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [6] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [9] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datae(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.dataf(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h8020401008020401;
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N47
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N33
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N35
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y73_N37
dffeas \vf0|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(\vga_ctrl_0|oFIFO_CLEAR~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y73_N7
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N50
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N38
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N57
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N59
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N24
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( \vf0|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [3] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [0] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # 
// (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (\vf0|dcfifo_component|auto_generated|wrptr_g [3] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [0] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) ) # 
// ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( !\vf0|dcfifo_component|auto_generated|wrptr_g [2] & ( (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [0] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (\vf0|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [0] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g [3]),
	.datae(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8241000000008241;
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N6
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N8
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N9
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [12]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N11
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N30
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|rdptr_g [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N32
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N39
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N41
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N52
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N44
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N12
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \vf0|dcfifo_component|auto_generated|wrptr_g [10] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11] & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [11] & (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [12] $ (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12])))) ) 
// ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g [10] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11] & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g [11] & (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [10] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [12] $ (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|wrptr_g [10] & ( 
// !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11] & ( (\vf0|dcfifo_component|auto_generated|wrptr_g [11] & (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [12] $ 
// (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g [10] & ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11] & ( 
// (\vf0|dcfifo_component|auto_generated|wrptr_g [11] & (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [12] $ (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12])))) ) 
// ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g [12]),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12]),
	.datac(!\vf0|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g [10]),
	.dataf(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0600000660000060;
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N25
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N15
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N17
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N58
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N56
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N44
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N27
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout  = \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N28
dffeas \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N45
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( 
// (\vf0|dcfifo_component|auto_generated|wrptr_g [4] & (\vf0|dcfifo_component|auto_generated|wrptr_g [5] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [7] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) ) ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (!\vf0|dcfifo_component|auto_generated|wrptr_g [4] & (\vf0|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [7] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) ) ) ) # ( \vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & ( 
// !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (\vf0|dcfifo_component|auto_generated|wrptr_g [4] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [5] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & ( !\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( 
// (!\vf0|dcfifo_component|auto_generated|wrptr_g [4] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [5] & (!\vf0|dcfifo_component|auto_generated|wrptr_g [7] $ (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g [5]),
	.datae(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.dataf(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8200410000820041;
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N18
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ( \vf0|dcfifo_component|auto_generated|wrptr_g [1] & ( \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// (\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & (\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g [1] & ( \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// (!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & (\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) )

	.dataa(!\vf0|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\vf0|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0000000000020001;
defparam \vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N0
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( !\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0] & \temp_state.0010~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.datac(!\temp_state.0010~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h0303030300000000;
defparam \vf0|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N30
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \SW[3]~input_o  ) + ( \SW[2]~input_o  ) + ( !VCC ))
// \Add2~18  = CARRY(( \SW[3]~input_o  ) + ( \SW[2]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N33
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \SW[4]~input_o  ) + ( GND ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \SW[4]~input_o  ) + ( GND ) + ( \Add2~18  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N36
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \SW[5]~input_o  ) + ( VCC ) + ( \Add2~14  ))
// \Add2~30  = CARRY(( \SW[5]~input_o  ) + ( VCC ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000000000003333;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N39
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \SW[6]~input_o  ) + ( VCC ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( \SW[6]~input_o  ) + ( VCC ) + ( \Add2~30  ))

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000000000005555;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N42
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \SW[7]~input_o  ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( \SW[7]~input_o  ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N45
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \SW[8]~input_o  ) + ( GND ) + ( \Add2~22  ))
// \Add2~10  = CARRY(( \SW[8]~input_o  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N19
dffeas \vga_ctrl_0|V_Cont[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N0
cyclonev_lcell_comb \vga_ctrl_0|Add1~25 (
// Equation(s):
// \vga_ctrl_0|Add1~25_sumout  = SUM(( \vga_ctrl_0|V_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl_0|Add1~26  = CARRY(( \vga_ctrl_0|V_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~25_sumout ),
	.cout(\vga_ctrl_0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~25 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N3
cyclonev_lcell_comb \vga_ctrl_0|Add1~29 (
// Equation(s):
// \vga_ctrl_0|Add1~29_sumout  = SUM(( \vga_ctrl_0|V_Cont [1] ) + ( VCC ) + ( \vga_ctrl_0|Add1~26  ))
// \vga_ctrl_0|Add1~30  = CARRY(( \vga_ctrl_0|V_Cont [1] ) + ( VCC ) + ( \vga_ctrl_0|Add1~26  ))

	.dataa(!\vga_ctrl_0|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~29_sumout ),
	.cout(\vga_ctrl_0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~29 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \vga_ctrl_0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N6
cyclonev_lcell_comb \vga_ctrl_0|Add1~37 (
// Equation(s):
// \vga_ctrl_0|Add1~37_sumout  = SUM(( \vga_ctrl_0|V_Cont [2] ) + ( VCC ) + ( \vga_ctrl_0|Add1~30  ))
// \vga_ctrl_0|Add1~38  = CARRY(( \vga_ctrl_0|V_Cont [2] ) + ( VCC ) + ( \vga_ctrl_0|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~37_sumout ),
	.cout(\vga_ctrl_0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~37 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N9
cyclonev_lcell_comb \vga_ctrl_0|Add1~33 (
// Equation(s):
// \vga_ctrl_0|Add1~33_sumout  = SUM(( \vga_ctrl_0|V_Cont [3] ) + ( GND ) + ( \vga_ctrl_0|Add1~38  ))
// \vga_ctrl_0|Add1~34  = CARRY(( \vga_ctrl_0|V_Cont [3] ) + ( GND ) + ( \vga_ctrl_0|Add1~38  ))

	.dataa(!\vga_ctrl_0|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~33_sumout ),
	.cout(\vga_ctrl_0|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~33 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N12
cyclonev_lcell_comb \vga_ctrl_0|Add1~21 (
// Equation(s):
// \vga_ctrl_0|Add1~21_sumout  = SUM(( \vga_ctrl_0|V_Cont [4] ) + ( VCC ) + ( \vga_ctrl_0|Add1~34  ))
// \vga_ctrl_0|Add1~22  = CARRY(( \vga_ctrl_0|V_Cont [4] ) + ( VCC ) + ( \vga_ctrl_0|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~21_sumout ),
	.cout(\vga_ctrl_0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~21 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N15
cyclonev_lcell_comb \vga_ctrl_0|Add1~17 (
// Equation(s):
// \vga_ctrl_0|Add1~17_sumout  = SUM(( \vga_ctrl_0|V_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add1~22  ))
// \vga_ctrl_0|Add1~18  = CARRY(( \vga_ctrl_0|V_Cont [5] ) + ( GND ) + ( \vga_ctrl_0|Add1~22  ))

	.dataa(!\vga_ctrl_0|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~17_sumout ),
	.cout(\vga_ctrl_0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~17 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ctrl_0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N18
cyclonev_lcell_comb \vga_ctrl_0|Add1~13 (
// Equation(s):
// \vga_ctrl_0|Add1~13_sumout  = SUM(( \vga_ctrl_0|V_Cont [6] ) + ( VCC ) + ( \vga_ctrl_0|Add1~18  ))
// \vga_ctrl_0|Add1~14  = CARRY(( \vga_ctrl_0|V_Cont [6] ) + ( VCC ) + ( \vga_ctrl_0|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|V_Cont [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~13_sumout ),
	.cout(\vga_ctrl_0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~13 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \vga_ctrl_0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N21
cyclonev_lcell_comb \vga_ctrl_0|Add1~9 (
// Equation(s):
// \vga_ctrl_0|Add1~9_sumout  = SUM(( \vga_ctrl_0|V_Cont [7] ) + ( VCC ) + ( \vga_ctrl_0|Add1~14  ))
// \vga_ctrl_0|Add1~10  = CARRY(( \vga_ctrl_0|V_Cont [7] ) + ( VCC ) + ( \vga_ctrl_0|Add1~14  ))

	.dataa(!\vga_ctrl_0|V_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~9_sumout ),
	.cout(\vga_ctrl_0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~9 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \vga_ctrl_0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N24
cyclonev_lcell_comb \vga_ctrl_0|Add1~41 (
// Equation(s):
// \vga_ctrl_0|Add1~41_sumout  = SUM(( \vga_ctrl_0|V_Cont [8] ) + ( VCC ) + ( \vga_ctrl_0|Add1~10  ))
// \vga_ctrl_0|Add1~42  = CARRY(( \vga_ctrl_0|V_Cont [8] ) + ( VCC ) + ( \vga_ctrl_0|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|V_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~41_sumout ),
	.cout(\vga_ctrl_0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~41 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ctrl_0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N26
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[8] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[8] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N27
cyclonev_lcell_comb \temp_mem_data[7]~2 (
// Equation(s):
// \temp_mem_data[7]~2_combout  = (\Add2~9_sumout  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [8])

	.dataa(!\Add2~9_sumout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_VLINE [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_mem_data[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_mem_data[7]~2 .extended_lut = "off";
defparam \temp_mem_data[7]~2 .lut_mask = 64'h4444444444444444;
defparam \temp_mem_data[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N48
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \SW[9]~input_o  ) + ( GND ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( \SW[9]~input_o  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N22
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y74_N16
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y74_N19
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N48
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [5] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (\Add2~21_sumout  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [7]) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [5] & ( 
// \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (!\Add2~21_sumout  & (\Add2~29_sumout  & (\Add2~25_sumout  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [7]))) # (\Add2~21_sumout  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]) # ((\Add2~29_sumout  & \Add2~25_sumout )))) ) ) ) 
// # ( \vga_ctrl_0|oFIFO_LOAD_VLINE [5] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (!\Add2~25_sumout  & (\Add2~21_sumout  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [7])) # (\Add2~25_sumout  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]) # (\Add2~21_sumout ))) ) ) ) 
// # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [5] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (!\Add2~21_sumout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [7] & ((\Add2~25_sumout ) # (\Add2~29_sumout )))) # (\Add2~21_sumout  & (((!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]) # 
// (\Add2~25_sumout )) # (\Add2~29_sumout ))) ) ) )

	.dataa(!\Add2~29_sumout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add2~21_sumout ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]),
	.datae(!\vga_ctrl_0|oFIFO_LOAD_VLINE [5]),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h7F073F031F010F00;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N17
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y74_N20
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N36
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \Add2~25_sumout  & ( \vga_ctrl_0|oFIFO_LOAD_VLINE [6] & ( (!\Add2~29_sumout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & (!\Add2~21_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [7])))) # (\Add2~29_sumout  & 
// (\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & (!\Add2~21_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [7])))) ) ) ) # ( !\Add2~25_sumout  & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [6] & ( (!\Add2~29_sumout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & 
// (!\Add2~21_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [7])))) # (\Add2~29_sumout  & (\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & (!\Add2~21_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [7])))) ) ) )

	.dataa(!\Add2~29_sumout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ),
	.datac(!\Add2~21_sumout ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]),
	.datae(!\Add2~25_sumout ),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h9009000000009009;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N11
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y74_N14
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y74_N41
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|Add1~25_sumout ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y74_N58
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|Add1~29_sumout ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y74_N7
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N42
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( (\SW[1]~input_o  & (!\SW[2]~input_o  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & \SW[0]~input_o ))) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( 
// \vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( (!\SW[2]~input_o  & (((!\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & \SW[0]~input_o )) # (\SW[1]~input_o ))) ) ) ) # ( \vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( (!\SW[2]~input_o ) # 
// ((\SW[1]~input_o  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & \SW[0]~input_o ))) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( ((!\SW[2]~input_o ) # ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & \SW[0]~input_o ))) # 
// (\SW[1]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [0]),
	.datad(!\SW[0]~input_o ),
	.datae(!\vga_ctrl_0|oFIFO_LOAD_VLINE [1]),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hDDFDCCDC44C40040;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N12
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \LessThan1~0_combout  & ( (!\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [3]) # ((\Add2~13_sumout ) # (\Add2~17_sumout )))) # (\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & (\Add2~13_sumout  & 
// ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [3]) # (\Add2~17_sumout )))) ) ) # ( !\LessThan1~0_combout  & ( (!\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & (((!\vga_ctrl_0|oFIFO_LOAD_VLINE [3] & \Add2~17_sumout )) # (\Add2~13_sumout ))) # (\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & 
// (!\vga_ctrl_0|oFIFO_LOAD_VLINE [3] & (\Add2~17_sumout  & \Add2~13_sumout ))) ) )

	.dataa(!\vga_ctrl_0|oFIFO_LOAD_VLINE [3]),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_VLINE [4]),
	.datac(!\Add2~17_sumout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h08CE08CE8CEF8CEF;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N24
cyclonev_lcell_comb \temp_mem_data[7]~3 (
// Equation(s):
// \temp_mem_data[7]~3_combout  = ( \LessThan1~1_combout  & ( (!\LessThan1~3_combout  & (\LessThan1~2_combout  & (!\Add2~9_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [8])))) # (\LessThan1~3_combout  & (!\Add2~9_sumout  $ ((\vga_ctrl_0|oFIFO_LOAD_VLINE [8])))) ) 
// ) # ( !\LessThan1~1_combout  & ( (\LessThan1~3_combout  & (!\Add2~9_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [8]))) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_VLINE [8]),
	.datac(!\LessThan1~3_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_mem_data[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_mem_data[7]~3 .extended_lut = "off";
defparam \temp_mem_data[7]~3 .lut_mask = 64'h0909090909990999;
defparam \temp_mem_data[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y74_N28
dffeas \vga_ctrl_0|V_Cont[9] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan4~2_combout ),
	.sload(gnd),
	.ena(\vga_ctrl_0|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|V_Cont[9] .is_wysiwyg = "true";
defparam \vga_ctrl_0|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N27
cyclonev_lcell_comb \vga_ctrl_0|Add1~1 (
// Equation(s):
// \vga_ctrl_0|Add1~1_sumout  = SUM(( \vga_ctrl_0|V_Cont [9] ) + ( VCC ) + ( \vga_ctrl_0|Add1~42  ))
// \vga_ctrl_0|Add1~2  = CARRY(( \vga_ctrl_0|V_Cont [9] ) + ( VCC ) + ( \vga_ctrl_0|Add1~42  ))

	.dataa(!\vga_ctrl_0|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~1_sumout ),
	.cout(\vga_ctrl_0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~1 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \vga_ctrl_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N28
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N51
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( GND ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000000;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N29
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[9] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[9] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N30
cyclonev_lcell_comb \vga_ctrl_0|Add1~5 (
// Equation(s):
// \vga_ctrl_0|Add1~5_sumout  = SUM(( \vga_ctrl_0|V_Cont [10] ) + ( VCC ) + ( \vga_ctrl_0|Add1~2  ))

	.dataa(gnd),
	.datab(!\vga_ctrl_0|V_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl_0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl_0|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|Add1~5 .extended_lut = "off";
defparam \vga_ctrl_0|Add1~5 .lut_mask = 64'h0000000000003333;
defparam \vga_ctrl_0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N32
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[10] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[10] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N42
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & ( (!\SW[9]~input_o  & (\SW[8]~input_o  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [8] & !\vga_ctrl_0|oFIFO_LOAD_VLINE [9]))) # (\SW[9]~input_o  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [9]) # ((\SW[8]~input_o 
//  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [8])))) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [8]),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE [9]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h7310731000000000;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N45
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [8] & ( (\SW[8]~input_o  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & (!\SW[9]~input_o  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [9])))) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [8] & ( (!\SW[8]~input_o  & 
// (!\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & (!\SW[9]~input_o  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [9])))) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [10]),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE [9]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h8020802040104010;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N51
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [6] & ( (!\vga_ctrl_0|oFIFO_LOAD_VLINE [7] & \SW[7]~input_o ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [6] & ( (!\SW[6]~input_o  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [7] & \SW[7]~input_o )) # (\SW[6]~input_o 
//  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]) # (\SW[7]~input_o ))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h50F550F500F000F0;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N15
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [7] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (\SW[6]~input_o  & \SW[7]~input_o ) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [7] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( 
// (\SW[6]~input_o  & !\SW[7]~input_o ) ) ) ) # ( \vga_ctrl_0|oFIFO_LOAD_VLINE [7] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (!\SW[6]~input_o  & \SW[7]~input_o ) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [7] & ( 
// !\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q  & ( (!\SW[6]~input_o  & !\SW[7]~input_o ) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(!\vga_ctrl_0|oFIFO_LOAD_VLINE [7]),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hA0A00A0A50500505;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N54
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \LessThan0~0_combout  & ( \SW[4]~input_o  & ( (!\LessThan0~7_combout  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & (!\SW[5]~input_o  & \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q )) # (\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & 
// ((!\SW[5]~input_o ) # (\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ))))) ) ) ) # ( !\LessThan0~0_combout  & ( \SW[4]~input_o  & ( !\LessThan0~7_combout  ) ) ) # ( \LessThan0~0_combout  & ( !\SW[4]~input_o  & ( (!\LessThan0~7_combout  & ((!\SW[5]~input_o ) 
// # (\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ))) ) ) ) # ( !\LessThan0~0_combout  & ( !\SW[4]~input_o  & ( !\LessThan0~7_combout  ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!\vga_ctrl_0|oFIFO_LOAD_VLINE [4]),
	.datac(!\SW[5]~input_o ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'hAAAAA0AAAAAA20A2;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N54
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE [0] & ( \SW[1]~input_o  ) ) ) # ( \vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & ( (\SW[1]~input_o  & \SW[0]~input_o ) ) ) ) # ( 
// !\vga_ctrl_0|oFIFO_LOAD_VLINE [1] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [0] & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_ctrl_0|oFIFO_LOAD_VLINE [1]),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h7777111155550000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N15
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [4] & ( !\SW[4]~input_o  ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [4] & ( \SW[4]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N3
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( (\SW[3]~input_o  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [3]) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( (!\SW[2]~input_o  & (\SW[3]~input_o  & !\vga_ctrl_0|oFIFO_LOAD_VLINE [3])) # (\SW[2]~input_o 
//  & ((!\vga_ctrl_0|oFIFO_LOAD_VLINE [3]) # (\SW[3]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE [3]),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N48
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & ( !\SW[5]~input_o  ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q  & ( \SW[5]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y74_N10
dffeas \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|always1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N57
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q  & ( (\SW[2]~input_o  & \SW[3]~input_o ) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( \vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q  & ( 
// (!\SW[2]~input_o  & \SW[3]~input_o ) ) ) ) # ( \vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( !\vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q  & ( (\SW[2]~input_o  & !\SW[3]~input_o ) ) ) ) # ( !\vga_ctrl_0|oFIFO_LOAD_VLINE [2] & ( 
// !\vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q  & ( (!\SW[2]~input_o  & !\SW[3]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\vga_ctrl_0|oFIFO_LOAD_VLINE [2]),
	.dataf(!\vga_ctrl_0|oFIFO_LOAD_VLINE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hA0A050500A0A0505;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N18
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \LessThan0~0_combout  & ( \LessThan0~4_combout  & ( (!\LessThan0~2_combout  & (!\LessThan0~1_combout  & ((\LessThan0~5_combout ) # (\LessThan0~3_combout )))) ) ) ) # ( \LessThan0~0_combout  & ( !\LessThan0~4_combout  & ( 
// (!\LessThan0~2_combout  & (\LessThan0~5_combout  & !\LessThan0~1_combout )) ) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00000C0000004C00;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N36
cyclonev_lcell_comb \temp_mem_data[7]~0 (
// Equation(s):
// \temp_mem_data[7]~0_combout  = ( \LessThan0~8_combout  & ( \LessThan0~6_combout  & ( (!\LessThan0~10_combout  & (!\LessThan0~9_combout  & (!\Add2~5_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [10])))) ) ) ) # ( !\LessThan0~8_combout  & ( \LessThan0~6_combout  
// & ( (!\LessThan0~10_combout  & (!\LessThan0~9_combout  & (!\Add2~5_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [10])))) ) ) ) # ( \LessThan0~8_combout  & ( !\LessThan0~6_combout  & ( (!\LessThan0~10_combout  & (!\Add2~5_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE 
// [10]))) ) ) ) # ( !\LessThan0~8_combout  & ( !\LessThan0~6_combout  & ( (!\LessThan0~10_combout  & (!\LessThan0~9_combout  & (!\Add2~5_sumout  $ (\vga_ctrl_0|oFIFO_LOAD_VLINE [10])))) ) ) )

	.dataa(!\Add2~5_sumout ),
	.datab(!\LessThan0~10_combout ),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [10]),
	.datad(!\LessThan0~9_combout ),
	.datae(!\LessThan0~8_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_mem_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_mem_data[7]~0 .extended_lut = "off";
defparam \temp_mem_data[7]~0 .lut_mask = 64'h8400848484008400;
defparam \temp_mem_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N30
cyclonev_lcell_comb \temp_mem_data[7]~1 (
// Equation(s):
// \temp_mem_data[7]~1_combout  = ( \LessThan0~8_combout  & ( \LessThan0~6_combout  & ( (\Add2~5_sumout  & (!\LessThan0~10_combout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & !\LessThan0~9_combout ))) ) ) ) # ( !\LessThan0~8_combout  & ( \LessThan0~6_combout  & 
// ( (\Add2~5_sumout  & (!\LessThan0~10_combout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & !\LessThan0~9_combout ))) ) ) ) # ( \LessThan0~8_combout  & ( !\LessThan0~6_combout  & ( (\Add2~5_sumout  & (!\LessThan0~10_combout  & !\vga_ctrl_0|oFIFO_LOAD_VLINE 
// [10])) ) ) ) # ( !\LessThan0~8_combout  & ( !\LessThan0~6_combout  & ( (\Add2~5_sumout  & (!\LessThan0~10_combout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE [10] & !\LessThan0~9_combout ))) ) ) )

	.dataa(!\Add2~5_sumout ),
	.datab(!\LessThan0~10_combout ),
	.datac(!\vga_ctrl_0|oFIFO_LOAD_VLINE [10]),
	.datad(!\LessThan0~9_combout ),
	.datae(!\LessThan0~8_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_mem_data[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_mem_data[7]~1 .extended_lut = "off";
defparam \temp_mem_data[7]~1 .lut_mask = 64'h4000404040004000;
defparam \temp_mem_data[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N6
cyclonev_lcell_comb \temp_mem_data[7]~4 (
// Equation(s):
// \temp_mem_data[7]~4_combout  = ( \temp_mem_data[7]~0_combout  & ( \temp_mem_data[7]~1_combout  ) ) # ( !\temp_mem_data[7]~0_combout  & ( \temp_mem_data[7]~1_combout  ) ) # ( \temp_mem_data[7]~0_combout  & ( !\temp_mem_data[7]~1_combout  & ( 
// (!\Add2~1_sumout  & (!\vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE_q  & ((\temp_mem_data[7]~3_combout ) # (\temp_mem_data[7]~2_combout )))) # (\Add2~1_sumout  & (((!\vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE_q ) # (\temp_mem_data[7]~3_combout )) # 
// (\temp_mem_data[7]~2_combout ))) ) ) )

	.dataa(!\temp_mem_data[7]~2_combout ),
	.datab(!\Add2~1_sumout ),
	.datac(!\temp_mem_data[7]~3_combout ),
	.datad(!\vga_ctrl_0|oFIFO_LOAD_VLINE[9]~DUPLICATE_q ),
	.datae(!\temp_mem_data[7]~0_combout ),
	.dataf(!\temp_mem_data[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_mem_data[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_mem_data[7]~4 .extended_lut = "off";
defparam \temp_mem_data[7]~4 .lut_mask = 64'h00007F13FFFFFFFF;
defparam \temp_mem_data[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N23
dffeas \vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE (
	.clk(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\vf0|dcfifo_component|auto_generated|wraclr|dffe16a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N15
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ram_address_a[11] (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ram_address_a [11] = ( \vf0|dcfifo_component|auto_generated|wrptr_g [12] & ( !\vf0|dcfifo_component|auto_generated|wrptr_g [11] ) ) # ( !\vf0|dcfifo_component|auto_generated|wrptr_g [12] & ( 
// \vf0|dcfifo_component|auto_generated|wrptr_g [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|wrptr_g [11]),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|wrptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ram_address_a [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ram_address_a[11] .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ram_address_a[11] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vf0|dcfifo_component|auto_generated|ram_address_a[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N9
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N18
cyclonev_lcell_comb \vf0|dcfifo_component|auto_generated|ram_address_b[11] (
// Equation(s):
// \vf0|dcfifo_component|auto_generated|ram_address_b [11] = ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q  & ( !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  ) ) # ( 
// !\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q  & ( \vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vf0|dcfifo_component|auto_generated|ram_address_b [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|ram_address_b[11] .extended_lut = "off";
defparam \vf0|dcfifo_component|auto_generated|ram_address_b[11] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vf0|dcfifo_component|auto_generated|ram_address_b[11] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\vga_ctrl_0|oFIFO_CLEAR~q ),
	.nerror(vcc),
	.portadatain({\temp_mem_data[7]~4_combout ,\temp_mem_data[7]~4_combout }),
	.portaaddr({\vf0|dcfifo_component|auto_generated|ram_address_a [11],\vf0|dcfifo_component|auto_generated|wrptr_g [10],\vf0|dcfifo_component|auto_generated|wrptr_g [9],\vf0|dcfifo_component|auto_generated|wrptr_g [8],\vf0|dcfifo_component|auto_generated|wrptr_g [7],
\vf0|dcfifo_component|auto_generated|wrptr_g [6],\vf0|dcfifo_component|auto_generated|wrptr_g [5],\vf0|dcfifo_component|auto_generated|wrptr_g [4],\vf0|dcfifo_component|auto_generated|wrptr_g [3],\vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|wrptr_g [1],\vf0|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vf0|dcfifo_component|auto_generated|ram_address_b [11],\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "vga_fifo:vf0|dcfifo:dcfifo_component|dcfifo_d5q1:auto_generated|altsyncram_u5d1:fifo_ram|ALTSYNCRAM";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X18_Y77_N20
dffeas \vga_ctrl_0|H_Cont[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(\vga_ctrl_0|LessThan1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|H_Cont[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N42
cyclonev_lcell_comb \vga_ctrl_0|LessThan7~0 (
// Equation(s):
// \vga_ctrl_0|LessThan7~0_combout  = ( \vga_ctrl_0|H_Cont [5] & ( \vga_ctrl_0|H_Cont[7]~DUPLICATE_q  ) ) # ( !\vga_ctrl_0|H_Cont [5] & ( (\vga_ctrl_0|H_Cont[7]~DUPLICATE_q  & (((\vga_ctrl_0|H_Cont [3] & \vga_ctrl_0|H_Cont [4])) # (\vga_ctrl_0|H_Cont [6]))) 
// ) )

	.dataa(!\vga_ctrl_0|H_Cont [3]),
	.datab(!\vga_ctrl_0|H_Cont [4]),
	.datac(!\vga_ctrl_0|H_Cont [6]),
	.datad(!\vga_ctrl_0|H_Cont[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|H_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|LessThan7~0 .extended_lut = "off";
defparam \vga_ctrl_0|LessThan7~0 .lut_mask = 64'h001F001F00FF00FF;
defparam \vga_ctrl_0|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y77_N30
cyclonev_lcell_comb \vga_ctrl_0|always2~2 (
// Equation(s):
// \vga_ctrl_0|always2~2_combout  = ( \vga_ctrl_0|H_Cont [8] & ( \vga_ctrl_0|always2~0_combout  & ( (\vga_ctrl_0|always2~1_combout  & ((!\vga_ctrl_0|H_Cont [10] & ((\vga_ctrl_0|LessThan7~0_combout ) # (\vga_ctrl_0|H_Cont [9]))) # (\vga_ctrl_0|H_Cont [10] & 
// (!\vga_ctrl_0|H_Cont [9])))) ) ) ) # ( !\vga_ctrl_0|H_Cont [8] & ( \vga_ctrl_0|always2~0_combout  & ( (\vga_ctrl_0|always2~1_combout  & ((!\vga_ctrl_0|H_Cont [10] & (\vga_ctrl_0|H_Cont [9])) # (\vga_ctrl_0|H_Cont [10] & ((!\vga_ctrl_0|H_Cont [9]) # 
// (!\vga_ctrl_0|LessThan7~0_combout ))))) ) ) )

	.dataa(!\vga_ctrl_0|H_Cont [10]),
	.datab(!\vga_ctrl_0|always2~1_combout ),
	.datac(!\vga_ctrl_0|H_Cont [9]),
	.datad(!\vga_ctrl_0|LessThan7~0_combout ),
	.datae(!\vga_ctrl_0|H_Cont [8]),
	.dataf(!\vga_ctrl_0|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|always2~2 .extended_lut = "off";
defparam \vga_ctrl_0|always2~2 .lut_mask = 64'h0000000013121232;
defparam \vga_ctrl_0|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y76_N49
dffeas \vga_ctrl_0|mVGA_B[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y77_N52
dffeas \vga_ctrl_0|oVGA_B[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [0]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N34
dffeas \vga_ctrl_0|mVGA_B[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N1
dffeas \vga_ctrl_0|oVGA_B[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [1]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\vga_ctrl_0|oFIFO_CLEAR~q ),
	.nerror(vcc),
	.portadatain({\temp_mem_data[7]~4_combout ,\temp_mem_data[7]~4_combout }),
	.portaaddr({\vf0|dcfifo_component|auto_generated|ram_address_a [11],\vf0|dcfifo_component|auto_generated|wrptr_g [10],\vf0|dcfifo_component|auto_generated|wrptr_g [9],\vf0|dcfifo_component|auto_generated|wrptr_g [8],\vf0|dcfifo_component|auto_generated|wrptr_g [7],
\vf0|dcfifo_component|auto_generated|wrptr_g [6],\vf0|dcfifo_component|auto_generated|wrptr_g [5],\vf0|dcfifo_component|auto_generated|wrptr_g [4],\vf0|dcfifo_component|auto_generated|wrptr_g [3],\vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|wrptr_g [1],\vf0|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vf0|dcfifo_component|auto_generated|ram_address_b [11],\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "vga_fifo:vf0|dcfifo:dcfifo_component|dcfifo_d5q1:auto_generated|altsyncram_u5d1:fifo_ram|ALTSYNCRAM";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X16_Y75_N55
dffeas \vga_ctrl_0|mVGA_B[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N7
dffeas \vga_ctrl_0|oVGA_B[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [2]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N24
cyclonev_lcell_comb \vga_ctrl_0|mVGA_B[3]~feeder (
// Equation(s):
// \vga_ctrl_0|mVGA_B[3]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|mVGA_B[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[3]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|mVGA_B[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|mVGA_B[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y76_N25
dffeas \vga_ctrl_0|mVGA_B[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y75_N56
dffeas \vga_ctrl_0|oVGA_B[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [3]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\vga_ctrl_0|oFIFO_CLEAR~q ),
	.nerror(vcc),
	.portadatain({\temp_mem_data[7]~4_combout ,\temp_mem_data[7]~4_combout }),
	.portaaddr({\vf0|dcfifo_component|auto_generated|ram_address_a [11],\vf0|dcfifo_component|auto_generated|wrptr_g [10],\vf0|dcfifo_component|auto_generated|wrptr_g [9],\vf0|dcfifo_component|auto_generated|wrptr_g [8],\vf0|dcfifo_component|auto_generated|wrptr_g [7],
\vf0|dcfifo_component|auto_generated|wrptr_g [6],\vf0|dcfifo_component|auto_generated|wrptr_g [5],\vf0|dcfifo_component|auto_generated|wrptr_g [4],\vf0|dcfifo_component|auto_generated|wrptr_g [3],\vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|wrptr_g [1],\vf0|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vf0|dcfifo_component|auto_generated|ram_address_b [11],\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "vga_fifo:vf0|dcfifo:dcfifo_component|dcfifo_d5q1:auto_generated|altsyncram_u5d1:fifo_ram|ALTSYNCRAM";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X18_Y76_N22
dffeas \vga_ctrl_0|mVGA_B[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y77_N40
dffeas \vga_ctrl_0|oVGA_B[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [4]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N6
cyclonev_lcell_comb \vga_ctrl_0|mVGA_B[5]~feeder (
// Equation(s):
// \vga_ctrl_0|mVGA_B[5]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|mVGA_B[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[5]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|mVGA_B[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|mVGA_B[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y76_N7
dffeas \vga_ctrl_0|mVGA_B[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y76_N13
dffeas \vga_ctrl_0|oVGA_B[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [5]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(!\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vf0|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\vf0|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\vga_ctrl_0|oFIFO_CLEAR~q ),
	.nerror(vcc),
	.portadatain({\temp_mem_data[7]~4_combout ,\temp_mem_data[7]~4_combout }),
	.portaaddr({\vf0|dcfifo_component|auto_generated|ram_address_a [11],\vf0|dcfifo_component|auto_generated|wrptr_g [10],\vf0|dcfifo_component|auto_generated|wrptr_g [9],\vf0|dcfifo_component|auto_generated|wrptr_g [8],\vf0|dcfifo_component|auto_generated|wrptr_g [7],
\vf0|dcfifo_component|auto_generated|wrptr_g [6],\vf0|dcfifo_component|auto_generated|wrptr_g [5],\vf0|dcfifo_component|auto_generated|wrptr_g [4],\vf0|dcfifo_component|auto_generated|wrptr_g [3],\vf0|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|wrptr_g [1],\vf0|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vf0|dcfifo_component|auto_generated|ram_address_b [11],\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\vf0|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "vga_fifo:vf0|dcfifo:dcfifo_component|dcfifo_d5q1:auto_generated|altsyncram_u5d1:fifo_ram|ALTSYNCRAM";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 12;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 2;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 4095;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 4096;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 8;
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \vf0|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X18_Y75_N14
dffeas \vga_ctrl_0|mVGA_B[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N20
dffeas \vga_ctrl_0|oVGA_B[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [6]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N9
cyclonev_lcell_comb \vga_ctrl_0|mVGA_B[7]~feeder (
// Equation(s):
// \vga_ctrl_0|mVGA_B[7]~feeder_combout  = ( \vf0|dcfifo_component|auto_generated|fifo_ram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vf0|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|mVGA_B[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[7]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|mVGA_B[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|mVGA_B[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y76_N10
dffeas \vga_ctrl_0|mVGA_B[7]~DUPLICATE (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N22
dffeas \vga_ctrl_0|oVGA_B[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B[7]~DUPLICATE_q ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_B[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y74_N46
dffeas \vga_ctrl_0|mVGA_BLANK_N (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|always2~2_combout ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_BLANK_N .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N20
dffeas \vga_ctrl_0|oVGA_BLANK_N (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_BLANK_N~q ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_BLANK_N .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N29
dffeas \vga_ctrl_0|oVGA_G[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [0]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N3
cyclonev_lcell_comb \vga_ctrl_0|oVGA_G[1]~feeder (
// Equation(s):
// \vga_ctrl_0|oVGA_G[1]~feeder_combout  = ( \vga_ctrl_0|mVGA_B [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|mVGA_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oVGA_G[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[1]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|oVGA_G[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|oVGA_G[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y74_N4
dffeas \vga_ctrl_0|oVGA_G[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|oVGA_G[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y76_N4
dffeas \vga_ctrl_0|oVGA_G[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [2]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N18
cyclonev_lcell_comb \vga_ctrl_0|oVGA_G[3]~feeder (
// Equation(s):
// \vga_ctrl_0|oVGA_G[3]~feeder_combout  = ( \vga_ctrl_0|mVGA_B [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|mVGA_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oVGA_G[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[3]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|oVGA_G[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|oVGA_G[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y76_N19
dffeas \vga_ctrl_0|oVGA_G[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|oVGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y76_N21
cyclonev_lcell_comb \vga_ctrl_0|oVGA_G[4]~feeder (
// Equation(s):
// \vga_ctrl_0|oVGA_G[4]~feeder_combout  = ( \vga_ctrl_0|mVGA_B [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl_0|mVGA_B [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oVGA_G[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[4]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|oVGA_G[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ctrl_0|oVGA_G[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y76_N23
dffeas \vga_ctrl_0|oVGA_G[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|oVGA_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N31
dffeas \vga_ctrl_0|oVGA_G[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [5]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N47
dffeas \vga_ctrl_0|oVGA_G[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [6]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N26
dffeas \vga_ctrl_0|oVGA_G[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B[7]~DUPLICATE_q ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_G[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N42
cyclonev_lcell_comb \vga_ctrl_0|mVGA_H_SYNC~0 (
// Equation(s):
// \vga_ctrl_0|mVGA_H_SYNC~0_combout  = ( \vga_ctrl_0|mVGA_H_SYNC~q  & ( \vga_ctrl_0|H_Cont [7] & ( (!\vga_ctrl_0|Equal2~1_combout ) # ((!\vga_ctrl_0|Equal2~0_combout ) # ((!\vga_ctrl_0|H_Cont [5]) # (\vga_ctrl_0|H_Cont [4]))) ) ) ) # ( 
// \vga_ctrl_0|mVGA_H_SYNC~q  & ( !\vga_ctrl_0|H_Cont [7] ) ) # ( !\vga_ctrl_0|mVGA_H_SYNC~q  & ( !\vga_ctrl_0|H_Cont [7] & ( (\vga_ctrl_0|Equal2~1_combout  & (\vga_ctrl_0|Equal2~0_combout  & (\vga_ctrl_0|H_Cont [5] & \vga_ctrl_0|H_Cont [4]))) ) ) )

	.dataa(!\vga_ctrl_0|Equal2~1_combout ),
	.datab(!\vga_ctrl_0|Equal2~0_combout ),
	.datac(!\vga_ctrl_0|H_Cont [5]),
	.datad(!\vga_ctrl_0|H_Cont [4]),
	.datae(!\vga_ctrl_0|mVGA_H_SYNC~q ),
	.dataf(!\vga_ctrl_0|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|mVGA_H_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_H_SYNC~0 .extended_lut = "off";
defparam \vga_ctrl_0|mVGA_H_SYNC~0 .lut_mask = 64'h0001FFFF0000FEFF;
defparam \vga_ctrl_0|mVGA_H_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y76_N43
dffeas \vga_ctrl_0|mVGA_H_SYNC (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_H_SYNC~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_H_SYNC .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y76_N46
dffeas \vga_ctrl_0|oVGA_H_SYNC (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_H_SYNC~q ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N4
dffeas \vga_ctrl_0|oVGA_R[0] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [0]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[0] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N52
dffeas \vga_ctrl_0|oVGA_R[1] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [1]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[1] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y75_N14
dffeas \vga_ctrl_0|oVGA_R[2] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [2]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[2] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y75_N57
cyclonev_lcell_comb \vga_ctrl_0|oVGA_R[3]~feeder (
// Equation(s):
// \vga_ctrl_0|oVGA_R[3]~feeder_combout  = \vga_ctrl_0|mVGA_B [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl_0|mVGA_B [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|oVGA_R[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[3]~feeder .extended_lut = "off";
defparam \vga_ctrl_0|oVGA_R[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga_ctrl_0|oVGA_R[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y75_N58
dffeas \vga_ctrl_0|oVGA_R[3] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|oVGA_R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[3] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y75_N29
dffeas \vga_ctrl_0|oVGA_R[4] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [4]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[4] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y76_N16
dffeas \vga_ctrl_0|oVGA_R[5] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [5]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[5] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y76_N29
dffeas \vga_ctrl_0|oVGA_R[6] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [6]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[6] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y76_N11
dffeas \vga_ctrl_0|mVGA_B[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(!\vga_ctrl_0|always2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_B[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y76_N1
dffeas \vga_ctrl_0|oVGA_R[7] (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_B [7]),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_R[7] .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y76_N6
cyclonev_lcell_comb \vga_ctrl_0|mVGA_V_SYNC~0 (
// Equation(s):
// \vga_ctrl_0|mVGA_V_SYNC~0_combout  = ( \vga_ctrl_0|mVGA_V_SYNC~q  & ( \vga_ctrl_0|Equal1~1_combout  & ( (!\vga_ctrl_0|Equal4~0_combout ) # ((!\vga_ctrl_0|V_Cont [1]) # (!\vga_ctrl_0|V_Cont [0])) ) ) ) # ( !\vga_ctrl_0|mVGA_V_SYNC~q  & ( 
// \vga_ctrl_0|Equal1~1_combout  & ( (\vga_ctrl_0|Equal4~0_combout  & (!\vga_ctrl_0|V_Cont [1] & !\vga_ctrl_0|V_Cont [0])) ) ) ) # ( \vga_ctrl_0|mVGA_V_SYNC~q  & ( !\vga_ctrl_0|Equal1~1_combout  ) )

	.dataa(!\vga_ctrl_0|Equal4~0_combout ),
	.datab(!\vga_ctrl_0|V_Cont [1]),
	.datac(!\vga_ctrl_0|V_Cont [0]),
	.datad(gnd),
	.datae(!\vga_ctrl_0|mVGA_V_SYNC~q ),
	.dataf(!\vga_ctrl_0|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl_0|mVGA_V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_V_SYNC~0 .extended_lut = "off";
defparam \vga_ctrl_0|mVGA_V_SYNC~0 .lut_mask = 64'h0000FFFF4040FEFE;
defparam \vga_ctrl_0|mVGA_V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y76_N7
dffeas \vga_ctrl_0|mVGA_V_SYNC (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl_0|mVGA_V_SYNC~0_combout ),
	.asdata(vcc),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|mVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|mVGA_V_SYNC .is_wysiwyg = "true";
defparam \vga_ctrl_0|mVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y76_N4
dffeas \vga_ctrl_0|oVGA_V_SYNC (
	.clk(\vga_pll_0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_0|mVGA_V_SYNC~q ),
	.clrn(!\Equal1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_0|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_0|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \vga_ctrl_0|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
