
Mother.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006624  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  080067f0  080067f0  000167f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a58  08006a58  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08006a58  08006a58  00016a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a60  08006a60  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006a60  08006a60  00016a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a68  08006a68  00016a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006a6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000084  08006af0  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08006af0  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011037  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000213e  00000000  00000000  000310eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f8  00000000  00000000  00033230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  00033c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002400d  00000000  00000000  00034580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eaed  00000000  00000000  0005858d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd035  00000000  00000000  0006707a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001340af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ee8  00000000  00000000  00134100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000084 	.word	0x20000084
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080067d4 	.word	0x080067d4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000088 	.word	0x20000088
 8000204:	080067d4 	.word	0x080067d4

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b974 	b.w	8000ed0 <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9d08      	ldr	r5, [sp, #32]
 8000c06:	4604      	mov	r4, r0
 8000c08:	468e      	mov	lr, r1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d14d      	bne.n	8000caa <__udivmoddi4+0xaa>
 8000c0e:	428a      	cmp	r2, r1
 8000c10:	4694      	mov	ip, r2
 8000c12:	d969      	bls.n	8000ce8 <__udivmoddi4+0xe8>
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	b152      	cbz	r2, 8000c30 <__udivmoddi4+0x30>
 8000c1a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1e:	f1c2 0120 	rsb	r1, r2, #32
 8000c22:	fa20 f101 	lsr.w	r1, r0, r1
 8000c26:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c2a:	ea41 0e03 	orr.w	lr, r1, r3
 8000c2e:	4094      	lsls	r4, r2
 8000c30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c34:	0c21      	lsrs	r1, r4, #16
 8000c36:	fbbe f6f8 	udiv	r6, lr, r8
 8000c3a:	fa1f f78c 	uxth.w	r7, ip
 8000c3e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c46:	fb06 f107 	mul.w	r1, r6, r7
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d90a      	bls.n	8000c64 <__udivmoddi4+0x64>
 8000c4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c56:	f080 811f 	bcs.w	8000e98 <__udivmoddi4+0x298>
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	f240 811c 	bls.w	8000e98 <__udivmoddi4+0x298>
 8000c60:	3e02      	subs	r6, #2
 8000c62:	4463      	add	r3, ip
 8000c64:	1a5b      	subs	r3, r3, r1
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c74:	fb00 f707 	mul.w	r7, r0, r7
 8000c78:	42a7      	cmp	r7, r4
 8000c7a:	d90a      	bls.n	8000c92 <__udivmoddi4+0x92>
 8000c7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c84:	f080 810a 	bcs.w	8000e9c <__udivmoddi4+0x29c>
 8000c88:	42a7      	cmp	r7, r4
 8000c8a:	f240 8107 	bls.w	8000e9c <__udivmoddi4+0x29c>
 8000c8e:	4464      	add	r4, ip
 8000c90:	3802      	subs	r0, #2
 8000c92:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c96:	1be4      	subs	r4, r4, r7
 8000c98:	2600      	movs	r6, #0
 8000c9a:	b11d      	cbz	r5, 8000ca4 <__udivmoddi4+0xa4>
 8000c9c:	40d4      	lsrs	r4, r2
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d909      	bls.n	8000cc2 <__udivmoddi4+0xc2>
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	f000 80ef 	beq.w	8000e92 <__udivmoddi4+0x292>
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cba:	4630      	mov	r0, r6
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	fab3 f683 	clz	r6, r3
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d14a      	bne.n	8000d60 <__udivmoddi4+0x160>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xd4>
 8000cce:	4282      	cmp	r2, r0
 8000cd0:	f200 80f9 	bhi.w	8000ec6 <__udivmoddi4+0x2c6>
 8000cd4:	1a84      	subs	r4, r0, r2
 8000cd6:	eb61 0303 	sbc.w	r3, r1, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	469e      	mov	lr, r3
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0e0      	beq.n	8000ca4 <__udivmoddi4+0xa4>
 8000ce2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ce6:	e7dd      	b.n	8000ca4 <__udivmoddi4+0xa4>
 8000ce8:	b902      	cbnz	r2, 8000cec <__udivmoddi4+0xec>
 8000cea:	deff      	udf	#255	; 0xff
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	f040 8092 	bne.w	8000e1a <__udivmoddi4+0x21a>
 8000cf6:	eba1 010c 	sub.w	r1, r1, ip
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2601      	movs	r6, #1
 8000d04:	0c20      	lsrs	r0, r4, #16
 8000d06:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d0a:	fb07 1113 	mls	r1, r7, r3, r1
 8000d0e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d12:	fb0e f003 	mul.w	r0, lr, r3
 8000d16:	4288      	cmp	r0, r1
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x12c>
 8000d1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d1e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x12a>
 8000d24:	4288      	cmp	r0, r1
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2c0>
 8000d2a:	4643      	mov	r3, r8
 8000d2c:	1a09      	subs	r1, r1, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d34:	fb07 1110 	mls	r1, r7, r0, r1
 8000d38:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x156>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x154>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2ca>
 8000d54:	4608      	mov	r0, r1
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d5e:	e79c      	b.n	8000c9a <__udivmoddi4+0x9a>
 8000d60:	f1c6 0720 	rsb	r7, r6, #32
 8000d64:	40b3      	lsls	r3, r6
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d72:	fa01 f306 	lsl.w	r3, r1, r6
 8000d76:	431c      	orrs	r4, r3
 8000d78:	40f9      	lsrs	r1, r7
 8000d7a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d82:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d86:	0c20      	lsrs	r0, r4, #16
 8000d88:	fa1f fe8c 	uxth.w	lr, ip
 8000d8c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d90:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d94:	fb08 f00e 	mul.w	r0, r8, lr
 8000d98:	4288      	cmp	r0, r1
 8000d9a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b8>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2bc>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2bc>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4461      	add	r1, ip
 8000db8:	1a09      	subs	r1, r1, r0
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc0:	fb09 1110 	mls	r1, r9, r0, r1
 8000dc4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dcc:	458e      	cmp	lr, r1
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1e2>
 8000dd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2b4>
 8000dda:	458e      	cmp	lr, r1
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2b4>
 8000dde:	3802      	subs	r0, #2
 8000de0:	4461      	add	r1, ip
 8000de2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dea:	eba1 010e 	sub.w	r1, r1, lr
 8000dee:	42a1      	cmp	r1, r4
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46a6      	mov	lr, r4
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x2a4>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x2a0>
 8000df8:	b15d      	cbz	r5, 8000e12 <__udivmoddi4+0x212>
 8000dfa:	ebb3 0208 	subs.w	r2, r3, r8
 8000dfe:	eb61 010e 	sbc.w	r1, r1, lr
 8000e02:	fa01 f707 	lsl.w	r7, r1, r7
 8000e06:	fa22 f306 	lsr.w	r3, r2, r6
 8000e0a:	40f1      	lsrs	r1, r6
 8000e0c:	431f      	orrs	r7, r3
 8000e0e:	e9c5 7100 	strd	r7, r1, [r5]
 8000e12:	2600      	movs	r6, #0
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	f1c2 0320 	rsb	r3, r2, #32
 8000e1e:	40d8      	lsrs	r0, r3
 8000e20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e24:	fa21 f303 	lsr.w	r3, r1, r3
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4301      	orrs	r1, r0
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e38:	fb07 3610 	mls	r6, r7, r0, r3
 8000e3c:	0c0b      	lsrs	r3, r1, #16
 8000e3e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e42:	fb00 f60e 	mul.w	r6, r0, lr
 8000e46:	429e      	cmp	r6, r3
 8000e48:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x260>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b8>
 8000e58:	429e      	cmp	r6, r3
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b8>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4463      	add	r3, ip
 8000e60:	1b9b      	subs	r3, r3, r6
 8000e62:	b289      	uxth	r1, r1
 8000e64:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e68:	fb07 3316 	mls	r3, r7, r6, r3
 8000e6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e70:	fb06 f30e 	mul.w	r3, r6, lr
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x28a>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2b0>
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2b0>
 8000e86:	3e02      	subs	r6, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	1ac9      	subs	r1, r1, r3
 8000e8c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0x104>
 8000e92:	462e      	mov	r6, r5
 8000e94:	4628      	mov	r0, r5
 8000e96:	e705      	b.n	8000ca4 <__udivmoddi4+0xa4>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	e6e3      	b.n	8000c64 <__udivmoddi4+0x64>
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	e6f8      	b.n	8000c92 <__udivmoddi4+0x92>
 8000ea0:	454b      	cmp	r3, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f8>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eac:	3801      	subs	r0, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f8>
 8000eb0:	4646      	mov	r6, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x28a>
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1e2>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x260>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b8>
 8000ec0:	3b02      	subs	r3, #2
 8000ec2:	4461      	add	r1, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x12c>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e709      	b.n	8000cde <__udivmoddi4+0xde>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x156>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_ZN6BNO055C1E17I2C_HandleTypeDefh>:
#include "BNO055.hpp"

BNO055::BNO055(I2C_HandleTypeDef i2c_module,unsigned char device_address){
 8000ed4:	b084      	sub	sp, #16
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b086      	sub	sp, #24
 8000eda:	af02      	add	r7, sp, #8
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	f107 001c 	add.w	r0, r7, #28
 8000ee2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	i2c_module_ = i2c_module;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	f107 011c 	add.w	r1, r7, #28
 8000eee:	2254      	movs	r2, #84	; 0x54
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f005 fc59 	bl	80067a8 <memcpy>
	device_address_ = device_address;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8000efc:	701a      	strb	r2, [r3, #0]
	uint8_t bno_mode_senddata[] = {0x3d,0x08};
 8000efe:	f640 033d 	movw	r3, #2109	; 0x83d
 8000f02:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2c_module, device_address<<1, bno_mode_senddata, 2, 100);
 8000f04:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	b299      	uxth	r1, r3
 8000f0e:	f107 020c 	add.w	r2, r7, #12
 8000f12:	f107 001c 	add.w	r0, r7, #28
 8000f16:	2364      	movs	r3, #100	; 0x64
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	f001 fc7c 	bl	8002818 <HAL_I2C_Master_Transmit>
	HAL_Delay(700);
 8000f20:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000f24:	f001 f87c 	bl	8002020 <HAL_Delay>
}
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f34:	b004      	add	sp, #16
 8000f36:	4770      	bx	lr

08000f38 <_ZN6BNO05514get_quaternionEv>:
//	        HAL_Delay(100);
//	    }
//	}
}

QUATERNION BNO055::get_quaternion(){
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b099      	sub	sp, #100	; 0x64
 8000f3c:	af02      	add	r7, sp, #8
 8000f3e:	6178      	str	r0, [r7, #20]
	uint8_t bno_readquat_address = 0x20;
 8000f40:	2320      	movs	r3, #32
 8000f42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t bno_receivedata[16];
	short quat[4];

	HAL_I2C_Master_Transmit(&i2c_module_, device_address_<<1, &bno_readquat_address, 1, 100);
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	1d18      	adds	r0, r3, #4
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	b299      	uxth	r1, r3
 8000f54:	f107 0247 	add.w	r2, r7, #71	; 0x47
 8000f58:	2364      	movs	r3, #100	; 0x64
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	f001 fc5b 	bl	8002818 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2c_module_, device_address_<<1, bno_receivedata, 8, 100);
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	1d18      	adds	r0, r3, #4
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	b299      	uxth	r1, r3
 8000f70:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000f74:	2364      	movs	r3, #100	; 0x64
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	2308      	movs	r3, #8
 8000f7a:	f001 fd4b 	bl	8002a14 <HAL_I2C_Master_Receive>
	quat[0] = bno_receivedata[1] << 8 | bno_receivedata[0];
 8000f7e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000f82:	021b      	lsls	r3, r3, #8
 8000f84:	b21a      	sxth	r2, r3
 8000f86:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	85bb      	strh	r3, [r7, #44]	; 0x2c
	quat[1] = bno_receivedata[3] << 8 | bno_receivedata[2];
 8000f92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	quat[2] = bno_receivedata[5] << 8 | bno_receivedata[4];
 8000fa6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	863b      	strh	r3, [r7, #48]	; 0x30
	quat[3] = bno_receivedata[7] << 8 | bno_receivedata[6];
 8000fba:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	867b      	strh	r3, [r7, #50]	; 0x32

	QUATERNION q = { (float)quat[1]/16384.0,(float)quat[2]/16384.0,(float)quat[3]/16384.0,(float)quat[0]/16384.0 };
 8000fce:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fda:	eddf 6a24 	vldr	s13, [pc, #144]	; 800106c <_ZN6BNO05514get_quaternionEv+0x134>
 8000fde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe2:	edc7 7a07 	vstr	s15, [r7, #28]
 8000fe6:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff2:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800106c <_ZN6BNO05514get_quaternionEv+0x134>
 8000ff6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ffa:	edc7 7a08 	vstr	s15, [r7, #32]
 8000ffe:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800100a:	eddf 6a18 	vldr	s13, [pc, #96]	; 800106c <_ZN6BNO05514get_quaternionEv+0x134>
 800100e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001012:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8001016:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001022:	eddf 6a12 	vldr	s13, [pc, #72]	; 800106c <_ZN6BNO05514get_quaternionEv+0x134>
 8001026:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	return q;
 800102e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8001032:	f107 031c 	add.w	r3, r7, #28
 8001036:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800103c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800103e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001040:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001042:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001044:	ee06 0a10 	vmov	s12, r0
 8001048:	ee06 1a90 	vmov	s13, r1
 800104c:	ee07 2a10 	vmov	s14, r2
 8001050:	ee07 3a90 	vmov	s15, r3
}
 8001054:	eeb0 0a46 	vmov.f32	s0, s12
 8001058:	eef0 0a66 	vmov.f32	s1, s13
 800105c:	eeb0 1a47 	vmov.f32	s2, s14
 8001060:	eef0 1a67 	vmov.f32	s3, s15
 8001064:	375c      	adds	r7, #92	; 0x5c
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	46800000 	.word	0x46800000

08001070 <_ZN6BNO0559get_eularEv>:

EULAR BNO055::get_eular(){
 8001070:	b5b0      	push	{r4, r5, r7, lr}
 8001072:	b09a      	sub	sp, #104	; 0x68
 8001074:	af00      	add	r7, sp, #0
 8001076:	6178      	str	r0, [r7, #20]

	QUATERNION q = get_quaternion();
 8001078:	6978      	ldr	r0, [r7, #20]
 800107a:	f7ff ff5d 	bl	8000f38 <_ZN6BNO05514get_quaternionEv>
 800107e:	eeb0 6a40 	vmov.f32	s12, s0
 8001082:	eef0 6a60 	vmov.f32	s13, s1
 8001086:	eeb0 7a41 	vmov.f32	s14, s2
 800108a:	eef0 7a61 	vmov.f32	s15, s3
 800108e:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8001092:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 8001096:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800109a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	EULAR e;
	// roll (x-axis rotation)
	double sinr_cosp = +2.0 * (q.w * q.x + q.y * q.z);
 800109e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80010a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010aa:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80010ae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ba:	ee17 0a90 	vmov	r0, s15
 80010be:	f7ff fa07 	bl	80004d0 <__aeabi_f2d>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	f7ff f8a5 	bl	8000214 <__adddf3>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	double cosr_cosp = +1.0 - 2.0 * (q.x * q.x + q.y * q.y);
 80010d2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80010d6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010de:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80010e2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80010e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ee:	ee17 0a90 	vmov	r0, s15
 80010f2:	f7ff f9ed 	bl	80004d0 <__aeabi_f2d>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	f7ff f88b 	bl	8000214 <__adddf3>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	f04f 0000 	mov.w	r0, #0
 8001106:	4960      	ldr	r1, [pc, #384]	; (8001288 <_ZN6BNO0559get_eularEv+0x218>)
 8001108:	f7ff f882 	bl	8000210 <__aeabi_dsub>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	e.x = atan2(sinr_cosp, cosr_cosp);
 8001114:	ed97 1b16 	vldr	d1, [r7, #88]	; 0x58
 8001118:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800111c:	f003 fde4 	bl	8004ce8 <atan2>
 8001120:	ec53 2b10 	vmov	r2, r3, d0
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fd02 	bl	8000b30 <__aeabi_d2f>
 800112c:	4603      	mov	r3, r0
 800112e:	61bb      	str	r3, [r7, #24]

	// pitch (y-axis rotation)
	double sinp = +2.0 * (q.w * q.y - q.z * q.x);
 8001130:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001134:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800113c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001140:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001144:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800114c:	ee17 0a90 	vmov	r0, s15
 8001150:	f7ff f9be 	bl	80004d0 <__aeabi_f2d>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	f7ff f85c 	bl	8000214 <__adddf3>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	if (fabs(sinp) >= 1)
 8001164:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8001166:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001168:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800116c:	f04f 0200 	mov.w	r2, #0
 8001170:	4b45      	ldr	r3, [pc, #276]	; (8001288 <_ZN6BNO0559get_eularEv+0x218>)
 8001172:	4620      	mov	r0, r4
 8001174:	4629      	mov	r1, r5
 8001176:	f7ff fc89 	bl	8000a8c <__aeabi_dcmpge>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d00e      	beq.n	800119e <_ZN6BNO0559get_eularEv+0x12e>
		e.y = copysign(3.1415926535 / 2, sinp); // use 90 degrees if out of range
 8001180:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8001184:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 8001280 <_ZN6BNO0559get_eularEv+0x210>
 8001188:	f003 fd10 	bl	8004bac <copysign>
 800118c:	ec53 2b10 	vmov	r2, r3, d0
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fccc 	bl	8000b30 <__aeabi_d2f>
 8001198:	4603      	mov	r3, r0
 800119a:	61fb      	str	r3, [r7, #28]
 800119c:	e00b      	b.n	80011b6 <_ZN6BNO0559get_eularEv+0x146>
	else
		e.y = asin(sinp);
 800119e:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80011a2:	f003 fd6d 	bl	8004c80 <asin>
 80011a6:	ec53 2b10 	vmov	r2, r3, d0
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f7ff fcbf 	bl	8000b30 <__aeabi_d2f>
 80011b2:	4603      	mov	r3, r0
 80011b4:	61fb      	str	r3, [r7, #28]

	// yaw (z-axis rotation)
	double siny_cosp = +2.0 * (q.w * q.z + q.x * q.y);
 80011b6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80011ba:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80011c6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d2:	ee17 0a90 	vmov	r0, s15
 80011d6:	f7ff f97b 	bl	80004d0 <__aeabi_f2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	f7ff f819 	bl	8000214 <__adddf3>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	double cosy_cosp = +1.0 - 2.0 * (q.y * q.y + q.z * q.z);
 80011ea:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80011ee:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f6:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80011fa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001206:	ee17 0a90 	vmov	r0, s15
 800120a:	f7ff f961 	bl	80004d0 <__aeabi_f2d>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	f7fe ffff 	bl	8000214 <__adddf3>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	f04f 0000 	mov.w	r0, #0
 800121e:	491a      	ldr	r1, [pc, #104]	; (8001288 <_ZN6BNO0559get_eularEv+0x218>)
 8001220:	f7fe fff6 	bl	8000210 <__aeabi_dsub>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	e.z = atan2(siny_cosp, cosy_cosp);
 800122c:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8001230:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8001234:	f003 fd58 	bl	8004ce8 <atan2>
 8001238:	ec53 2b10 	vmov	r2, r3, d0
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f7ff fc76 	bl	8000b30 <__aeabi_d2f>
 8001244:	4603      	mov	r3, r0
 8001246:	623b      	str	r3, [r7, #32]

	return e;
 8001248:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800124c:	f107 0218 	add.w	r2, r7, #24
 8001250:	ca07      	ldmia	r2, {r0, r1, r2}
 8001252:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001256:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001258:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800125a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800125c:	ee06 1a90 	vmov	s13, r1
 8001260:	ee07 2a10 	vmov	s14, r2
 8001264:	ee07 3a90 	vmov	s15, r3
}
 8001268:	eeb0 0a66 	vmov.f32	s0, s13
 800126c:	eef0 0a47 	vmov.f32	s1, s14
 8001270:	eeb0 1a67 	vmov.f32	s2, s15
 8001274:	3768      	adds	r7, #104	; 0x68
 8001276:	46bd      	mov	sp, r7
 8001278:	bdb0      	pop	{r4, r5, r7, pc}
 800127a:	bf00      	nop
 800127c:	f3af 8000 	nop.w
 8001280:	54411744 	.word	0x54411744
 8001284:	3ff921fb 	.word	0x3ff921fb
 8001288:	3ff00000 	.word	0x3ff00000

0800128c <_ZN10M_TRANSMITC1EP20__UART_HandleTypeDefh>:
#include "m_transmit.h"

M_TRANSMIT::M_TRANSMIT(UART_HandleTypeDef* uart, uint8_t id){
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	4613      	mov	r3, r2
 8001298:	71fb      	strb	r3, [r7, #7]
    UART=uart;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	68ba      	ldr	r2, [r7, #8]
 800129e:	605a      	str	r2, [r3, #4]
    ID=id;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	79fa      	ldrb	r2, [r7, #7]
 80012a4:	70da      	strb	r2, [r3, #3]
    send_ID = id + 190;
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	3b42      	subs	r3, #66	; 0x42
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	721a      	strb	r2, [r3, #8]
}
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4618      	mov	r0, r3
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <_ZN10M_TRANSMIT10get_travelEv>:

int M_TRANSMIT::get_travel(){
 80012be:	b580      	push	{r7, lr}
 80012c0:	b086      	sub	sp, #24
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(UART, &send_ID, 1, 100);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6858      	ldr	r0, [r3, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f103 0108 	add.w	r1, r3, #8
 80012d0:	2364      	movs	r3, #100	; 0x64
 80012d2:	2201      	movs	r2, #1
 80012d4:	f003 f853 	bl	800437e <HAL_UART_Transmit>
    HAL_UART_Receive(UART, rcvBuf, 3, 100);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6858      	ldr	r0, [r3, #4]
 80012dc:	6879      	ldr	r1, [r7, #4]
 80012de:	2364      	movs	r3, #100	; 0x64
 80012e0:	2203      	movs	r2, #3
 80012e2:	f003 f8de 	bl	80044a2 <HAL_UART_Receive>

    int hyaku = 1;
 80012e6:	2301      	movs	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
    int travel = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]

    for(int j = 1; j <3 ; j++){
 80012ee:	2301      	movs	r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	dc13      	bgt.n	8001320 <_ZN10M_TRANSMIT10get_travelEv+0x62>
        travel = travel + (rcvBuf[j]*hyaku);
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4413      	add	r3, r2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	fb02 f303 	mul.w	r3, r2, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4413      	add	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        hyaku = hyaku*100;
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	2264      	movs	r2, #100	; 0x64
 8001312:	fb02 f303 	mul.w	r3, r2, r3
 8001316:	617b      	str	r3, [r7, #20]
    for(int j = 1; j <3 ; j++){
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	e7e8      	b.n	80012f2 <_ZN10M_TRANSMIT10get_travelEv+0x34>
    }
    travel-=5000;
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8001326:	3b08      	subs	r3, #8
 8001328:	613b      	str	r3, [r7, #16]
    HAL_Delay(1);
 800132a:	2001      	movs	r0, #1
 800132c:	f000 fe78 	bl	8002020 <HAL_Delay>

    return travel;
 8001330:	693b      	ldr	r3, [r7, #16]

 8001332:	4618      	mov	r0, r3
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	0000      	movs	r0, r0
 800133c:	0000      	movs	r0, r0
	...

08001340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001344:	b0b2      	sub	sp, #200	; 0xc8
 8001346:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001348:	f000 fdf8 	bl	8001f3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134c:	f000 f9a2 	bl	8001694 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001350:	f000 faa6 	bl	80018a0 <_ZL12MX_GPIO_Initv>
  MX_USART6_UART_Init();
 8001354:	f000 fa76 	bl	8001844 <_ZL19MX_USART6_UART_Initv>
  MX_USART3_UART_Init();
 8001358:	f000 fa46 	bl	80017e8 <_ZL19MX_USART3_UART_Initv>
  MX_I2C1_Init();
 800135c:	f000 fa10 	bl	8001780 <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 8001360:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001364:	f000 fe5c 	bl	8002020 <HAL_Delay>
  while (!ready) {
 8001368:	4bb1      	ldr	r3, [pc, #708]	; (8001630 <main+0x2f0>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d116      	bne.n	800139e <main+0x5e>
    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x28<< 1, 10, 1000) == HAL_OK) {
 8001370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001374:	220a      	movs	r2, #10
 8001376:	2150      	movs	r1, #80	; 0x50
 8001378:	48ae      	ldr	r0, [pc, #696]	; (8001634 <main+0x2f4>)
 800137a:	f001 fd71 	bl	8002e60 <HAL_I2C_IsDeviceReady>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf0c      	ite	eq
 8001384:	2301      	moveq	r3, #1
 8001386:	2300      	movne	r3, #0
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <main+0x56>
      ready = 1;
 800138e:	4ba8      	ldr	r3, [pc, #672]	; (8001630 <main+0x2f0>)
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	e7e8      	b.n	8001368 <main+0x28>
    } else {
      HAL_Delay(100);
 8001396:	2064      	movs	r0, #100	; 0x64
 8001398:	f000 fe42 	bl	8002020 <HAL_Delay>
  while (!ready) {
 800139c:	e7e4      	b.n	8001368 <main+0x28>
    }
  }

  xf = -1*odom1.get_travel();
 800139e:	48a6      	ldr	r0, [pc, #664]	; (8001638 <main+0x2f8>)
 80013a0:	f7ff ff8d 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 80013a4:	4603      	mov	r3, r0
 80013a6:	425b      	negs	r3, r3
 80013a8:	4aa4      	ldr	r2, [pc, #656]	; (800163c <main+0x2fc>)
 80013aa:	6013      	str	r3, [r2, #0]
  if(odom1.get_travel() <=-5000){Error = 1;}
 80013ac:	48a2      	ldr	r0, [pc, #648]	; (8001638 <main+0x2f8>)
 80013ae:	f7ff ff86 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4aa2      	ldr	r2, [pc, #648]	; (8001640 <main+0x300>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	bfb4      	ite	lt
 80013ba:	2301      	movlt	r3, #1
 80013bc:	2300      	movge	r3, #0
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <main+0x8a>
 80013c4:	4b9f      	ldr	r3, [pc, #636]	; (8001644 <main+0x304>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	701a      	strb	r2, [r3, #0]
  yf = -1*odom2.get_travel();
 80013ca:	489f      	ldr	r0, [pc, #636]	; (8001648 <main+0x308>)
 80013cc:	f7ff ff77 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 80013d0:	4603      	mov	r3, r0
 80013d2:	425b      	negs	r3, r3
 80013d4:	4a9d      	ldr	r2, [pc, #628]	; (800164c <main+0x30c>)
 80013d6:	6013      	str	r3, [r2, #0]
  if(odom2.get_travel() <=-5000){Error = 1;}
 80013d8:	489b      	ldr	r0, [pc, #620]	; (8001648 <main+0x308>)
 80013da:	f7ff ff70 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a97      	ldr	r2, [pc, #604]	; (8001640 <main+0x300>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	bfb4      	ite	lt
 80013e6:	2301      	movlt	r3, #1
 80013e8:	2300      	movge	r3, #0
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <main+0xb6>
 80013f0:	4b94      	ldr	r3, [pc, #592]	; (8001644 <main+0x304>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	2104      	movs	r1, #4
 80013fa:	4895      	ldr	r0, [pc, #596]	; (8001650 <main+0x310>)
 80013fc:	f001 f8ae 	bl	800255c <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  unsigned char address = 0x28;
 8001400:	2328      	movs	r3, #40	; 0x28
 8001402:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  BNO055 bno055(hi2c1,address);
 8001406:	4e8b      	ldr	r6, [pc, #556]	; (8001634 <main+0x2f4>)
 8001408:	f107 081c 	add.w	r8, r7, #28
 800140c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001410:	9312      	str	r3, [sp, #72]	; 0x48
 8001412:	4668      	mov	r0, sp
 8001414:	f106 030c 	add.w	r3, r6, #12
 8001418:	2248      	movs	r2, #72	; 0x48
 800141a:	4619      	mov	r1, r3
 800141c:	f005 f9c4 	bl	80067a8 <memcpy>
 8001420:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001424:	4640      	mov	r0, r8
 8001426:	f7ff fd55 	bl	8000ed4 <_ZN6BNO055C1E17I2C_HandleTypeDefh>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    travel_x = -1*odom1.get_travel() - xf;
 800142a:	4883      	ldr	r0, [pc, #524]	; (8001638 <main+0x2f8>)
 800142c:	f7ff ff47 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 8001430:	4603      	mov	r3, r0
 8001432:	425a      	negs	r2, r3
 8001434:	4b81      	ldr	r3, [pc, #516]	; (800163c <main+0x2fc>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	4a86      	ldr	r2, [pc, #536]	; (8001654 <main+0x314>)
 800143c:	6013      	str	r3, [r2, #0]
    travel_y = -1*odom2.get_travel() - yf;
 800143e:	4882      	ldr	r0, [pc, #520]	; (8001648 <main+0x308>)
 8001440:	f7ff ff3d 	bl	80012be <_ZN10M_TRANSMIT10get_travelEv>
 8001444:	4603      	mov	r3, r0
 8001446:	425a      	negs	r2, r3
 8001448:	4b80      	ldr	r3, [pc, #512]	; (800164c <main+0x30c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	4a82      	ldr	r2, [pc, #520]	; (8001658 <main+0x318>)
 8001450:	6013      	str	r3, [r2, #0]

    e = bno055.get_eular();
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fe0a 	bl	8001070 <_ZN6BNO0559get_eularEv>
 800145c:	eef0 6a40 	vmov.f32	s13, s0
 8001460:	eeb0 7a60 	vmov.f32	s14, s1
 8001464:	eef0 7a41 	vmov.f32	s15, s2
 8001468:	edc7 6a00 	vstr	s13, [r7]
 800146c:	ed87 7a01 	vstr	s14, [r7, #4]
 8001470:	edc7 7a02 	vstr	s15, [r7, #8]
    rotate = -1*(e.z/3.1415)*180;
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff f82a 	bl	80004d0 <__aeabi_f2d>
 800147c:	a36a      	add	r3, pc, #424	; (adr r3, 8001628 <main+0x2e8>)
 800147e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001482:	f7ff f9a7 	bl	80007d4 <__aeabi_ddiv>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4614      	mov	r4, r2
 800148c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	4b71      	ldr	r3, [pc, #452]	; (800165c <main+0x31c>)
 8001496:	4620      	mov	r0, r4
 8001498:	4629      	mov	r1, r5
 800149a:	f7ff f871 	bl	8000580 <__aeabi_dmul>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff fb43 	bl	8000b30 <__aeabi_d2f>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <main+0x320>)
 80014ae:	6013      	str	r3, [r2, #0]
    rotate = (int)rotate;
 80014b0:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <main+0x320>)
 80014b2:	edd3 7a00 	vldr	s15, [r3]
 80014b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014be:	4b68      	ldr	r3, [pc, #416]	; (8001660 <main+0x320>)
 80014c0:	edc3 7a00 	vstr	s15, [r3]

    if(travel_x>250){
 80014c4:	4b63      	ldr	r3, [pc, #396]	; (8001654 <main+0x314>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2bfa      	cmp	r3, #250	; 0xfa
 80014ca:	dd03      	ble.n	80014d4 <main+0x194>
    	goal_travel_x = 0;
 80014cc:	4b65      	ldr	r3, [pc, #404]	; (8001664 <main+0x324>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e006      	b.n	80014e2 <main+0x1a2>
    }else if(travel_x <=0){
 80014d4:	4b5f      	ldr	r3, [pc, #380]	; (8001654 <main+0x314>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dc02      	bgt.n	80014e2 <main+0x1a2>
    	goal_travel_x = 250;
 80014dc:	4b61      	ldr	r3, [pc, #388]	; (8001664 <main+0x324>)
 80014de:	22fa      	movs	r2, #250	; 0xfa
 80014e0:	601a      	str	r2, [r3, #0]
    }

    go_degree = atan2(goal_travel_x - travel_x, -(travel_y*5))/PI*180;
 80014e2:	4b60      	ldr	r3, [pc, #384]	; (8001664 <main+0x324>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4b5b      	ldr	r3, [pc, #364]	; (8001654 <main+0x314>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	1ad0      	subs	r0, r2, r3
 80014ec:	4b5a      	ldr	r3, [pc, #360]	; (8001658 <main+0x318>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4613      	mov	r3, r2
 80014f2:	079b      	lsls	r3, r3, #30
 80014f4:	1a9b      	subs	r3, r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	1a9b      	subs	r3, r3, r2
 80014fa:	4619      	mov	r1, r3
 80014fc:	f000 fa25 	bl	800194a <_ZSt5atan2IiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001500:	ec51 0b10 	vmov	r0, r1, d0
 8001504:	a348      	add	r3, pc, #288	; (adr r3, 8001628 <main+0x2e8>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7ff f963 	bl	80007d4 <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	4b50      	ldr	r3, [pc, #320]	; (800165c <main+0x31c>)
 800151c:	f7ff f830 	bl	8000580 <__aeabi_dmul>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	4610      	mov	r0, r2
 8001526:	4619      	mov	r1, r3
 8001528:	f7ff fada 	bl	8000ae0 <__aeabi_d2iz>
 800152c:	4603      	mov	r3, r0
 800152e:	4a4e      	ldr	r2, [pc, #312]	; (8001668 <main+0x328>)
 8001530:	6013      	str	r3, [r2, #0]

    motor_A.calcurate(rotate, go_degree, go_speed);
 8001532:	4b4b      	ldr	r3, [pc, #300]	; (8001660 <main+0x320>)
 8001534:	edd3 7a00 	vldr	s15, [r3]
 8001538:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800153c:	ee17 3a90 	vmov	r3, s15
 8001540:	b219      	sxth	r1, r3
 8001542:	4b49      	ldr	r3, [pc, #292]	; (8001668 <main+0x328>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	b21a      	sxth	r2, r3
 8001548:	4b48      	ldr	r3, [pc, #288]	; (800166c <main+0x32c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	b21b      	sxth	r3, r3
 800154e:	4848      	ldr	r0, [pc, #288]	; (8001670 <main+0x330>)
 8001550:	f000 fa7e 	bl	8001a50 <_ZN4MOVE9calcurateEsss>
	  motor_A.set_array(Buf);
 8001554:	4947      	ldr	r1, [pc, #284]	; (8001674 <main+0x334>)
 8001556:	4846      	ldr	r0, [pc, #280]	; (8001670 <main+0x330>)
 8001558:	f000 fb2e 	bl	8001bb8 <_ZN4MOVE9set_arrayEPh>
	  motor_B.calcurate(rotate, go_degree, go_speed);
 800155c:	4b40      	ldr	r3, [pc, #256]	; (8001660 <main+0x320>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001566:	ee17 3a90 	vmov	r3, s15
 800156a:	b219      	sxth	r1, r3
 800156c:	4b3e      	ldr	r3, [pc, #248]	; (8001668 <main+0x328>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	b21a      	sxth	r2, r3
 8001572:	4b3e      	ldr	r3, [pc, #248]	; (800166c <main+0x32c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	b21b      	sxth	r3, r3
 8001578:	483f      	ldr	r0, [pc, #252]	; (8001678 <main+0x338>)
 800157a:	f000 fa69 	bl	8001a50 <_ZN4MOVE9calcurateEsss>
	  motor_B.set_array(Buf);
 800157e:	493d      	ldr	r1, [pc, #244]	; (8001674 <main+0x334>)
 8001580:	483d      	ldr	r0, [pc, #244]	; (8001678 <main+0x338>)
 8001582:	f000 fb19 	bl	8001bb8 <_ZN4MOVE9set_arrayEPh>
	  motor_C.calcurate(rotate, go_degree, go_speed);
 8001586:	4b36      	ldr	r3, [pc, #216]	; (8001660 <main+0x320>)
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001590:	ee17 3a90 	vmov	r3, s15
 8001594:	b219      	sxth	r1, r3
 8001596:	4b34      	ldr	r3, [pc, #208]	; (8001668 <main+0x328>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	b21a      	sxth	r2, r3
 800159c:	4b33      	ldr	r3, [pc, #204]	; (800166c <main+0x32c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4836      	ldr	r0, [pc, #216]	; (800167c <main+0x33c>)
 80015a4:	f000 fa54 	bl	8001a50 <_ZN4MOVE9calcurateEsss>
	  motor_C.set_array(Buf);
 80015a8:	4932      	ldr	r1, [pc, #200]	; (8001674 <main+0x334>)
 80015aa:	4834      	ldr	r0, [pc, #208]	; (800167c <main+0x33c>)
 80015ac:	f000 fb04 	bl	8001bb8 <_ZN4MOVE9set_arrayEPh>
	  motor_D.calcurate(rotate, go_degree, go_speed);
 80015b0:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <main+0x320>)
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015ba:	ee17 3a90 	vmov	r3, s15
 80015be:	b219      	sxth	r1, r3
 80015c0:	4b29      	ldr	r3, [pc, #164]	; (8001668 <main+0x328>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	4b29      	ldr	r3, [pc, #164]	; (800166c <main+0x32c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	482c      	ldr	r0, [pc, #176]	; (8001680 <main+0x340>)
 80015ce:	f000 fa3f 	bl	8001a50 <_ZN4MOVE9calcurateEsss>
	  motor_D.set_array(Buf);
 80015d2:	4928      	ldr	r1, [pc, #160]	; (8001674 <main+0x334>)
 80015d4:	482a      	ldr	r0, [pc, #168]	; (8001680 <main+0x340>)
 80015d6:	f000 faef 	bl	8001bb8 <_ZN4MOVE9set_arrayEPh>

	  test_array[1] = (k%10);
 80015da:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <main+0x344>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <main+0x348>)
 80015e0:	fb83 1302 	smull	r1, r3, r3, r2
 80015e4:	1099      	asrs	r1, r3, #2
 80015e6:	17d3      	asrs	r3, r2, #31
 80015e8:	1ac9      	subs	r1, r1, r3
 80015ea:	460b      	mov	r3, r1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	1ad1      	subs	r1, r2, r3
 80015f4:	b2ca      	uxtb	r2, r1
 80015f6:	4b25      	ldr	r3, [pc, #148]	; (800168c <main+0x34c>)
 80015f8:	705a      	strb	r2, [r3, #1]
	  k++;
 80015fa:	4b22      	ldr	r3, [pc, #136]	; (8001684 <main+0x344>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	3301      	adds	r3, #1
 8001600:	4a20      	ldr	r2, [pc, #128]	; (8001684 <main+0x344>)
 8001602:	6013      	str	r3, [r2, #0]
	  if(k>1000){
 8001604:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <main+0x344>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800160c:	dd02      	ble.n	8001614 <main+0x2d4>
		  k=0;
 800160e:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <main+0x344>)
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
	  }
	  HAL_Delay(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f000 fd03 	bl	8002020 <HAL_Delay>

//	  HAL_UART_Transmit(&huart3, (uint8_t*)&Buf, 12, 100);
	  HAL_UART_Transmit(&huart3,(uint8_t*)&test_array, 9, 100);
 800161a:	2364      	movs	r3, #100	; 0x64
 800161c:	2209      	movs	r2, #9
 800161e:	491b      	ldr	r1, [pc, #108]	; (800168c <main+0x34c>)
 8001620:	481b      	ldr	r0, [pc, #108]	; (8001690 <main+0x350>)
 8001622:	f002 feac 	bl	800437e <HAL_UART_Transmit>
    travel_x = -1*odom1.get_travel() - xf;
 8001626:	e700      	b.n	800142a <main+0xea>
 8001628:	c083126f 	.word	0xc083126f
 800162c:	400921ca 	.word	0x400921ca
 8001630:	200001a4 	.word	0x200001a4
 8001634:	200000a0 	.word	0x200000a0
 8001638:	2000018c 	.word	0x2000018c
 800163c:	20000180 	.word	0x20000180
 8001640:	ffffec79 	.word	0xffffec79
 8001644:	200001ec 	.word	0x200001ec
 8001648:	20000198 	.word	0x20000198
 800164c:	20000188 	.word	0x20000188
 8001650:	40020400 	.word	0x40020400
 8001654:	2000017c 	.word	0x2000017c
 8001658:	20000184 	.word	0x20000184
 800165c:	40668000 	.word	0x40668000
 8001660:	200001a8 	.word	0x200001a8
 8001664:	200001e8 	.word	0x200001e8
 8001668:	20000000 	.word	0x20000000
 800166c:	20000004 	.word	0x20000004
 8001670:	200001ac 	.word	0x200001ac
 8001674:	200001dc 	.word	0x200001dc
 8001678:	200001b8 	.word	0x200001b8
 800167c:	200001c4 	.word	0x200001c4
 8001680:	200001d0 	.word	0x200001d0
 8001684:	200001f0 	.word	0x200001f0
 8001688:	66666667 	.word	0x66666667
 800168c:	20000008 	.word	0x20000008
 8001690:	200000f4 	.word	0x200000f4

08001694 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b094      	sub	sp, #80	; 0x50
 8001698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169a:	f107 031c 	add.w	r3, r7, #28
 800169e:	2234      	movs	r2, #52	; 0x34
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f005 f88e 	bl	80067c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a8:	f107 0308 	add.w	r3, r7, #8
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <_Z18SystemClock_Configv+0xe4>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	4a2d      	ldr	r2, [pc, #180]	; (8001778 <_Z18SystemClock_Configv+0xe4>)
 80016c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c6:	6413      	str	r3, [r2, #64]	; 0x40
 80016c8:	4b2b      	ldr	r3, [pc, #172]	; (8001778 <_Z18SystemClock_Configv+0xe4>)
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016d4:	2300      	movs	r3, #0
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <_Z18SystemClock_Configv+0xe8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016e0:	4a26      	ldr	r2, [pc, #152]	; (800177c <_Z18SystemClock_Configv+0xe8>)
 80016e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b24      	ldr	r3, [pc, #144]	; (800177c <_Z18SystemClock_Configv+0xe8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f4:	2301      	movs	r3, #1
 80016f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fe:	2302      	movs	r3, #2
 8001700:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001702:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001706:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001708:	2310      	movs	r3, #16
 800170a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 800170c:	23c0      	movs	r3, #192	; 0xc0
 800170e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001710:	2306      	movs	r3, #6
 8001712:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001714:	2302      	movs	r3, #2
 8001716:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001718:	2302      	movs	r3, #2
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4618      	mov	r0, r3
 8001722:	f002 fb41 	bl	8003da8 <HAL_RCC_OscConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	bf14      	ite	ne
 800172c:	2301      	movne	r3, #1
 800172e:	2300      	moveq	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001736:	f000 f903 	bl	8001940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173a:	230f      	movs	r3, #15
 800173c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800173e:	2302      	movs	r3, #2
 8001740:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800174a:	2300      	movs	r3, #0
 800174c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800174e:	f107 0308 	add.w	r3, r7, #8
 8001752:	2101      	movs	r1, #1
 8001754:	4618      	mov	r0, r3
 8001756:	f001 ffdf 	bl	8003718 <HAL_RCC_ClockConfig>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	bf14      	ite	ne
 8001760:	2301      	movne	r3, #1
 8001762:	2300      	moveq	r3, #0
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 800176a:	f000 f8e9 	bl	8001940 <Error_Handler>
  }
}
 800176e:	bf00      	nop
 8001770:	3750      	adds	r7, #80	; 0x50
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	40007000 	.word	0x40007000

08001780 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 8001786:	4a16      	ldr	r2, [pc, #88]	; (80017e0 <_ZL12MX_I2C1_Initv+0x60>)
 8001788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 800178c:	4a15      	ldr	r2, [pc, #84]	; (80017e4 <_ZL12MX_I2C1_Initv+0x64>)
 800178e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 8001798:	2200      	movs	r2, #0
 800179a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 800179e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a4:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017aa:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017bc:	4807      	ldr	r0, [pc, #28]	; (80017dc <_ZL12MX_I2C1_Initv+0x5c>)
 80017be:	f000 fee7 	bl	8002590 <HAL_I2C_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bf14      	ite	ne
 80017c8:	2301      	movne	r3, #1
 80017ca:	2300      	moveq	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80017d2:	f000 f8b5 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200000a0 	.word	0x200000a0
 80017e0:	40005400 	.word	0x40005400
 80017e4:	000186a0 	.word	0x000186a0

080017e8 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 80017ee:	4a14      	ldr	r2, [pc, #80]	; (8001840 <_ZL19MX_USART3_UART_Initv+0x58>)
 80017f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 80017f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001800:	4b0e      	ldr	r3, [pc, #56]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800180c:	4b0b      	ldr	r3, [pc, #44]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 800180e:	220c      	movs	r2, #12
 8001810:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800181e:	4807      	ldr	r0, [pc, #28]	; (800183c <_ZL19MX_USART3_UART_Initv+0x54>)
 8001820:	f002 fd60 	bl	80042e4 <HAL_UART_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	bf14      	ite	ne
 800182a:	2301      	movne	r3, #1
 800182c:	2300      	moveq	r3, #0
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001834:	f000 f884 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	200000f4 	.word	0x200000f4
 8001840:	40004800 	.word	0x40004800

08001844 <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 800184a:	4a14      	ldr	r2, [pc, #80]	; (800189c <_ZL19MX_USART6_UART_Initv+0x58>)
 800184c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800184e:	4b12      	ldr	r3, [pc, #72]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001854:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001868:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 800186a:	220c      	movs	r2, #12
 800186c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186e:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800187a:	4807      	ldr	r0, [pc, #28]	; (8001898 <_ZL19MX_USART6_UART_Initv+0x54>)
 800187c:	f002 fd32 	bl	80042e4 <HAL_UART_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	bf14      	ite	ne
 8001886:	2301      	movne	r3, #1
 8001888:	2300      	moveq	r3, #0
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 8001890:	f000 f856 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20000138 	.word	0x20000138
 800189c:	40011400 	.word	0x40011400

080018a0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a6:	f107 030c 	add.w	r3, r7, #12
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a1e      	ldr	r2, [pc, #120]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a17      	ldr	r2, [pc, #92]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a10      	ldr	r2, [pc, #64]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <_ZL12MX_GPIO_Initv+0x98>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	2104      	movs	r1, #4
 800190e:	480b      	ldr	r0, [pc, #44]	; (800193c <_ZL12MX_GPIO_Initv+0x9c>)
 8001910:	f000 fe24 	bl	800255c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001914:	2304      	movs	r3, #4
 8001916:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	4619      	mov	r1, r3
 800192a:	4804      	ldr	r0, [pc, #16]	; (800193c <_ZL12MX_GPIO_Initv+0x9c>)
 800192c:	f000 fc82 	bl	8002234 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400

08001940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001944:	b672      	cpsid	i
}
 8001946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001948:	e7fe      	b.n	8001948 <Error_Handler+0x8>

0800194a <_ZSt5atan2IiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    atan2(_Tp __y, _Up __x)
 800194a:	b5b0      	push	{r4, r5, r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
 8001952:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return atan2(__type(__y), __type(__x));
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7fe fda9 	bl	80004ac <__aeabi_i2d>
 800195a:	4604      	mov	r4, r0
 800195c:	460d      	mov	r5, r1
 800195e:	6838      	ldr	r0, [r7, #0]
 8001960:	f7fe fda4 	bl	80004ac <__aeabi_i2d>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	ec43 2b11 	vmov	d1, r2, r3
 800196c:	ec45 4b10 	vmov	d0, r4, r5
 8001970:	f003 f9ba 	bl	8004ce8 <atan2>
 8001974:	eeb0 7a40 	vmov.f32	s14, s0
 8001978:	eef0 7a60 	vmov.f32	s15, s1
    }
 800197c:	eeb0 0a47 	vmov.f32	s0, s14
 8001980:	eef0 0a67 	vmov.f32	s1, s15
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800198c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d124      	bne.n	80019e6 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d11f      	bne.n	80019e6 <_Z41__static_initialization_and_destruction_0ii+0x5a>
M_TRANSMIT odom1(&huart6,0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	4911      	ldr	r1, [pc, #68]	; (80019f0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80019aa:	4812      	ldr	r0, [pc, #72]	; (80019f4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80019ac:	f7ff fc6e 	bl	800128c <_ZN10M_TRANSMITC1EP20__UART_HandleTypeDefh>
M_TRANSMIT odom2(&huart6,1);
 80019b0:	2201      	movs	r2, #1
 80019b2:	490f      	ldr	r1, [pc, #60]	; (80019f0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80019b4:	4810      	ldr	r0, [pc, #64]	; (80019f8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80019b6:	f7ff fc69 	bl	800128c <_ZN10M_TRANSMITC1EP20__UART_HandleTypeDefh>
MOVE motor_A(0, 45);
 80019ba:	222d      	movs	r2, #45	; 0x2d
 80019bc:	2100      	movs	r1, #0
 80019be:	480f      	ldr	r0, [pc, #60]	; (80019fc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80019c0:	f000 f82c 	bl	8001a1c <_ZN4MOVEC1Ehs>
MOVE motor_B(1, 135);
 80019c4:	2287      	movs	r2, #135	; 0x87
 80019c6:	2101      	movs	r1, #1
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80019ca:	f000 f827 	bl	8001a1c <_ZN4MOVEC1Ehs>
MOVE motor_C(2, -135);
 80019ce:	f06f 0286 	mvn.w	r2, #134	; 0x86
 80019d2:	2102      	movs	r1, #2
 80019d4:	480b      	ldr	r0, [pc, #44]	; (8001a04 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80019d6:	f000 f821 	bl	8001a1c <_ZN4MOVEC1Ehs>
MOVE motor_D(3, -45);
 80019da:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 80019de:	2103      	movs	r1, #3
 80019e0:	4809      	ldr	r0, [pc, #36]	; (8001a08 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80019e2:	f000 f81b 	bl	8001a1c <_ZN4MOVEC1Ehs>
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000138 	.word	0x20000138
 80019f4:	2000018c 	.word	0x2000018c
 80019f8:	20000198 	.word	0x20000198
 80019fc:	200001ac 	.word	0x200001ac
 8001a00:	200001b8 	.word	0x200001b8
 8001a04:	200001c4 	.word	0x200001c4
 8001a08:	200001d0 	.word	0x200001d0

08001a0c <_GLOBAL__sub_I_hi2c1>:
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a14:	2001      	movs	r0, #1
 8001a16:	f7ff ffb9 	bl	800198c <_Z41__static_initialization_and_destruction_0ii>
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_ZN4MOVEC1Ehs>:

#include "move.h"

MOVE::MOVE(uint8_t motor_id, int16_t motor_degree){
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	70fb      	strb	r3, [r7, #3]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	803b      	strh	r3, [r7, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <_ZN4MOVEC1Ehs+0x30>)
 8001a30:	609a      	str	r2, [r3, #8]
    MOTOR_ID = motor_id;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	78fa      	ldrb	r2, [r7, #3]
 8001a36:	701a      	strb	r2, [r3, #0]
    MOTOR_DEGREE = motor_degree;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	883a      	ldrh	r2, [r7, #0]
 8001a3c:	805a      	strh	r2, [r3, #2]
}
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	3f333333 	.word	0x3f333333

08001a50 <_ZN4MOVE9calcurateEsss>:

void MOVE::calcurate(int16_t gyro_degree, int16_t goal_degree, int16_t goal_speed){
 8001a50:	b5b0      	push	{r4, r5, r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	4608      	mov	r0, r1
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4603      	mov	r3, r0
 8001a60:	817b      	strh	r3, [r7, #10]
 8001a62:	460b      	mov	r3, r1
 8001a64:	813b      	strh	r3, [r7, #8]
 8001a66:	4613      	mov	r3, r2
 8001a68:	80fb      	strh	r3, [r7, #6]
    int roll_speed;
    if(gyro_degree > 180){gyro_degree -= 360;}
 8001a6a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a6e:	2bb4      	cmp	r3, #180	; 0xb4
 8001a70:	dd05      	ble.n	8001a7e <_ZN4MOVE9calcurateEsss+0x2e>
 8001a72:	897b      	ldrh	r3, [r7, #10]
 8001a74:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	817b      	strh	r3, [r7, #10]
 8001a7c:	e009      	b.n	8001a92 <_ZN4MOVE9calcurateEsss+0x42>
    else if(gyro_degree <-180){gyro_degree += 360;}
 8001a7e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a82:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8001a86:	da04      	bge.n	8001a92 <_ZN4MOVE9calcurateEsss+0x42>
 8001a88:	897b      	ldrh	r3, [r7, #10]
 8001a8a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	817b      	strh	r3, [r7, #10]

    if (gyro_degree > 0){
 8001a92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	dd14      	ble.n	8001ac4 <_ZN4MOVE9calcurateEsss+0x74>
        roll_speed = -10 + (-gyro_degree * 3);
 8001a9a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	3b0a      	subs	r3, #10
 8001aa6:	617b      	str	r3, [r7, #20]
        if (gyro_degree < 6){
 8001aa8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aac:	2b05      	cmp	r3, #5
 8001aae:	dc01      	bgt.n	8001ab4 <_ZN4MOVE9calcurateEsss+0x64>
            roll_speed = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
        }
        if (roll_speed < -150){
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	f113 0f96 	cmn.w	r3, #150	; 0x96
 8001aba:	da1d      	bge.n	8001af8 <_ZN4MOVE9calcurateEsss+0xa8>
            roll_speed = -150;
 8001abc:	f06f 0395 	mvn.w	r3, #149	; 0x95
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	e019      	b.n	8001af8 <_ZN4MOVE9calcurateEsss+0xa8>
        }
    }else if (gyro_degree < 0){
 8001ac4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	da13      	bge.n	8001af4 <_ZN4MOVE9calcurateEsss+0xa4>
        roll_speed = 10 + (-gyro_degree * 3);
 8001acc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	330a      	adds	r3, #10
 8001ad8:	617b      	str	r3, [r7, #20]
        if (gyro_degree > -6){
 8001ada:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ade:	f113 0f05 	cmn.w	r3, #5
 8001ae2:	db01      	blt.n	8001ae8 <_ZN4MOVE9calcurateEsss+0x98>
            roll_speed = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
        }
        if (roll_speed > 150){
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	2b96      	cmp	r3, #150	; 0x96
 8001aec:	dd04      	ble.n	8001af8 <_ZN4MOVE9calcurateEsss+0xa8>
            roll_speed = 150;
 8001aee:	2396      	movs	r3, #150	; 0x96
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	e001      	b.n	8001af8 <_ZN4MOVE9calcurateEsss+0xa8>
        }
    }else{
        roll_speed = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
    }

    motor_speed = (int)goal_speed*sin((PI/180)*(goal_degree - MOTOR_DEGREE));
 8001af8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fcd5 	bl	80004ac <__aeabi_i2d>
 8001b02:	4604      	mov	r4, r0
 8001b04:	460d      	mov	r5, r1
 8001b06:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001b10:	1a9b      	subs	r3, r3, r2
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fcca 	bl	80004ac <__aeabi_i2d>
 8001b18:	a325      	add	r3, pc, #148	; (adr r3, 8001bb0 <_ZN4MOVE9calcurateEsss+0x160>)
 8001b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1e:	f7fe fd2f 	bl	8000580 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	ec43 2b17 	vmov	d7, r2, r3
 8001b2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b2e:	eef0 0a67 	vmov.f32	s1, s15
 8001b32:	f003 f84d 	bl	8004bd0 <sin>
 8001b36:	ec53 2b10 	vmov	r2, r3, d0
 8001b3a:	4620      	mov	r0, r4
 8001b3c:	4629      	mov	r1, r5
 8001b3e:	f7fe fd1f 	bl	8000580 <__aeabi_dmul>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4610      	mov	r0, r2
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f7fe ffc9 	bl	8000ae0 <__aeabi_d2iz>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b21a      	sxth	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	809a      	strh	r2, [r3, #4]
    motor_speed = (int)(motor_speed * motor_rate) + (roll_speed * (1 - motor_rate));
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b5c:	ee07 3a90 	vmov	s15, r3
 8001b60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	ee07 3a90 	vmov	s15, r3
 8001b7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b86:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001b8a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b9a:	ee17 3a90 	vmov	r3, s15
 8001b9e:	b21a      	sxth	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	809a      	strh	r2, [r3, #4]

}
 8001ba4:	bf00      	nop
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bdb0      	pop	{r4, r5, r7, pc}
 8001bac:	f3af 8000 	nop.w
 8001bb0:	171ea105 	.word	0x171ea105
 8001bb4:	3f91df24 	.word	0x3f91df24

08001bb8 <_ZN4MOVE9set_arrayEPh>:

void MOVE::set_array(uint8_t *send_array){
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
    send_array[MOTOR_ID*3]=250+MOTOR_ID;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	781a      	ldrb	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	460b      	mov	r3, r1
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	440b      	add	r3, r1
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3a06      	subs	r2, #6
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	701a      	strb	r2, [r3, #0]
    int16_t send_speed = motor_speed;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	889b      	ldrh	r3, [r3, #4]
 8001be2:	81fb      	strh	r3, [r7, #14]
    send_speed += 5000;
 8001be4:	89fb      	ldrh	r3, [r7, #14]
 8001be6:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8001bea:	3308      	adds	r3, #8
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	81fb      	strh	r3, [r7, #14]
	for(int i = 1; i <3 ;i++){
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	dc26      	bgt.n	8001c48 <_ZN4MOVE9set_arrayEPh+0x90>
		send_array[MOTOR_ID*3+i] = send_speed%100;
 8001bfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bfe:	4a15      	ldr	r2, [pc, #84]	; (8001c54 <_ZN4MOVE9set_arrayEPh+0x9c>)
 8001c00:	fb82 1203 	smull	r1, r2, r2, r3
 8001c04:	1151      	asrs	r1, r2, #5
 8001c06:	17da      	asrs	r2, r3, #31
 8001c08:	1a8a      	subs	r2, r1, r2
 8001c0a:	2164      	movs	r1, #100	; 0x64
 8001c0c:	fb01 f202 	mul.w	r2, r1, r2
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	b219      	sxth	r1, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	441a      	add	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	4413      	add	r3, r2
 8001c24:	461a      	mov	r2, r3
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	4413      	add	r3, r2
 8001c2a:	b2ca      	uxtb	r2, r1
 8001c2c:	701a      	strb	r2, [r3, #0]
		send_speed = (int)send_speed/100;
 8001c2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <_ZN4MOVE9set_arrayEPh+0x9c>)
 8001c34:	fb82 1203 	smull	r1, r2, r2, r3
 8001c38:	1152      	asrs	r2, r2, #5
 8001c3a:	17db      	asrs	r3, r3, #31
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	81fb      	strh	r3, [r7, #14]
	for(int i = 1; i <3 ;i++){
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	3301      	adds	r3, #1
 8001c44:	60bb      	str	r3, [r7, #8]
 8001c46:	e7d5      	b.n	8001bf4 <_ZN4MOVE9set_arrayEPh+0x3c>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	51eb851f 	.word	0x51eb851f

08001c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c66:	4a0f      	ldr	r2, [pc, #60]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	603b      	str	r3, [r7, #0]
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	4a08      	ldr	r2, [pc, #32]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <HAL_MspInit+0x4c>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c92:	603b      	str	r3, [r7, #0]
 8001c94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800

08001ca8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a19      	ldr	r2, [pc, #100]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d12c      	bne.n	8001d24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a17      	ldr	r2, [pc, #92]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001cd4:	f043 0302 	orr.w	r3, r3, #2
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001ce6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cec:	2312      	movs	r3, #18
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	4619      	mov	r1, r3
 8001d02:	480c      	ldr	r0, [pc, #48]	; (8001d34 <HAL_I2C_MspInit+0x8c>)
 8001d04:	f000 fa96 	bl	8002234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d10:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001d12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d16:	6413      	str	r3, [r2, #64]	; 0x40
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_I2C_MspInit+0x88>)
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d24:	bf00      	nop
 8001d26:	3728      	adds	r7, #40	; 0x28
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40005400 	.word	0x40005400
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020400 	.word	0x40020400

08001d38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	; 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a41      	ldr	r2, [pc, #260]	; (8001e5c <HAL_UART_MspInit+0x124>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d14b      	bne.n	8001df2 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
 8001d5e:	4b40      	ldr	r3, [pc, #256]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	4a3f      	ldr	r2, [pc, #252]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d68:	6413      	str	r3, [r2, #64]	; 0x40
 8001d6a:	4b3d      	ldr	r3, [pc, #244]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d72:	61bb      	str	r3, [r7, #24]
 8001d74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	4b39      	ldr	r3, [pc, #228]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a38      	ldr	r2, [pc, #224]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d80:	f043 0304 	orr.w	r3, r3, #4
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b36      	ldr	r3, [pc, #216]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0304 	and.w	r3, r3, #4
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	4b32      	ldr	r3, [pc, #200]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	4a31      	ldr	r2, [pc, #196]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	6313      	str	r3, [r2, #48]	; 0x30
 8001da2:	4b2f      	ldr	r3, [pc, #188]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	613b      	str	r3, [r7, #16]
 8001dac:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PC5     ------> USART3_RX
    PB10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001dae:	2320      	movs	r3, #32
 8001db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dbe:	2307      	movs	r3, #7
 8001dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4826      	ldr	r0, [pc, #152]	; (8001e64 <HAL_UART_MspInit+0x12c>)
 8001dca:	f000 fa33 	bl	8002234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001de0:	2307      	movs	r3, #7
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	4619      	mov	r1, r3
 8001dea:	481f      	ldr	r0, [pc, #124]	; (8001e68 <HAL_UART_MspInit+0x130>)
 8001dec:	f000 fa22 	bl	8002234 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001df0:	e030      	b.n	8001e54 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART6)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a1d      	ldr	r2, [pc, #116]	; (8001e6c <HAL_UART_MspInit+0x134>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d12b      	bne.n	8001e54 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e04:	4a16      	ldr	r2, [pc, #88]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e06:	f043 0320 	orr.w	r3, r3, #32
 8001e0a:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0c:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e10:	f003 0320 	and.w	r3, r3, #32
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e20:	4a0f      	ldr	r2, [pc, #60]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e22:	f043 0304 	orr.w	r3, r3, #4
 8001e26:	6313      	str	r3, [r2, #48]	; 0x30
 8001e28:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <HAL_UART_MspInit+0x128>)
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e34:	23c0      	movs	r3, #192	; 0xc0
 8001e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e44:	2308      	movs	r3, #8
 8001e46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4805      	ldr	r0, [pc, #20]	; (8001e64 <HAL_UART_MspInit+0x12c>)
 8001e50:	f000 f9f0 	bl	8002234 <HAL_GPIO_Init>
}
 8001e54:	bf00      	nop
 8001e56:	3730      	adds	r7, #48	; 0x30
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40004800 	.word	0x40004800
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40020800 	.word	0x40020800
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	40011400 	.word	0x40011400

08001e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <NMI_Handler+0x4>

08001e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7a:	e7fe      	b.n	8001e7a <HardFault_Handler+0x4>

08001e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e80:	e7fe      	b.n	8001e80 <MemManage_Handler+0x4>

08001e82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e86:	e7fe      	b.n	8001e86 <BusFault_Handler+0x4>

08001e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e8c:	e7fe      	b.n	8001e8c <UsageFault_Handler+0x4>

08001e8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ebc:	f000 f890 	bl	8001fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <SystemInit+0x20>)
 8001eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <SystemInit+0x20>)
 8001ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eec:	480d      	ldr	r0, [pc, #52]	; (8001f24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eee:	490e      	ldr	r1, [pc, #56]	; (8001f28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ef0:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef4:	e002      	b.n	8001efc <LoopCopyDataInit>

08001ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efa:	3304      	adds	r3, #4

08001efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f00:	d3f9      	bcc.n	8001ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f02:	4a0b      	ldr	r2, [pc, #44]	; (8001f30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f04:	4c0b      	ldr	r4, [pc, #44]	; (8001f34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f08:	e001      	b.n	8001f0e <LoopFillZerobss>

08001f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f0c:	3204      	adds	r2, #4

08001f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f10:	d3fb      	bcc.n	8001f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f12:	f7ff ffd7 	bl	8001ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f16:	f004 fc23 	bl	8006760 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1a:	f7ff fa11 	bl	8001340 <main>
  bx  lr    
 8001f1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f28:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001f2c:	08006a6c 	.word	0x08006a6c
  ldr r2, =_sbss
 8001f30:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001f34:	200001f8 	.word	0x200001f8

08001f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f38:	e7fe      	b.n	8001f38 <ADC_IRQHandler>
	...

08001f3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f40:	4b0e      	ldr	r3, [pc, #56]	; (8001f7c <HAL_Init+0x40>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0d      	ldr	r2, [pc, #52]	; (8001f7c <HAL_Init+0x40>)
 8001f46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_Init+0x40>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <HAL_Init+0x40>)
 8001f52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f58:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <HAL_Init+0x40>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a07      	ldr	r2, [pc, #28]	; (8001f7c <HAL_Init+0x40>)
 8001f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f64:	2003      	movs	r0, #3
 8001f66:	f000 f931 	bl	80021cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f6a:	200f      	movs	r0, #15
 8001f6c:	f000 f808 	bl	8001f80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f70:	f7ff fe72 	bl	8001c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40023c00 	.word	0x40023c00

08001f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_InitTick+0x54>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <HAL_InitTick+0x58>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4619      	mov	r1, r3
 8001f92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f93b 	bl	800221a <HAL_SYSTICK_Config>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00e      	b.n	8001fcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2b0f      	cmp	r3, #15
 8001fb2:	d80a      	bhi.n	8001fca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f000 f911 	bl	80021e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fc0:	4a06      	ldr	r2, [pc, #24]	; (8001fdc <HAL_InitTick+0x5c>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	e000      	b.n	8001fcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000014 	.word	0x20000014
 8001fd8:	2000001c 	.word	0x2000001c
 8001fdc:	20000018 	.word	0x20000018

08001fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <HAL_IncTick+0x20>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4b06      	ldr	r3, [pc, #24]	; (8002004 <HAL_IncTick+0x24>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4413      	add	r3, r2
 8001ff0:	4a04      	ldr	r2, [pc, #16]	; (8002004 <HAL_IncTick+0x24>)
 8001ff2:	6013      	str	r3, [r2, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	2000001c 	.word	0x2000001c
 8002004:	200001f4 	.word	0x200001f4

08002008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return uwTick;
 800200c:	4b03      	ldr	r3, [pc, #12]	; (800201c <HAL_GetTick+0x14>)
 800200e:	681b      	ldr	r3, [r3, #0]
}
 8002010:	4618      	mov	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	200001f4 	.word	0x200001f4

08002020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002028:	f7ff ffee 	bl	8002008 <HAL_GetTick>
 800202c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002038:	d005      	beq.n	8002046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800203a:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <HAL_Delay+0x44>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	461a      	mov	r2, r3
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4413      	add	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002046:	bf00      	nop
 8002048:	f7ff ffde 	bl	8002008 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	429a      	cmp	r2, r3
 8002056:	d8f7      	bhi.n	8002048 <HAL_Delay+0x28>
  {
  }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	2000001c 	.word	0x2000001c

08002068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002078:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002084:	4013      	ands	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002090:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002094:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800209a:	4a04      	ldr	r2, [pc, #16]	; (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	60d3      	str	r3, [r2, #12]
}
 80020a0:	bf00      	nop
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b4:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <__NVIC_GetPriorityGrouping+0x18>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	0a1b      	lsrs	r3, r3, #8
 80020ba:	f003 0307 	and.w	r3, r3, #7
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	6039      	str	r1, [r7, #0]
 80020d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	db0a      	blt.n	80020f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	490c      	ldr	r1, [pc, #48]	; (8002118 <__NVIC_SetPriority+0x4c>)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	0112      	lsls	r2, r2, #4
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	440b      	add	r3, r1
 80020f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f4:	e00a      	b.n	800210c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4908      	ldr	r1, [pc, #32]	; (800211c <__NVIC_SetPriority+0x50>)
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	3b04      	subs	r3, #4
 8002104:	0112      	lsls	r2, r2, #4
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	440b      	add	r3, r1
 800210a:	761a      	strb	r2, [r3, #24]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000e100 	.word	0xe000e100
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002120:	b480      	push	{r7}
 8002122:	b089      	sub	sp, #36	; 0x24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f1c3 0307 	rsb	r3, r3, #7
 800213a:	2b04      	cmp	r3, #4
 800213c:	bf28      	it	cs
 800213e:	2304      	movcs	r3, #4
 8002140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3304      	adds	r3, #4
 8002146:	2b06      	cmp	r3, #6
 8002148:	d902      	bls.n	8002150 <NVIC_EncodePriority+0x30>
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3b03      	subs	r3, #3
 800214e:	e000      	b.n	8002152 <NVIC_EncodePriority+0x32>
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	f04f 32ff 	mov.w	r2, #4294967295
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43da      	mvns	r2, r3
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	401a      	ands	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002168:	f04f 31ff 	mov.w	r1, #4294967295
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa01 f303 	lsl.w	r3, r1, r3
 8002172:	43d9      	mvns	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	4313      	orrs	r3, r2
         );
}
 800217a:	4618      	mov	r0, r3
 800217c:	3724      	adds	r7, #36	; 0x24
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
	...

08002188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002198:	d301      	bcc.n	800219e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800219a:	2301      	movs	r3, #1
 800219c:	e00f      	b.n	80021be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219e:	4a0a      	ldr	r2, [pc, #40]	; (80021c8 <SysTick_Config+0x40>)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a6:	210f      	movs	r1, #15
 80021a8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ac:	f7ff ff8e 	bl	80020cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <SysTick_Config+0x40>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b6:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <SysTick_Config+0x40>)
 80021b8:	2207      	movs	r2, #7
 80021ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	e000e010 	.word	0xe000e010

080021cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f7ff ff47 	bl	8002068 <__NVIC_SetPriorityGrouping>
}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
 80021ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f4:	f7ff ff5c 	bl	80020b0 <__NVIC_GetPriorityGrouping>
 80021f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	68b9      	ldr	r1, [r7, #8]
 80021fe:	6978      	ldr	r0, [r7, #20]
 8002200:	f7ff ff8e 	bl	8002120 <NVIC_EncodePriority>
 8002204:	4602      	mov	r2, r0
 8002206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220a:	4611      	mov	r1, r2
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff5d 	bl	80020cc <__NVIC_SetPriority>
}
 8002212:	bf00      	nop
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff ffb0 	bl	8002188 <SysTick_Config>
 8002228:	4603      	mov	r3, r0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002234:	b480      	push	{r7}
 8002236:	b089      	sub	sp, #36	; 0x24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002246:	2300      	movs	r3, #0
 8002248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	e165      	b.n	800251c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002250:	2201      	movs	r2, #1
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4013      	ands	r3, r2
 8002262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	429a      	cmp	r2, r3
 800226a:	f040 8154 	bne.w	8002516 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b01      	cmp	r3, #1
 8002278:	d005      	beq.n	8002286 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002282:	2b02      	cmp	r3, #2
 8002284:	d130      	bne.n	80022e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	2203      	movs	r2, #3
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4013      	ands	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022bc:	2201      	movs	r2, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	f003 0201 	and.w	r2, r3, #1
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d017      	beq.n	8002324 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d123      	bne.n	8002378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	08da      	lsrs	r2, r3, #3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3208      	adds	r2, #8
 8002338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	220f      	movs	r2, #15
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	08da      	lsrs	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3208      	adds	r2, #8
 8002372:	69b9      	ldr	r1, [r7, #24]
 8002374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0203 	and.w	r2, r3, #3
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80ae 	beq.w	8002516 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	4b5d      	ldr	r3, [pc, #372]	; (8002534 <HAL_GPIO_Init+0x300>)
 80023c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c2:	4a5c      	ldr	r2, [pc, #368]	; (8002534 <HAL_GPIO_Init+0x300>)
 80023c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023c8:	6453      	str	r3, [r2, #68]	; 0x44
 80023ca:	4b5a      	ldr	r3, [pc, #360]	; (8002534 <HAL_GPIO_Init+0x300>)
 80023cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023d6:	4a58      	ldr	r2, [pc, #352]	; (8002538 <HAL_GPIO_Init+0x304>)
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	3302      	adds	r3, #2
 80023de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	220f      	movs	r2, #15
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4013      	ands	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a4f      	ldr	r2, [pc, #316]	; (800253c <HAL_GPIO_Init+0x308>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d025      	beq.n	800244e <HAL_GPIO_Init+0x21a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a4e      	ldr	r2, [pc, #312]	; (8002540 <HAL_GPIO_Init+0x30c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d01f      	beq.n	800244a <HAL_GPIO_Init+0x216>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a4d      	ldr	r2, [pc, #308]	; (8002544 <HAL_GPIO_Init+0x310>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d019      	beq.n	8002446 <HAL_GPIO_Init+0x212>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a4c      	ldr	r2, [pc, #304]	; (8002548 <HAL_GPIO_Init+0x314>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <HAL_GPIO_Init+0x20e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a4b      	ldr	r2, [pc, #300]	; (800254c <HAL_GPIO_Init+0x318>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00d      	beq.n	800243e <HAL_GPIO_Init+0x20a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a4a      	ldr	r2, [pc, #296]	; (8002550 <HAL_GPIO_Init+0x31c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_Init+0x206>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a49      	ldr	r2, [pc, #292]	; (8002554 <HAL_GPIO_Init+0x320>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_GPIO_Init+0x202>
 8002432:	2306      	movs	r3, #6
 8002434:	e00c      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002436:	2307      	movs	r3, #7
 8002438:	e00a      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800243a:	2305      	movs	r3, #5
 800243c:	e008      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800243e:	2304      	movs	r3, #4
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002442:	2303      	movs	r3, #3
 8002444:	e004      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002446:	2302      	movs	r3, #2
 8002448:	e002      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800244e:	2300      	movs	r3, #0
 8002450:	69fa      	ldr	r2, [r7, #28]
 8002452:	f002 0203 	and.w	r2, r2, #3
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4093      	lsls	r3, r2
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002460:	4935      	ldr	r1, [pc, #212]	; (8002538 <HAL_GPIO_Init+0x304>)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800246e:	4b3a      	ldr	r3, [pc, #232]	; (8002558 <HAL_GPIO_Init+0x324>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002492:	4a31      	ldr	r2, [pc, #196]	; (8002558 <HAL_GPIO_Init+0x324>)
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002498:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <HAL_GPIO_Init+0x324>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024bc:	4a26      	ldr	r2, [pc, #152]	; (8002558 <HAL_GPIO_Init+0x324>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024c2:	4b25      	ldr	r3, [pc, #148]	; (8002558 <HAL_GPIO_Init+0x324>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	43db      	mvns	r3, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4013      	ands	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024e6:	4a1c      	ldr	r2, [pc, #112]	; (8002558 <HAL_GPIO_Init+0x324>)
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024ec:	4b1a      	ldr	r3, [pc, #104]	; (8002558 <HAL_GPIO_Init+0x324>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002510:	4a11      	ldr	r2, [pc, #68]	; (8002558 <HAL_GPIO_Init+0x324>)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3301      	adds	r3, #1
 800251a:	61fb      	str	r3, [r7, #28]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b0f      	cmp	r3, #15
 8002520:	f67f ae96 	bls.w	8002250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3724      	adds	r7, #36	; 0x24
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	40013800 	.word	0x40013800
 800253c:	40020000 	.word	0x40020000
 8002540:	40020400 	.word	0x40020400
 8002544:	40020800 	.word	0x40020800
 8002548:	40020c00 	.word	0x40020c00
 800254c:	40021000 	.word	0x40021000
 8002550:	40021400 	.word	0x40021400
 8002554:	40021800 	.word	0x40021800
 8002558:	40013c00 	.word	0x40013c00

0800255c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
 8002568:	4613      	mov	r3, r2
 800256a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800256c:	787b      	ldrb	r3, [r7, #1]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002572:	887a      	ldrh	r2, [r7, #2]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002578:	e003      	b.n	8002582 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800257a:	887b      	ldrh	r3, [r7, #2]
 800257c:	041a      	lsls	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	619a      	str	r2, [r3, #24]
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e12b      	b.n	80027fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d106      	bne.n	80025bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff fb76 	bl	8001ca8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2224      	movs	r2, #36	; 0x24
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025f4:	f001 f982 	bl	80038fc <HAL_RCC_GetPCLK1Freq>
 80025f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	4a81      	ldr	r2, [pc, #516]	; (8002804 <HAL_I2C_Init+0x274>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d807      	bhi.n	8002614 <HAL_I2C_Init+0x84>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4a80      	ldr	r2, [pc, #512]	; (8002808 <HAL_I2C_Init+0x278>)
 8002608:	4293      	cmp	r3, r2
 800260a:	bf94      	ite	ls
 800260c:	2301      	movls	r3, #1
 800260e:	2300      	movhi	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	e006      	b.n	8002622 <HAL_I2C_Init+0x92>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4a7d      	ldr	r2, [pc, #500]	; (800280c <HAL_I2C_Init+0x27c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	bf94      	ite	ls
 800261c:	2301      	movls	r3, #1
 800261e:	2300      	movhi	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e0e7      	b.n	80027fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	4a78      	ldr	r2, [pc, #480]	; (8002810 <HAL_I2C_Init+0x280>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	0c9b      	lsrs	r3, r3, #18
 8002634:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68ba      	ldr	r2, [r7, #8]
 8002646:	430a      	orrs	r2, r1
 8002648:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	4a6a      	ldr	r2, [pc, #424]	; (8002804 <HAL_I2C_Init+0x274>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d802      	bhi.n	8002664 <HAL_I2C_Init+0xd4>
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3301      	adds	r3, #1
 8002662:	e009      	b.n	8002678 <HAL_I2C_Init+0xe8>
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800266a:	fb02 f303 	mul.w	r3, r2, r3
 800266e:	4a69      	ldr	r2, [pc, #420]	; (8002814 <HAL_I2C_Init+0x284>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	099b      	lsrs	r3, r3, #6
 8002676:	3301      	adds	r3, #1
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	430b      	orrs	r3, r1
 800267e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800268a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	495c      	ldr	r1, [pc, #368]	; (8002804 <HAL_I2C_Init+0x274>)
 8002694:	428b      	cmp	r3, r1
 8002696:	d819      	bhi.n	80026cc <HAL_I2C_Init+0x13c>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	1e59      	subs	r1, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80026a6:	1c59      	adds	r1, r3, #1
 80026a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026ac:	400b      	ands	r3, r1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00a      	beq.n	80026c8 <HAL_I2C_Init+0x138>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	1e59      	subs	r1, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80026c0:	3301      	adds	r3, #1
 80026c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c6:	e051      	b.n	800276c <HAL_I2C_Init+0x1dc>
 80026c8:	2304      	movs	r3, #4
 80026ca:	e04f      	b.n	800276c <HAL_I2C_Init+0x1dc>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d111      	bne.n	80026f8 <HAL_I2C_Init+0x168>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1e58      	subs	r0, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6859      	ldr	r1, [r3, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	440b      	add	r3, r1
 80026e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e6:	3301      	adds	r3, #1
 80026e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	bf0c      	ite	eq
 80026f0:	2301      	moveq	r3, #1
 80026f2:	2300      	movne	r3, #0
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	e012      	b.n	800271e <HAL_I2C_Init+0x18e>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1e58      	subs	r0, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	0099      	lsls	r1, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	fbb0 f3f3 	udiv	r3, r0, r3
 800270e:	3301      	adds	r3, #1
 8002710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf0c      	ite	eq
 8002718:	2301      	moveq	r3, #1
 800271a:	2300      	movne	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Init+0x196>
 8002722:	2301      	movs	r3, #1
 8002724:	e022      	b.n	800276c <HAL_I2C_Init+0x1dc>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10e      	bne.n	800274c <HAL_I2C_Init+0x1bc>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1e58      	subs	r0, r3, #1
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6859      	ldr	r1, [r3, #4]
 8002736:	460b      	mov	r3, r1
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	440b      	add	r3, r1
 800273c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002740:	3301      	adds	r3, #1
 8002742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800274a:	e00f      	b.n	800276c <HAL_I2C_Init+0x1dc>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	1e58      	subs	r0, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6859      	ldr	r1, [r3, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	0099      	lsls	r1, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002762:	3301      	adds	r3, #1
 8002764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002768:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	6809      	ldr	r1, [r1, #0]
 8002770:	4313      	orrs	r3, r2
 8002772:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69da      	ldr	r2, [r3, #28]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	431a      	orrs	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800279a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6911      	ldr	r1, [r2, #16]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	68d2      	ldr	r2, [r2, #12]
 80027a6:	4311      	orrs	r1, r2
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	430b      	orrs	r3, r1
 80027ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f042 0201 	orr.w	r2, r2, #1
 80027da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2220      	movs	r2, #32
 80027e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	000186a0 	.word	0x000186a0
 8002808:	001e847f 	.word	0x001e847f
 800280c:	003d08ff 	.word	0x003d08ff
 8002810:	431bde83 	.word	0x431bde83
 8002814:	10624dd3 	.word	0x10624dd3

08002818 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	461a      	mov	r2, r3
 8002824:	460b      	mov	r3, r1
 8002826:	817b      	strh	r3, [r7, #10]
 8002828:	4613      	mov	r3, r2
 800282a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800282c:	f7ff fbec 	bl	8002008 <HAL_GetTick>
 8002830:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b20      	cmp	r3, #32
 800283c:	f040 80e0 	bne.w	8002a00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2319      	movs	r3, #25
 8002846:	2201      	movs	r2, #1
 8002848:	4970      	ldr	r1, [pc, #448]	; (8002a0c <HAL_I2C_Master_Transmit+0x1f4>)
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 fd86 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002856:	2302      	movs	r3, #2
 8002858:	e0d3      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_I2C_Master_Transmit+0x50>
 8002864:	2302      	movs	r3, #2
 8002866:	e0cc      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b01      	cmp	r3, #1
 800287c:	d007      	beq.n	800288e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f042 0201 	orr.w	r2, r2, #1
 800288c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2221      	movs	r2, #33	; 0x21
 80028a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2210      	movs	r2, #16
 80028aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	893a      	ldrh	r2, [r7, #8]
 80028be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4a50      	ldr	r2, [pc, #320]	; (8002a10 <HAL_I2C_Master_Transmit+0x1f8>)
 80028ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028d0:	8979      	ldrh	r1, [r7, #10]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	6a3a      	ldr	r2, [r7, #32]
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f000 fbf0 	bl	80030bc <I2C_MasterRequestWrite>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e08d      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028fc:	e066      	b.n	80029cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	6a39      	ldr	r1, [r7, #32]
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 fe00 	bl	8003508 <I2C_WaitOnTXEFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00d      	beq.n	800292a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	2b04      	cmp	r3, #4
 8002914:	d107      	bne.n	8002926 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002924:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e06b      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	1c5a      	adds	r2, r3, #1
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002944:	b29b      	uxth	r3, r3
 8002946:	3b01      	subs	r3, #1
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002952:	3b01      	subs	r3, #1
 8002954:	b29a      	uxth	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	2b04      	cmp	r3, #4
 8002966:	d11b      	bne.n	80029a0 <HAL_I2C_Master_Transmit+0x188>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296c:	2b00      	cmp	r3, #0
 800296e:	d017      	beq.n	80029a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298a:	b29b      	uxth	r3, r3
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002998:	3b01      	subs	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	6a39      	ldr	r1, [r7, #32]
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 fdf0 	bl	800358a <I2C_WaitOnBTFFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00d      	beq.n	80029cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	2b04      	cmp	r3, #4
 80029b6:	d107      	bne.n	80029c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e01a      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d194      	bne.n	80028fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2220      	movs	r2, #32
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029fc:	2300      	movs	r3, #0
 80029fe:	e000      	b.n	8002a02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a00:	2302      	movs	r3, #2
  }
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	00100002 	.word	0x00100002
 8002a10:	ffff0000 	.word	0xffff0000

08002a14 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08c      	sub	sp, #48	; 0x30
 8002a18:	af02      	add	r7, sp, #8
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	607a      	str	r2, [r7, #4]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	460b      	mov	r3, r1
 8002a22:	817b      	strh	r3, [r7, #10]
 8002a24:	4613      	mov	r3, r2
 8002a26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a28:	f7ff faee 	bl	8002008 <HAL_GetTick>
 8002a2c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b20      	cmp	r3, #32
 8002a38:	f040 820b 	bne.w	8002e52 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2319      	movs	r3, #25
 8002a42:	2201      	movs	r2, #1
 8002a44:	497c      	ldr	r1, [pc, #496]	; (8002c38 <HAL_I2C_Master_Receive+0x224>)
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 fc88 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a52:	2302      	movs	r3, #2
 8002a54:	e1fe      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <HAL_I2C_Master_Receive+0x50>
 8002a60:	2302      	movs	r3, #2
 8002a62:	e1f7      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d007      	beq.n	8002a8a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0201 	orr.w	r2, r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2222      	movs	r2, #34	; 0x22
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	893a      	ldrh	r2, [r7, #8]
 8002aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4a5c      	ldr	r2, [pc, #368]	; (8002c3c <HAL_I2C_Master_Receive+0x228>)
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002acc:	8979      	ldrh	r1, [r7, #10]
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 fb74 	bl	80031c0 <I2C_MasterRequestRead>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e1b8      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d113      	bne.n	8002b12 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aea:	2300      	movs	r3, #0
 8002aec:	623b      	str	r3, [r7, #32]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	623b      	str	r3, [r7, #32]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	623b      	str	r3, [r7, #32]
 8002afe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	e18c      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d11b      	bne.n	8002b52 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61fb      	str	r3, [r7, #28]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	61fb      	str	r3, [r7, #28]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	61fb      	str	r3, [r7, #28]
 8002b3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e16c      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d11b      	bne.n	8002b92 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b68:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61bb      	str	r3, [r7, #24]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	61bb      	str	r3, [r7, #24]
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	e14c      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002bb8:	e138      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbe:	2b03      	cmp	r3, #3
 8002bc0:	f200 80f1 	bhi.w	8002da6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d123      	bne.n	8002c14 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 fd1b 	bl	800360c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e139      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691a      	ldr	r2, [r3, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c12:	e10b      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d14e      	bne.n	8002cba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c22:	2200      	movs	r2, #0
 8002c24:	4906      	ldr	r1, [pc, #24]	; (8002c40 <HAL_I2C_Master_Receive+0x22c>)
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fb98 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d008      	beq.n	8002c44 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e10e      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
 8002c36:	bf00      	nop
 8002c38:	00100002 	.word	0x00100002
 8002c3c:	ffff0000 	.word	0xffff0000
 8002c40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	691a      	ldr	r2, [r3, #16]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c70:	3b01      	subs	r3, #1
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	691a      	ldr	r2, [r3, #16]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c98:	1c5a      	adds	r2, r3, #1
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cb8:	e0b8      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	4966      	ldr	r1, [pc, #408]	; (8002e5c <HAL_I2C_Master_Receive+0x448>)
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f000 fb49 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e0bf      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	691a      	ldr	r2, [r3, #16]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	494f      	ldr	r1, [pc, #316]	; (8002e5c <HAL_I2C_Master_Receive+0x448>)
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 fb1b 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e091      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691a      	ldr	r2, [r3, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	691a      	ldr	r2, [r3, #16]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	b2d2      	uxtb	r2, r2
 8002d7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002da4:	e042      	b.n	8002e2c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 fc2e 	bl	800360c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e04c      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	b2d2      	uxtb	r2, r2
 8002dc6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3b01      	subs	r3, #1
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	f003 0304 	and.w	r3, r3, #4
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d118      	bne.n	8002e2c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	1c5a      	adds	r2, r3, #1
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f47f aec2 	bne.w	8002bba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e000      	b.n	8002e54 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002e52:	2302      	movs	r3, #2
  }
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3728      	adds	r7, #40	; 0x28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	00010004 	.word	0x00010004

08002e60 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	607a      	str	r2, [r7, #4]
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e70:	f7ff f8ca 	bl	8002008 <HAL_GetTick>
 8002e74:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b20      	cmp	r3, #32
 8002e84:	f040 8111 	bne.w	80030aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	9300      	str	r3, [sp, #0]
 8002e8c:	2319      	movs	r3, #25
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4988      	ldr	r1, [pc, #544]	; (80030b4 <HAL_I2C_IsDeviceReady+0x254>)
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 fa62 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e104      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_I2C_IsDeviceReady+0x50>
 8002eac:	2302      	movs	r3, #2
 8002eae:	e0fd      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d007      	beq.n	8002ed6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0201 	orr.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ee4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2224      	movs	r2, #36	; 0x24
 8002eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4a70      	ldr	r2, [pc, #448]	; (80030b8 <HAL_I2C_IsDeviceReady+0x258>)
 8002ef8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f08:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 fa20 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00d      	beq.n	8002f3e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f30:	d103      	bne.n	8002f3a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f38:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e0b6      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f3e:	897b      	ldrh	r3, [r7, #10]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	461a      	mov	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f4c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f4e:	f7ff f85b 	bl	8002008 <HAL_GetTick>
 8002f52:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	bf0c      	ite	eq
 8002f62:	2301      	moveq	r3, #1
 8002f64:	2300      	movne	r3, #0
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f78:	bf0c      	ite	eq
 8002f7a:	2301      	moveq	r3, #1
 8002f7c:	2300      	movne	r3, #0
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f82:	e025      	b.n	8002fd0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f84:	f7ff f840 	bl	8002008 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d302      	bcc.n	8002f9a <HAL_I2C_IsDeviceReady+0x13a>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d103      	bne.n	8002fa2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	22a0      	movs	r2, #160	; 0xa0
 8002f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	bf0c      	ite	eq
 8002fb0:	2301      	moveq	r3, #1
 8002fb2:	2300      	movne	r3, #0
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc6:	bf0c      	ite	eq
 8002fc8:	2301      	moveq	r3, #1
 8002fca:	2300      	movne	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2ba0      	cmp	r3, #160	; 0xa0
 8002fda:	d005      	beq.n	8002fe8 <HAL_I2C_IsDeviceReady+0x188>
 8002fdc:	7dfb      	ldrb	r3, [r7, #23]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d102      	bne.n	8002fe8 <HAL_I2C_IsDeviceReady+0x188>
 8002fe2:	7dbb      	ldrb	r3, [r7, #22]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0cd      	beq.n	8002f84 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d129      	bne.n	8003052 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800300c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300e:	2300      	movs	r3, #0
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	613b      	str	r3, [r7, #16]
 8003022:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	2319      	movs	r3, #25
 800302a:	2201      	movs	r2, #1
 800302c:	4921      	ldr	r1, [pc, #132]	; (80030b4 <HAL_I2C_IsDeviceReady+0x254>)
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 f994 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e036      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	e02c      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003060:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800306a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	2319      	movs	r3, #25
 8003072:	2201      	movs	r2, #1
 8003074:	490f      	ldr	r1, [pc, #60]	; (80030b4 <HAL_I2C_IsDeviceReady+0x254>)
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 f970 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e012      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	3301      	adds	r3, #1
 800308a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	429a      	cmp	r2, r3
 8003092:	f4ff af32 	bcc.w	8002efa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80030aa:	2302      	movs	r3, #2
  }
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3720      	adds	r7, #32
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	00100002 	.word	0x00100002
 80030b8:	ffff0000 	.word	0xffff0000

080030bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	460b      	mov	r3, r1
 80030ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d006      	beq.n	80030e6 <I2C_MasterRequestWrite+0x2a>
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d003      	beq.n	80030e6 <I2C_MasterRequestWrite+0x2a>
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80030e4:	d108      	bne.n	80030f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	e00b      	b.n	8003110 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	2b12      	cmp	r3, #18
 80030fe:	d107      	bne.n	8003110 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800310e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 f91d 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00d      	beq.n	8003144 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003136:	d103      	bne.n	8003140 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800313e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e035      	b.n	80031b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800314c:	d108      	bne.n	8003160 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800314e:	897b      	ldrh	r3, [r7, #10]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800315c:	611a      	str	r2, [r3, #16]
 800315e:	e01b      	b.n	8003198 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003160:	897b      	ldrh	r3, [r7, #10]
 8003162:	11db      	asrs	r3, r3, #7
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f003 0306 	and.w	r3, r3, #6
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f063 030f 	orn	r3, r3, #15
 8003170:	b2da      	uxtb	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	490e      	ldr	r1, [pc, #56]	; (80031b8 <I2C_MasterRequestWrite+0xfc>)
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f000 f943 	bl	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e010      	b.n	80031b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800318e:	897b      	ldrh	r3, [r7, #10]
 8003190:	b2da      	uxtb	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	4907      	ldr	r1, [pc, #28]	; (80031bc <I2C_MasterRequestWrite+0x100>)
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 f933 	bl	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	00010008 	.word	0x00010008
 80031bc:	00010002 	.word	0x00010002

080031c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	607a      	str	r2, [r7, #4]
 80031ca:	603b      	str	r3, [r7, #0]
 80031cc:	460b      	mov	r3, r1
 80031ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d006      	beq.n	80031fa <I2C_MasterRequestRead+0x3a>
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d003      	beq.n	80031fa <I2C_MasterRequestRead+0x3a>
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031f8:	d108      	bne.n	800320c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	e00b      	b.n	8003224 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	2b11      	cmp	r3, #17
 8003212:	d107      	bne.n	8003224 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003222:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f893 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00d      	beq.n	8003258 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800324a:	d103      	bne.n	8003254 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e079      	b.n	800334c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003260:	d108      	bne.n	8003274 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003262:	897b      	ldrh	r3, [r7, #10]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	f043 0301 	orr.w	r3, r3, #1
 800326a:	b2da      	uxtb	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	611a      	str	r2, [r3, #16]
 8003272:	e05f      	b.n	8003334 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003274:	897b      	ldrh	r3, [r7, #10]
 8003276:	11db      	asrs	r3, r3, #7
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f003 0306 	and.w	r3, r3, #6
 800327e:	b2db      	uxtb	r3, r3
 8003280:	f063 030f 	orn	r3, r3, #15
 8003284:	b2da      	uxtb	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	4930      	ldr	r1, [pc, #192]	; (8003354 <I2C_MasterRequestRead+0x194>)
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 f8b9 	bl	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e054      	b.n	800334c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032a2:	897b      	ldrh	r3, [r7, #10]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	4929      	ldr	r1, [pc, #164]	; (8003358 <I2C_MasterRequestRead+0x198>)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f8a9 	bl	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e044      	b.n	800334c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f831 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00d      	beq.n	800331c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800330e:	d103      	bne.n	8003318 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003316:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e017      	b.n	800334c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800331c:	897b      	ldrh	r3, [r7, #10]
 800331e:	11db      	asrs	r3, r3, #7
 8003320:	b2db      	uxtb	r3, r3
 8003322:	f003 0306 	and.w	r3, r3, #6
 8003326:	b2db      	uxtb	r3, r3
 8003328:	f063 030e 	orn	r3, r3, #14
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4907      	ldr	r1, [pc, #28]	; (8003358 <I2C_MasterRequestRead+0x198>)
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f865 	bl	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	00010008 	.word	0x00010008
 8003358:	00010002 	.word	0x00010002

0800335c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	4613      	mov	r3, r2
 800336a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800336c:	e025      	b.n	80033ba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003374:	d021      	beq.n	80033ba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003376:	f7fe fe47 	bl	8002008 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d302      	bcc.n	800338c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d116      	bne.n	80033ba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	f043 0220 	orr.w	r2, r3, #32
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e023      	b.n	8003402 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	0c1b      	lsrs	r3, r3, #16
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d10d      	bne.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	43da      	mvns	r2, r3
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	4013      	ands	r3, r2
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bf0c      	ite	eq
 80033d6:	2301      	moveq	r3, #1
 80033d8:	2300      	movne	r3, #0
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	461a      	mov	r2, r3
 80033de:	e00c      	b.n	80033fa <I2C_WaitOnFlagUntilTimeout+0x9e>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	43da      	mvns	r2, r3
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	4013      	ands	r3, r2
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	bf0c      	ite	eq
 80033f2:	2301      	moveq	r3, #1
 80033f4:	2300      	movne	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	79fb      	ldrb	r3, [r7, #7]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d0b6      	beq.n	800336e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003418:	e051      	b.n	80034be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003428:	d123      	bne.n	8003472 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003438:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003442:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2220      	movs	r2, #32
 800344e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	f043 0204 	orr.w	r2, r3, #4
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e046      	b.n	8003500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003478:	d021      	beq.n	80034be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800347a:	f7fe fdc5 	bl	8002008 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	429a      	cmp	r2, r3
 8003488:	d302      	bcc.n	8003490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d116      	bne.n	80034be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	f043 0220 	orr.w	r2, r3, #32
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e020      	b.n	8003500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	0c1b      	lsrs	r3, r3, #16
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d10c      	bne.n	80034e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	43da      	mvns	r2, r3
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	4013      	ands	r3, r2
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	bf14      	ite	ne
 80034da:	2301      	movne	r3, #1
 80034dc:	2300      	moveq	r3, #0
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	e00b      	b.n	80034fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	43da      	mvns	r2, r3
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	4013      	ands	r3, r2
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	bf14      	ite	ne
 80034f4:	2301      	movne	r3, #1
 80034f6:	2300      	moveq	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d18d      	bne.n	800341a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003514:	e02d      	b.n	8003572 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f8ce 	bl	80036b8 <I2C_IsAcknowledgeFailed>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e02d      	b.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352c:	d021      	beq.n	8003572 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800352e:	f7fe fd6b 	bl	8002008 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	429a      	cmp	r2, r3
 800353c:	d302      	bcc.n	8003544 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d116      	bne.n	8003572 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2220      	movs	r2, #32
 800354e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f043 0220 	orr.w	r2, r3, #32
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e007      	b.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357c:	2b80      	cmp	r3, #128	; 0x80
 800357e:	d1ca      	bne.n	8003516 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003596:	e02d      	b.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f88d 	bl	80036b8 <I2C_IsAcknowledgeFailed>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e02d      	b.n	8003604 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ae:	d021      	beq.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b0:	f7fe fd2a 	bl	8002008 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d302      	bcc.n	80035c6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d116      	bne.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e0:	f043 0220 	orr.w	r2, r3, #32
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e007      	b.n	8003604 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f003 0304 	and.w	r3, r3, #4
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d1ca      	bne.n	8003598 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003618:	e042      	b.n	80036a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	2b10      	cmp	r3, #16
 8003626:	d119      	bne.n	800365c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0210 	mvn.w	r2, #16
 8003630:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e029      	b.n	80036b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365c:	f7fe fcd4 	bl	8002008 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	429a      	cmp	r2, r3
 800366a:	d302      	bcc.n	8003672 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d116      	bne.n	80036a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	f043 0220 	orr.w	r2, r3, #32
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e007      	b.n	80036b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036aa:	2b40      	cmp	r3, #64	; 0x40
 80036ac:	d1b5      	bne.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ce:	d11b      	bne.n	8003708 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	f043 0204 	orr.w	r2, r3, #4
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0cc      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800372c:	4b68      	ldr	r3, [pc, #416]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d90c      	bls.n	8003754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b65      	ldr	r3, [pc, #404]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003742:	4b63      	ldr	r3, [pc, #396]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	429a      	cmp	r2, r3
 800374e:	d001      	beq.n	8003754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0b8      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d020      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800376c:	4b59      	ldr	r3, [pc, #356]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a58      	ldr	r2, [pc, #352]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003776:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0308 	and.w	r3, r3, #8
 8003780:	2b00      	cmp	r3, #0
 8003782:	d005      	beq.n	8003790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003784:	4b53      	ldr	r3, [pc, #332]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	4a52      	ldr	r2, [pc, #328]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800378e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003790:	4b50      	ldr	r3, [pc, #320]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	494d      	ldr	r1, [pc, #308]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d044      	beq.n	8003838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	4b47      	ldr	r3, [pc, #284]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d119      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e07f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d003      	beq.n	80037d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d6:	4b3f      	ldr	r3, [pc, #252]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e06f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e6:	4b3b      	ldr	r3, [pc, #236]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e067      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037f6:	4b37      	ldr	r3, [pc, #220]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f023 0203 	bic.w	r2, r3, #3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4934      	ldr	r1, [pc, #208]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	4313      	orrs	r3, r2
 8003806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003808:	f7fe fbfe 	bl	8002008 <HAL_GetTick>
 800380c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380e:	e00a      	b.n	8003826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003810:	f7fe fbfa 	bl	8002008 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	f241 3288 	movw	r2, #5000	; 0x1388
 800381e:	4293      	cmp	r3, r2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e04f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003826:	4b2b      	ldr	r3, [pc, #172]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 020c 	and.w	r2, r3, #12
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	429a      	cmp	r2, r3
 8003836:	d1eb      	bne.n	8003810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003838:	4b25      	ldr	r3, [pc, #148]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d20c      	bcs.n	8003860 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b22      	ldr	r3, [pc, #136]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800384e:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d001      	beq.n	8003860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e032      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800386c:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4916      	ldr	r1, [pc, #88]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800388a:	4b12      	ldr	r3, [pc, #72]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	490e      	ldr	r1, [pc, #56]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800389e:	f000 f855 	bl	800394c <HAL_RCC_GetSysClockFreq>
 80038a2:	4602      	mov	r2, r0
 80038a4:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	091b      	lsrs	r3, r3, #4
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	490a      	ldr	r1, [pc, #40]	; (80038d8 <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	5ccb      	ldrb	r3, [r1, r3]
 80038b2:	fa22 f303 	lsr.w	r3, r2, r3
 80038b6:	4a09      	ldr	r2, [pc, #36]	; (80038dc <HAL_RCC_ClockConfig+0x1c4>)
 80038b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <HAL_RCC_ClockConfig+0x1c8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fe fb5e 	bl	8001f80 <HAL_InitTick>

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	40023c00 	.word	0x40023c00
 80038d4:	40023800 	.word	0x40023800
 80038d8:	080067f0 	.word	0x080067f0
 80038dc:	20000014 	.word	0x20000014
 80038e0:	20000018 	.word	0x20000018

080038e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038e8:	4b03      	ldr	r3, [pc, #12]	; (80038f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038ea:	681b      	ldr	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	20000014 	.word	0x20000014

080038fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003900:	f7ff fff0 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 8003904:	4602      	mov	r2, r0
 8003906:	4b05      	ldr	r3, [pc, #20]	; (800391c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	0a9b      	lsrs	r3, r3, #10
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	4903      	ldr	r1, [pc, #12]	; (8003920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003912:	5ccb      	ldrb	r3, [r1, r3]
 8003914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003918:	4618      	mov	r0, r3
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40023800 	.word	0x40023800
 8003920:	08006800 	.word	0x08006800

08003924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003928:	f7ff ffdc 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 800392c:	4602      	mov	r2, r0
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	0b5b      	lsrs	r3, r3, #13
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	4903      	ldr	r1, [pc, #12]	; (8003948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800393a:	5ccb      	ldrb	r3, [r1, r3]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003940:	4618      	mov	r0, r3
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40023800 	.word	0x40023800
 8003948:	08006800 	.word	0x08006800

0800394c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800394c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003950:	b0ae      	sub	sp, #184	; 0xb8
 8003952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003972:	4bcb      	ldr	r3, [pc, #812]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 030c 	and.w	r3, r3, #12
 800397a:	2b0c      	cmp	r3, #12
 800397c:	f200 8204 	bhi.w	8003d88 <HAL_RCC_GetSysClockFreq+0x43c>
 8003980:	a201      	add	r2, pc, #4	; (adr r2, 8003988 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003986:	bf00      	nop
 8003988:	080039bd 	.word	0x080039bd
 800398c:	08003d89 	.word	0x08003d89
 8003990:	08003d89 	.word	0x08003d89
 8003994:	08003d89 	.word	0x08003d89
 8003998:	080039c5 	.word	0x080039c5
 800399c:	08003d89 	.word	0x08003d89
 80039a0:	08003d89 	.word	0x08003d89
 80039a4:	08003d89 	.word	0x08003d89
 80039a8:	080039cd 	.word	0x080039cd
 80039ac:	08003d89 	.word	0x08003d89
 80039b0:	08003d89 	.word	0x08003d89
 80039b4:	08003d89 	.word	0x08003d89
 80039b8:	08003bbd 	.word	0x08003bbd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039bc:	4bb9      	ldr	r3, [pc, #740]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 80039be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80039c2:	e1e5      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039c4:	4bb7      	ldr	r3, [pc, #732]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 80039c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80039ca:	e1e1      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039cc:	4bb4      	ldr	r3, [pc, #720]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039d8:	4bb1      	ldr	r3, [pc, #708]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d071      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e4:	4bae      	ldr	r3, [pc, #696]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	099b      	lsrs	r3, r3, #6
 80039ea:	2200      	movs	r2, #0
 80039ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80039f0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80039f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	462b      	mov	r3, r5
 8003a0e:	f04f 0000 	mov.w	r0, #0
 8003a12:	f04f 0100 	mov.w	r1, #0
 8003a16:	0159      	lsls	r1, r3, #5
 8003a18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a1c:	0150      	lsls	r0, r2, #5
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4621      	mov	r1, r4
 8003a24:	1a51      	subs	r1, r2, r1
 8003a26:	6439      	str	r1, [r7, #64]	; 0x40
 8003a28:	4629      	mov	r1, r5
 8003a2a:	eb63 0301 	sbc.w	r3, r3, r1
 8003a2e:	647b      	str	r3, [r7, #68]	; 0x44
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003a3c:	4649      	mov	r1, r9
 8003a3e:	018b      	lsls	r3, r1, #6
 8003a40:	4641      	mov	r1, r8
 8003a42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a46:	4641      	mov	r1, r8
 8003a48:	018a      	lsls	r2, r1, #6
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	1a51      	subs	r1, r2, r1
 8003a4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a50:	4649      	mov	r1, r9
 8003a52:	eb63 0301 	sbc.w	r3, r3, r1
 8003a56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003a64:	4649      	mov	r1, r9
 8003a66:	00cb      	lsls	r3, r1, #3
 8003a68:	4641      	mov	r1, r8
 8003a6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a6e:	4641      	mov	r1, r8
 8003a70:	00ca      	lsls	r2, r1, #3
 8003a72:	4610      	mov	r0, r2
 8003a74:	4619      	mov	r1, r3
 8003a76:	4603      	mov	r3, r0
 8003a78:	4622      	mov	r2, r4
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	633b      	str	r3, [r7, #48]	; 0x30
 8003a7e:	462b      	mov	r3, r5
 8003a80:	460a      	mov	r2, r1
 8003a82:	eb42 0303 	adc.w	r3, r2, r3
 8003a86:	637b      	str	r3, [r7, #52]	; 0x34
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003a94:	4629      	mov	r1, r5
 8003a96:	028b      	lsls	r3, r1, #10
 8003a98:	4621      	mov	r1, r4
 8003a9a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	028a      	lsls	r2, r1, #10
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ab0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ab4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003ab8:	f7fd f88a 	bl	8000bd0 <__aeabi_uldivmod>
 8003abc:	4602      	mov	r2, r0
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ac6:	e067      	b.n	8003b98 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ac8:	4b75      	ldr	r3, [pc, #468]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	099b      	lsrs	r3, r3, #6
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ad4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003ad8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003ae6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003aea:	4622      	mov	r2, r4
 8003aec:	462b      	mov	r3, r5
 8003aee:	f04f 0000 	mov.w	r0, #0
 8003af2:	f04f 0100 	mov.w	r1, #0
 8003af6:	0159      	lsls	r1, r3, #5
 8003af8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003afc:	0150      	lsls	r0, r2, #5
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4621      	mov	r1, r4
 8003b04:	1a51      	subs	r1, r2, r1
 8003b06:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b08:	4629      	mov	r1, r5
 8003b0a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003b1c:	4649      	mov	r1, r9
 8003b1e:	018b      	lsls	r3, r1, #6
 8003b20:	4641      	mov	r1, r8
 8003b22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b26:	4641      	mov	r1, r8
 8003b28:	018a      	lsls	r2, r1, #6
 8003b2a:	4641      	mov	r1, r8
 8003b2c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b30:	4649      	mov	r1, r9
 8003b32:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b36:	f04f 0200 	mov.w	r2, #0
 8003b3a:	f04f 0300 	mov.w	r3, #0
 8003b3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b4a:	4692      	mov	sl, r2
 8003b4c:	469b      	mov	fp, r3
 8003b4e:	4623      	mov	r3, r4
 8003b50:	eb1a 0303 	adds.w	r3, sl, r3
 8003b54:	623b      	str	r3, [r7, #32]
 8003b56:	462b      	mov	r3, r5
 8003b58:	eb4b 0303 	adc.w	r3, fp, r3
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003b6a:	4629      	mov	r1, r5
 8003b6c:	028b      	lsls	r3, r1, #10
 8003b6e:	4621      	mov	r1, r4
 8003b70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b74:	4621      	mov	r1, r4
 8003b76:	028a      	lsls	r2, r1, #10
 8003b78:	4610      	mov	r0, r2
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b80:	2200      	movs	r2, #0
 8003b82:	673b      	str	r3, [r7, #112]	; 0x70
 8003b84:	677a      	str	r2, [r7, #116]	; 0x74
 8003b86:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003b8a:	f7fd f821 	bl	8000bd0 <__aeabi_uldivmod>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4613      	mov	r3, r2
 8003b94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b98:	4b41      	ldr	r3, [pc, #260]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	0c1b      	lsrs	r3, r3, #16
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003baa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003bae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003bba:	e0e9      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bbc:	4b38      	ldr	r3, [pc, #224]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc8:	4b35      	ldr	r3, [pc, #212]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d069      	beq.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd4:	4b32      	ldr	r3, [pc, #200]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	099b      	lsrs	r3, r3, #6
 8003bda:	2200      	movs	r2, #0
 8003bdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bde:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003be0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be6:	663b      	str	r3, [r7, #96]	; 0x60
 8003be8:	2300      	movs	r3, #0
 8003bea:	667b      	str	r3, [r7, #100]	; 0x64
 8003bec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003bf0:	4622      	mov	r2, r4
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	f04f 0000 	mov.w	r0, #0
 8003bf8:	f04f 0100 	mov.w	r1, #0
 8003bfc:	0159      	lsls	r1, r3, #5
 8003bfe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c02:	0150      	lsls	r0, r2, #5
 8003c04:	4602      	mov	r2, r0
 8003c06:	460b      	mov	r3, r1
 8003c08:	4621      	mov	r1, r4
 8003c0a:	1a51      	subs	r1, r2, r1
 8003c0c:	61b9      	str	r1, [r7, #24]
 8003c0e:	4629      	mov	r1, r5
 8003c10:	eb63 0301 	sbc.w	r3, r3, r1
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c22:	4659      	mov	r1, fp
 8003c24:	018b      	lsls	r3, r1, #6
 8003c26:	4651      	mov	r1, sl
 8003c28:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c2c:	4651      	mov	r1, sl
 8003c2e:	018a      	lsls	r2, r1, #6
 8003c30:	4651      	mov	r1, sl
 8003c32:	ebb2 0801 	subs.w	r8, r2, r1
 8003c36:	4659      	mov	r1, fp
 8003c38:	eb63 0901 	sbc.w	r9, r3, r1
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c50:	4690      	mov	r8, r2
 8003c52:	4699      	mov	r9, r3
 8003c54:	4623      	mov	r3, r4
 8003c56:	eb18 0303 	adds.w	r3, r8, r3
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	462b      	mov	r3, r5
 8003c5e:	eb49 0303 	adc.w	r3, r9, r3
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003c70:	4629      	mov	r1, r5
 8003c72:	028b      	lsls	r3, r1, #10
 8003c74:	4621      	mov	r1, r4
 8003c76:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	028a      	lsls	r2, r1, #10
 8003c7e:	4610      	mov	r0, r2
 8003c80:	4619      	mov	r1, r3
 8003c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c86:	2200      	movs	r2, #0
 8003c88:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c8a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003c8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c90:	f7fc ff9e 	bl	8000bd0 <__aeabi_uldivmod>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4613      	mov	r3, r2
 8003c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c9e:	e063      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x41c>
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca8:	4b3d      	ldr	r3, [pc, #244]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x454>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	099b      	lsrs	r3, r3, #6
 8003cae:	2200      	movs	r2, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cb8:	653b      	str	r3, [r7, #80]	; 0x50
 8003cba:	2300      	movs	r3, #0
 8003cbc:	657b      	str	r3, [r7, #84]	; 0x54
 8003cbe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003cc2:	4642      	mov	r2, r8
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	f04f 0000 	mov.w	r0, #0
 8003cca:	f04f 0100 	mov.w	r1, #0
 8003cce:	0159      	lsls	r1, r3, #5
 8003cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd4:	0150      	lsls	r0, r2, #5
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4641      	mov	r1, r8
 8003cdc:	1a51      	subs	r1, r2, r1
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	4649      	mov	r1, r9
 8003ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003cf4:	4659      	mov	r1, fp
 8003cf6:	018b      	lsls	r3, r1, #6
 8003cf8:	4651      	mov	r1, sl
 8003cfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cfe:	4651      	mov	r1, sl
 8003d00:	018a      	lsls	r2, r1, #6
 8003d02:	4651      	mov	r1, sl
 8003d04:	1a54      	subs	r4, r2, r1
 8003d06:	4659      	mov	r1, fp
 8003d08:	eb63 0501 	sbc.w	r5, r3, r1
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	f04f 0300 	mov.w	r3, #0
 8003d14:	00eb      	lsls	r3, r5, #3
 8003d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d1a:	00e2      	lsls	r2, r4, #3
 8003d1c:	4614      	mov	r4, r2
 8003d1e:	461d      	mov	r5, r3
 8003d20:	4643      	mov	r3, r8
 8003d22:	18e3      	adds	r3, r4, r3
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	464b      	mov	r3, r9
 8003d28:	eb45 0303 	adc.w	r3, r5, r3
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d3a:	4629      	mov	r1, r5
 8003d3c:	028b      	lsls	r3, r1, #10
 8003d3e:	4621      	mov	r1, r4
 8003d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d44:	4621      	mov	r1, r4
 8003d46:	028a      	lsls	r2, r1, #10
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d50:	2200      	movs	r2, #0
 8003d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d54:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003d56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003d5a:	f7fc ff39 	bl	8000bd0 <__aeabi_uldivmod>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	460b      	mov	r3, r1
 8003d62:	4613      	mov	r3, r2
 8003d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003d68:	4b0d      	ldr	r3, [pc, #52]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x454>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	0f1b      	lsrs	r3, r3, #28
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003d76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d86:	e003      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d88:	4b06      	ldr	r3, [pc, #24]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	37b8      	adds	r7, #184	; 0xb8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	00f42400 	.word	0x00f42400

08003da8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e28d      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 8083 	beq.w	8003ece <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003dc8:	4b94      	ldr	r3, [pc, #592]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b04      	cmp	r3, #4
 8003dd2:	d019      	beq.n	8003e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003dd4:	4b91      	ldr	r3, [pc, #580]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003de0:	4b8e      	ldr	r3, [pc, #568]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dec:	d00c      	beq.n	8003e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dee:	4b8b      	ldr	r3, [pc, #556]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003df6:	2b0c      	cmp	r3, #12
 8003df8:	d112      	bne.n	8003e20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dfa:	4b88      	ldr	r3, [pc, #544]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e06:	d10b      	bne.n	8003e20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e08:	4b84      	ldr	r3, [pc, #528]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d05b      	beq.n	8003ecc <HAL_RCC_OscConfig+0x124>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d157      	bne.n	8003ecc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e25a      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e28:	d106      	bne.n	8003e38 <HAL_RCC_OscConfig+0x90>
 8003e2a:	4b7c      	ldr	r3, [pc, #496]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a7b      	ldr	r2, [pc, #492]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	e01d      	b.n	8003e74 <HAL_RCC_OscConfig+0xcc>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0xb4>
 8003e42:	4b76      	ldr	r3, [pc, #472]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a75      	ldr	r2, [pc, #468]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b73      	ldr	r3, [pc, #460]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a72      	ldr	r2, [pc, #456]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCC_OscConfig+0xcc>
 8003e5c:	4b6f      	ldr	r3, [pc, #444]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a6e      	ldr	r2, [pc, #440]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b6c      	ldr	r3, [pc, #432]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a6b      	ldr	r2, [pc, #428]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d013      	beq.n	8003ea4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fe f8c4 	bl	8002008 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e84:	f7fe f8c0 	bl	8002008 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	; 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e21f      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e96:	4b61      	ldr	r3, [pc, #388]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0xdc>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe f8b0 	bl	8002008 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fe f8ac 	bl	8002008 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e20b      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ebe:	4b57      	ldr	r3, [pc, #348]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x104>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d06f      	beq.n	8003fba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eda:	4b50      	ldr	r3, [pc, #320]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d017      	beq.n	8003f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ee6:	4b4d      	ldr	r3, [pc, #308]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d105      	bne.n	8003efe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00b      	beq.n	8003f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003efe:	4b47      	ldr	r3, [pc, #284]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	d11c      	bne.n	8003f44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f0a:	4b44      	ldr	r3, [pc, #272]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d116      	bne.n	8003f44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f16:	4b41      	ldr	r3, [pc, #260]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_RCC_OscConfig+0x186>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d001      	beq.n	8003f2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e1d3      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f2e:	4b3b      	ldr	r3, [pc, #236]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4937      	ldr	r1, [pc, #220]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f42:	e03a      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d020      	beq.n	8003f8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f4c:	4b34      	ldr	r3, [pc, #208]	; (8004020 <HAL_RCC_OscConfig+0x278>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f52:	f7fe f859 	bl	8002008 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f5a:	f7fe f855 	bl	8002008 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e1b4      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6c:	4b2b      	ldr	r3, [pc, #172]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	4b28      	ldr	r3, [pc, #160]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4925      	ldr	r1, [pc, #148]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	600b      	str	r3, [r1, #0]
 8003f8c:	e015      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_RCC_OscConfig+0x278>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fe f838 	bl	8002008 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f9c:	f7fe f834 	bl	8002008 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e193      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fae:	4b1b      	ldr	r3, [pc, #108]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d036      	beq.n	8004034 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d016      	beq.n	8003ffc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fce:	4b15      	ldr	r3, [pc, #84]	; (8004024 <HAL_RCC_OscConfig+0x27c>)
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd4:	f7fe f818 	bl	8002008 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fdc:	f7fe f814 	bl	8002008 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e173      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fee:	4b0b      	ldr	r3, [pc, #44]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d0f0      	beq.n	8003fdc <HAL_RCC_OscConfig+0x234>
 8003ffa:	e01b      	b.n	8004034 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ffc:	4b09      	ldr	r3, [pc, #36]	; (8004024 <HAL_RCC_OscConfig+0x27c>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004002:	f7fe f801 	bl	8002008 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004008:	e00e      	b.n	8004028 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800400a:	f7fd fffd 	bl	8002008 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d907      	bls.n	8004028 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e15c      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
 800401c:	40023800 	.word	0x40023800
 8004020:	42470000 	.word	0x42470000
 8004024:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004028:	4b8a      	ldr	r3, [pc, #552]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800402a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1ea      	bne.n	800400a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8097 	beq.w	8004170 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004042:	2300      	movs	r3, #0
 8004044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004046:	4b83      	ldr	r3, [pc, #524]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10f      	bne.n	8004072 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004052:	2300      	movs	r3, #0
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	4b7f      	ldr	r3, [pc, #508]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	4a7e      	ldr	r2, [pc, #504]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004060:	6413      	str	r3, [r2, #64]	; 0x40
 8004062:	4b7c      	ldr	r3, [pc, #496]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406a:	60bb      	str	r3, [r7, #8]
 800406c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800406e:	2301      	movs	r3, #1
 8004070:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004072:	4b79      	ldr	r3, [pc, #484]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407a:	2b00      	cmp	r3, #0
 800407c:	d118      	bne.n	80040b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800407e:	4b76      	ldr	r3, [pc, #472]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a75      	ldr	r2, [pc, #468]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800408a:	f7fd ffbd 	bl	8002008 <HAL_GetTick>
 800408e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004092:	f7fd ffb9 	bl	8002008 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e118      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a4:	4b6c      	ldr	r3, [pc, #432]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0f0      	beq.n	8004092 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d106      	bne.n	80040c6 <HAL_RCC_OscConfig+0x31e>
 80040b8:	4b66      	ldr	r3, [pc, #408]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040bc:	4a65      	ldr	r2, [pc, #404]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6713      	str	r3, [r2, #112]	; 0x70
 80040c4:	e01c      	b.n	8004100 <HAL_RCC_OscConfig+0x358>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	d10c      	bne.n	80040e8 <HAL_RCC_OscConfig+0x340>
 80040ce:	4b61      	ldr	r3, [pc, #388]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d2:	4a60      	ldr	r2, [pc, #384]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040d4:	f043 0304 	orr.w	r3, r3, #4
 80040d8:	6713      	str	r3, [r2, #112]	; 0x70
 80040da:	4b5e      	ldr	r3, [pc, #376]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040de:	4a5d      	ldr	r2, [pc, #372]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040e0:	f043 0301 	orr.w	r3, r3, #1
 80040e4:	6713      	str	r3, [r2, #112]	; 0x70
 80040e6:	e00b      	b.n	8004100 <HAL_RCC_OscConfig+0x358>
 80040e8:	4b5a      	ldr	r3, [pc, #360]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ec:	4a59      	ldr	r2, [pc, #356]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	6713      	str	r3, [r2, #112]	; 0x70
 80040f4:	4b57      	ldr	r3, [pc, #348]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f8:	4a56      	ldr	r2, [pc, #344]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040fa:	f023 0304 	bic.w	r3, r3, #4
 80040fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d015      	beq.n	8004134 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004108:	f7fd ff7e 	bl	8002008 <HAL_GetTick>
 800410c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410e:	e00a      	b.n	8004126 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004110:	f7fd ff7a 	bl	8002008 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	f241 3288 	movw	r2, #5000	; 0x1388
 800411e:	4293      	cmp	r3, r2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e0d7      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004126:	4b4b      	ldr	r3, [pc, #300]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0ee      	beq.n	8004110 <HAL_RCC_OscConfig+0x368>
 8004132:	e014      	b.n	800415e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fd ff68 	bl	8002008 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800413a:	e00a      	b.n	8004152 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800413c:	f7fd ff64 	bl	8002008 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	f241 3288 	movw	r2, #5000	; 0x1388
 800414a:	4293      	cmp	r3, r2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e0c1      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004152:	4b40      	ldr	r3, [pc, #256]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1ee      	bne.n	800413c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800415e:	7dfb      	ldrb	r3, [r7, #23]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d105      	bne.n	8004170 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004164:	4b3b      	ldr	r3, [pc, #236]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	4a3a      	ldr	r2, [pc, #232]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800416a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800416e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 80ad 	beq.w	80042d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800417a:	4b36      	ldr	r3, [pc, #216]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 030c 	and.w	r3, r3, #12
 8004182:	2b08      	cmp	r3, #8
 8004184:	d060      	beq.n	8004248 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d145      	bne.n	800421a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800418e:	4b33      	ldr	r3, [pc, #204]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004194:	f7fd ff38 	bl	8002008 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800419c:	f7fd ff34 	bl	8002008 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e093      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ae:	4b29      	ldr	r3, [pc, #164]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	019b      	lsls	r3, r3, #6
 80041ca:	431a      	orrs	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	3b01      	subs	r3, #1
 80041d4:	041b      	lsls	r3, r3, #16
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041dc:	061b      	lsls	r3, r3, #24
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	071b      	lsls	r3, r3, #28
 80041e6:	491b      	ldr	r1, [pc, #108]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041ec:	4b1b      	ldr	r3, [pc, #108]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 80041ee:	2201      	movs	r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f2:	f7fd ff09 	bl	8002008 <HAL_GetTick>
 80041f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f8:	e008      	b.n	800420c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041fa:	f7fd ff05 	bl	8002008 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e064      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800420c:	4b11      	ldr	r3, [pc, #68]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0f0      	beq.n	80041fa <HAL_RCC_OscConfig+0x452>
 8004218:	e05c      	b.n	80042d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800421a:	4b10      	ldr	r3, [pc, #64]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7fd fef2 	bl	8002008 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004228:	f7fd feee 	bl	8002008 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e04d      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423a:	4b06      	ldr	r3, [pc, #24]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x480>
 8004246:	e045      	b.n	80042d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d107      	bne.n	8004260 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e040      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
 8004254:	40023800 	.word	0x40023800
 8004258:	40007000 	.word	0x40007000
 800425c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004260:	4b1f      	ldr	r3, [pc, #124]	; (80042e0 <HAL_RCC_OscConfig+0x538>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d030      	beq.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004278:	429a      	cmp	r2, r3
 800427a:	d129      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d122      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004290:	4013      	ands	r3, r2
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004296:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004298:	4293      	cmp	r3, r2
 800429a:	d119      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a6:	085b      	lsrs	r3, r3, #1
 80042a8:	3b01      	subs	r3, #1
 80042aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d10f      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042bc:	429a      	cmp	r2, r3
 80042be:	d107      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d001      	beq.n	80042d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800

080042e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e03f      	b.n	8004376 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d106      	bne.n	8004310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7fd fd14 	bl	8001d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2224      	movs	r2, #36	; 0x24
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004326:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f9cb 	bl	80046c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800434c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800435c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b08a      	sub	sp, #40	; 0x28
 8004382:	af02      	add	r7, sp, #8
 8004384:	60f8      	str	r0, [r7, #12]
 8004386:	60b9      	str	r1, [r7, #8]
 8004388:	603b      	str	r3, [r7, #0]
 800438a:	4613      	mov	r3, r2
 800438c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b20      	cmp	r3, #32
 800439c:	d17c      	bne.n	8004498 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <HAL_UART_Transmit+0x2c>
 80043a4:	88fb      	ldrh	r3, [r7, #6]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e075      	b.n	800449a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d101      	bne.n	80043bc <HAL_UART_Transmit+0x3e>
 80043b8:	2302      	movs	r3, #2
 80043ba:	e06e      	b.n	800449a <HAL_UART_Transmit+0x11c>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2221      	movs	r2, #33	; 0x21
 80043ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043d2:	f7fd fe19 	bl	8002008 <HAL_GetTick>
 80043d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	88fa      	ldrh	r2, [r7, #6]
 80043dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	d108      	bne.n	8004400 <HAL_UART_Transmit+0x82>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d104      	bne.n	8004400 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e003      	b.n	8004408 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004404:	2300      	movs	r3, #0
 8004406:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004410:	e02a      	b.n	8004468 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2200      	movs	r2, #0
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f8e2 	bl	80045e6 <UART_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e036      	b.n	800449a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10b      	bne.n	800444a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004440:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3302      	adds	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
 8004448:	e007      	b.n	800445a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1cf      	bne.n	8004412 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2140      	movs	r1, #64	; 0x40
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f8b2 	bl	80045e6 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e006      	b.n	800449a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	e000      	b.n	800449a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004498:	2302      	movs	r3, #2
  }
}
 800449a:	4618      	mov	r0, r3
 800449c:	3720      	adds	r7, #32
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b08a      	sub	sp, #40	; 0x28
 80044a6:	af02      	add	r7, sp, #8
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	603b      	str	r3, [r7, #0]
 80044ae:	4613      	mov	r3, r2
 80044b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b20      	cmp	r3, #32
 80044c0:	f040 808c 	bne.w	80045dc <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d002      	beq.n	80044d0 <HAL_UART_Receive+0x2e>
 80044ca:	88fb      	ldrh	r3, [r7, #6]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d101      	bne.n	80044d4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e084      	b.n	80045de <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d101      	bne.n	80044e2 <HAL_UART_Receive+0x40>
 80044de:	2302      	movs	r3, #2
 80044e0:	e07d      	b.n	80045de <HAL_UART_Receive+0x13c>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2222      	movs	r2, #34	; 0x22
 80044f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044fe:	f7fd fd83 	bl	8002008 <HAL_GetTick>
 8004502:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	88fa      	ldrh	r2, [r7, #6]
 8004508:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	88fa      	ldrh	r2, [r7, #6]
 800450e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004518:	d108      	bne.n	800452c <HAL_UART_Receive+0x8a>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d104      	bne.n	800452c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004522:	2300      	movs	r3, #0
 8004524:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	61bb      	str	r3, [r7, #24]
 800452a:	e003      	b.n	8004534 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004530:	2300      	movs	r3, #0
 8004532:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800453c:	e043      	b.n	80045c6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2200      	movs	r2, #0
 8004546:	2120      	movs	r1, #32
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f84c 	bl	80045e6 <UART_WaitOnFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e042      	b.n	80045de <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d10c      	bne.n	8004578 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	b29b      	uxth	r3, r3
 8004566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456a:	b29a      	uxth	r2, r3
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	3302      	adds	r3, #2
 8004574:	61bb      	str	r3, [r7, #24]
 8004576:	e01f      	b.n	80045b8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004580:	d007      	beq.n	8004592 <HAL_UART_Receive+0xf0>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10a      	bne.n	80045a0 <HAL_UART_Receive+0xfe>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	701a      	strb	r2, [r3, #0]
 800459e:	e008      	b.n	80045b2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	3301      	adds	r3, #1
 80045b6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1b6      	bne.n	800453e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2220      	movs	r2, #32
 80045d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	e000      	b.n	80045de <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80045dc:	2302      	movs	r3, #2
  }
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3720      	adds	r7, #32
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b090      	sub	sp, #64	; 0x40
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	603b      	str	r3, [r7, #0]
 80045f2:	4613      	mov	r3, r2
 80045f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045f6:	e050      	b.n	800469a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fe:	d04c      	beq.n	800469a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004602:	2b00      	cmp	r3, #0
 8004604:	d007      	beq.n	8004616 <UART_WaitOnFlagUntilTimeout+0x30>
 8004606:	f7fd fcff 	bl	8002008 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004612:	429a      	cmp	r2, r3
 8004614:	d241      	bcs.n	800469a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	330c      	adds	r3, #12
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004620:	e853 3f00 	ldrex	r3, [r3]
 8004624:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800462c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	330c      	adds	r3, #12
 8004634:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004636:	637a      	str	r2, [r7, #52]	; 0x34
 8004638:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800463c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800463e:	e841 2300 	strex	r3, r2, [r1]
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1e5      	bne.n	8004616 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3314      	adds	r3, #20
 8004650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	e853 3f00 	ldrex	r3, [r3]
 8004658:	613b      	str	r3, [r7, #16]
   return(result);
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f023 0301 	bic.w	r3, r3, #1
 8004660:	63bb      	str	r3, [r7, #56]	; 0x38
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	3314      	adds	r3, #20
 8004668:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800466a:	623a      	str	r2, [r7, #32]
 800466c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466e:	69f9      	ldr	r1, [r7, #28]
 8004670:	6a3a      	ldr	r2, [r7, #32]
 8004672:	e841 2300 	strex	r3, r2, [r1]
 8004676:	61bb      	str	r3, [r7, #24]
   return(result);
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1e5      	bne.n	800464a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e00f      	b.n	80046ba <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	4013      	ands	r3, r2
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	bf0c      	ite	eq
 80046aa:	2301      	moveq	r3, #1
 80046ac:	2300      	movne	r3, #0
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d09f      	beq.n	80045f8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3740      	adds	r7, #64	; 0x40
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046c8:	b0c0      	sub	sp, #256	; 0x100
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80046dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e0:	68d9      	ldr	r1, [r3, #12]
 80046e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	ea40 0301 	orr.w	r3, r0, r1
 80046ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80046ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	431a      	orrs	r2, r3
 80046fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	431a      	orrs	r2, r3
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	4313      	orrs	r3, r2
 800470c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800471c:	f021 010c 	bic.w	r1, r1, #12
 8004720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800472a:	430b      	orrs	r3, r1
 800472c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800472e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800473a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473e:	6999      	ldr	r1, [r3, #24]
 8004740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	ea40 0301 	orr.w	r3, r0, r1
 800474a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800474c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	4b8f      	ldr	r3, [pc, #572]	; (8004990 <UART_SetConfig+0x2cc>)
 8004754:	429a      	cmp	r2, r3
 8004756:	d005      	beq.n	8004764 <UART_SetConfig+0xa0>
 8004758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	4b8d      	ldr	r3, [pc, #564]	; (8004994 <UART_SetConfig+0x2d0>)
 8004760:	429a      	cmp	r2, r3
 8004762:	d104      	bne.n	800476e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004764:	f7ff f8de 	bl	8003924 <HAL_RCC_GetPCLK2Freq>
 8004768:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800476c:	e003      	b.n	8004776 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800476e:	f7ff f8c5 	bl	80038fc <HAL_RCC_GetPCLK1Freq>
 8004772:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004780:	f040 810c 	bne.w	800499c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004784:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004788:	2200      	movs	r2, #0
 800478a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800478e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004792:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004796:	4622      	mov	r2, r4
 8004798:	462b      	mov	r3, r5
 800479a:	1891      	adds	r1, r2, r2
 800479c:	65b9      	str	r1, [r7, #88]	; 0x58
 800479e:	415b      	adcs	r3, r3
 80047a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80047a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80047a6:	4621      	mov	r1, r4
 80047a8:	eb12 0801 	adds.w	r8, r2, r1
 80047ac:	4629      	mov	r1, r5
 80047ae:	eb43 0901 	adc.w	r9, r3, r1
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047c6:	4690      	mov	r8, r2
 80047c8:	4699      	mov	r9, r3
 80047ca:	4623      	mov	r3, r4
 80047cc:	eb18 0303 	adds.w	r3, r8, r3
 80047d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80047d4:	462b      	mov	r3, r5
 80047d6:	eb49 0303 	adc.w	r3, r9, r3
 80047da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80047de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80047ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80047ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80047f2:	460b      	mov	r3, r1
 80047f4:	18db      	adds	r3, r3, r3
 80047f6:	653b      	str	r3, [r7, #80]	; 0x50
 80047f8:	4613      	mov	r3, r2
 80047fa:	eb42 0303 	adc.w	r3, r2, r3
 80047fe:	657b      	str	r3, [r7, #84]	; 0x54
 8004800:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004804:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004808:	f7fc f9e2 	bl	8000bd0 <__aeabi_uldivmod>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	4b61      	ldr	r3, [pc, #388]	; (8004998 <UART_SetConfig+0x2d4>)
 8004812:	fba3 2302 	umull	r2, r3, r3, r2
 8004816:	095b      	lsrs	r3, r3, #5
 8004818:	011c      	lsls	r4, r3, #4
 800481a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800481e:	2200      	movs	r2, #0
 8004820:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004824:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004828:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800482c:	4642      	mov	r2, r8
 800482e:	464b      	mov	r3, r9
 8004830:	1891      	adds	r1, r2, r2
 8004832:	64b9      	str	r1, [r7, #72]	; 0x48
 8004834:	415b      	adcs	r3, r3
 8004836:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004838:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800483c:	4641      	mov	r1, r8
 800483e:	eb12 0a01 	adds.w	sl, r2, r1
 8004842:	4649      	mov	r1, r9
 8004844:	eb43 0b01 	adc.w	fp, r3, r1
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004854:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004858:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800485c:	4692      	mov	sl, r2
 800485e:	469b      	mov	fp, r3
 8004860:	4643      	mov	r3, r8
 8004862:	eb1a 0303 	adds.w	r3, sl, r3
 8004866:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800486a:	464b      	mov	r3, r9
 800486c:	eb4b 0303 	adc.w	r3, fp, r3
 8004870:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004880:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004884:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004888:	460b      	mov	r3, r1
 800488a:	18db      	adds	r3, r3, r3
 800488c:	643b      	str	r3, [r7, #64]	; 0x40
 800488e:	4613      	mov	r3, r2
 8004890:	eb42 0303 	adc.w	r3, r2, r3
 8004894:	647b      	str	r3, [r7, #68]	; 0x44
 8004896:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800489a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800489e:	f7fc f997 	bl	8000bd0 <__aeabi_uldivmod>
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	4611      	mov	r1, r2
 80048a8:	4b3b      	ldr	r3, [pc, #236]	; (8004998 <UART_SetConfig+0x2d4>)
 80048aa:	fba3 2301 	umull	r2, r3, r3, r1
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	2264      	movs	r2, #100	; 0x64
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	1acb      	subs	r3, r1, r3
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80048be:	4b36      	ldr	r3, [pc, #216]	; (8004998 <UART_SetConfig+0x2d4>)
 80048c0:	fba3 2302 	umull	r2, r3, r3, r2
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048cc:	441c      	add	r4, r3
 80048ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80048d8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80048dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80048e0:	4642      	mov	r2, r8
 80048e2:	464b      	mov	r3, r9
 80048e4:	1891      	adds	r1, r2, r2
 80048e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80048e8:	415b      	adcs	r3, r3
 80048ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80048f0:	4641      	mov	r1, r8
 80048f2:	1851      	adds	r1, r2, r1
 80048f4:	6339      	str	r1, [r7, #48]	; 0x30
 80048f6:	4649      	mov	r1, r9
 80048f8:	414b      	adcs	r3, r1
 80048fa:	637b      	str	r3, [r7, #52]	; 0x34
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004908:	4659      	mov	r1, fp
 800490a:	00cb      	lsls	r3, r1, #3
 800490c:	4651      	mov	r1, sl
 800490e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004912:	4651      	mov	r1, sl
 8004914:	00ca      	lsls	r2, r1, #3
 8004916:	4610      	mov	r0, r2
 8004918:	4619      	mov	r1, r3
 800491a:	4603      	mov	r3, r0
 800491c:	4642      	mov	r2, r8
 800491e:	189b      	adds	r3, r3, r2
 8004920:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004924:	464b      	mov	r3, r9
 8004926:	460a      	mov	r2, r1
 8004928:	eb42 0303 	adc.w	r3, r2, r3
 800492c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800493c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004940:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004944:	460b      	mov	r3, r1
 8004946:	18db      	adds	r3, r3, r3
 8004948:	62bb      	str	r3, [r7, #40]	; 0x28
 800494a:	4613      	mov	r3, r2
 800494c:	eb42 0303 	adc.w	r3, r2, r3
 8004950:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004952:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004956:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800495a:	f7fc f939 	bl	8000bd0 <__aeabi_uldivmod>
 800495e:	4602      	mov	r2, r0
 8004960:	460b      	mov	r3, r1
 8004962:	4b0d      	ldr	r3, [pc, #52]	; (8004998 <UART_SetConfig+0x2d4>)
 8004964:	fba3 1302 	umull	r1, r3, r3, r2
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	2164      	movs	r1, #100	; 0x64
 800496c:	fb01 f303 	mul.w	r3, r1, r3
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	3332      	adds	r3, #50	; 0x32
 8004976:	4a08      	ldr	r2, [pc, #32]	; (8004998 <UART_SetConfig+0x2d4>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	f003 0207 	and.w	r2, r3, #7
 8004982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4422      	add	r2, r4
 800498a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800498c:	e105      	b.n	8004b9a <UART_SetConfig+0x4d6>
 800498e:	bf00      	nop
 8004990:	40011000 	.word	0x40011000
 8004994:	40011400 	.word	0x40011400
 8004998:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800499c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049a0:	2200      	movs	r2, #0
 80049a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80049a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80049aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80049ae:	4642      	mov	r2, r8
 80049b0:	464b      	mov	r3, r9
 80049b2:	1891      	adds	r1, r2, r2
 80049b4:	6239      	str	r1, [r7, #32]
 80049b6:	415b      	adcs	r3, r3
 80049b8:	627b      	str	r3, [r7, #36]	; 0x24
 80049ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049be:	4641      	mov	r1, r8
 80049c0:	1854      	adds	r4, r2, r1
 80049c2:	4649      	mov	r1, r9
 80049c4:	eb43 0501 	adc.w	r5, r3, r1
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	f04f 0300 	mov.w	r3, #0
 80049d0:	00eb      	lsls	r3, r5, #3
 80049d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049d6:	00e2      	lsls	r2, r4, #3
 80049d8:	4614      	mov	r4, r2
 80049da:	461d      	mov	r5, r3
 80049dc:	4643      	mov	r3, r8
 80049de:	18e3      	adds	r3, r4, r3
 80049e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80049e4:	464b      	mov	r3, r9
 80049e6:	eb45 0303 	adc.w	r3, r5, r3
 80049ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80049ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049fe:	f04f 0200 	mov.w	r2, #0
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004a0a:	4629      	mov	r1, r5
 8004a0c:	008b      	lsls	r3, r1, #2
 8004a0e:	4621      	mov	r1, r4
 8004a10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a14:	4621      	mov	r1, r4
 8004a16:	008a      	lsls	r2, r1, #2
 8004a18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004a1c:	f7fc f8d8 	bl	8000bd0 <__aeabi_uldivmod>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	4b60      	ldr	r3, [pc, #384]	; (8004ba8 <UART_SetConfig+0x4e4>)
 8004a26:	fba3 2302 	umull	r2, r3, r3, r2
 8004a2a:	095b      	lsrs	r3, r3, #5
 8004a2c:	011c      	lsls	r4, r3, #4
 8004a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a32:	2200      	movs	r2, #0
 8004a34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004a38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004a3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004a40:	4642      	mov	r2, r8
 8004a42:	464b      	mov	r3, r9
 8004a44:	1891      	adds	r1, r2, r2
 8004a46:	61b9      	str	r1, [r7, #24]
 8004a48:	415b      	adcs	r3, r3
 8004a4a:	61fb      	str	r3, [r7, #28]
 8004a4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a50:	4641      	mov	r1, r8
 8004a52:	1851      	adds	r1, r2, r1
 8004a54:	6139      	str	r1, [r7, #16]
 8004a56:	4649      	mov	r1, r9
 8004a58:	414b      	adcs	r3, r1
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a68:	4659      	mov	r1, fp
 8004a6a:	00cb      	lsls	r3, r1, #3
 8004a6c:	4651      	mov	r1, sl
 8004a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a72:	4651      	mov	r1, sl
 8004a74:	00ca      	lsls	r2, r1, #3
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	189b      	adds	r3, r3, r2
 8004a80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a84:	464b      	mov	r3, r9
 8004a86:	460a      	mov	r2, r1
 8004a88:	eb42 0303 	adc.w	r3, r2, r3
 8004a8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a9a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	f04f 0300 	mov.w	r3, #0
 8004aa4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	008b      	lsls	r3, r1, #2
 8004aac:	4641      	mov	r1, r8
 8004aae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ab2:	4641      	mov	r1, r8
 8004ab4:	008a      	lsls	r2, r1, #2
 8004ab6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004aba:	f7fc f889 	bl	8000bd0 <__aeabi_uldivmod>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4b39      	ldr	r3, [pc, #228]	; (8004ba8 <UART_SetConfig+0x4e4>)
 8004ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ac8:	095b      	lsrs	r3, r3, #5
 8004aca:	2164      	movs	r1, #100	; 0x64
 8004acc:	fb01 f303 	mul.w	r3, r1, r3
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	3332      	adds	r3, #50	; 0x32
 8004ad6:	4a34      	ldr	r2, [pc, #208]	; (8004ba8 <UART_SetConfig+0x4e4>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	095b      	lsrs	r3, r3, #5
 8004ade:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ae2:	441c      	add	r4, r3
 8004ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ae8:	2200      	movs	r2, #0
 8004aea:	673b      	str	r3, [r7, #112]	; 0x70
 8004aec:	677a      	str	r2, [r7, #116]	; 0x74
 8004aee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004af2:	4642      	mov	r2, r8
 8004af4:	464b      	mov	r3, r9
 8004af6:	1891      	adds	r1, r2, r2
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	415b      	adcs	r3, r3
 8004afc:	60fb      	str	r3, [r7, #12]
 8004afe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b02:	4641      	mov	r1, r8
 8004b04:	1851      	adds	r1, r2, r1
 8004b06:	6039      	str	r1, [r7, #0]
 8004b08:	4649      	mov	r1, r9
 8004b0a:	414b      	adcs	r3, r1
 8004b0c:	607b      	str	r3, [r7, #4]
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	f04f 0300 	mov.w	r3, #0
 8004b16:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b1a:	4659      	mov	r1, fp
 8004b1c:	00cb      	lsls	r3, r1, #3
 8004b1e:	4651      	mov	r1, sl
 8004b20:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b24:	4651      	mov	r1, sl
 8004b26:	00ca      	lsls	r2, r1, #3
 8004b28:	4610      	mov	r0, r2
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	4642      	mov	r2, r8
 8004b30:	189b      	adds	r3, r3, r2
 8004b32:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b34:	464b      	mov	r3, r9
 8004b36:	460a      	mov	r2, r1
 8004b38:	eb42 0303 	adc.w	r3, r2, r3
 8004b3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	663b      	str	r3, [r7, #96]	; 0x60
 8004b48:	667a      	str	r2, [r7, #100]	; 0x64
 8004b4a:	f04f 0200 	mov.w	r2, #0
 8004b4e:	f04f 0300 	mov.w	r3, #0
 8004b52:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004b56:	4649      	mov	r1, r9
 8004b58:	008b      	lsls	r3, r1, #2
 8004b5a:	4641      	mov	r1, r8
 8004b5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b60:	4641      	mov	r1, r8
 8004b62:	008a      	lsls	r2, r1, #2
 8004b64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004b68:	f7fc f832 	bl	8000bd0 <__aeabi_uldivmod>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4b0d      	ldr	r3, [pc, #52]	; (8004ba8 <UART_SetConfig+0x4e4>)
 8004b72:	fba3 1302 	umull	r1, r3, r3, r2
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	2164      	movs	r1, #100	; 0x64
 8004b7a:	fb01 f303 	mul.w	r3, r1, r3
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	3332      	adds	r3, #50	; 0x32
 8004b84:	4a08      	ldr	r2, [pc, #32]	; (8004ba8 <UART_SetConfig+0x4e4>)
 8004b86:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	f003 020f 	and.w	r2, r3, #15
 8004b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4422      	add	r2, r4
 8004b98:	609a      	str	r2, [r3, #8]
}
 8004b9a:	bf00      	nop
 8004b9c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ba6:	bf00      	nop
 8004ba8:	51eb851f 	.word	0x51eb851f

08004bac <copysign>:
 8004bac:	b082      	sub	sp, #8
 8004bae:	ec51 0b10 	vmov	r0, r1, d0
 8004bb2:	ed8d 1b00 	vstr	d1, [sp]
 8004bb6:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 8004bba:	9901      	ldr	r1, [sp, #4]
 8004bbc:	ee10 2a10 	vmov	r2, s0
 8004bc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004bc4:	ea40 0301 	orr.w	r3, r0, r1
 8004bc8:	ec43 2b10 	vmov	d0, r2, r3
 8004bcc:	b002      	add	sp, #8
 8004bce:	4770      	bx	lr

08004bd0 <sin>:
 8004bd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004bd2:	ec53 2b10 	vmov	r2, r3, d0
 8004bd6:	4828      	ldr	r0, [pc, #160]	; (8004c78 <sin+0xa8>)
 8004bd8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004bdc:	4281      	cmp	r1, r0
 8004bde:	dc07      	bgt.n	8004bf0 <sin+0x20>
 8004be0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8004c70 <sin+0xa0>
 8004be4:	2000      	movs	r0, #0
 8004be6:	b005      	add	sp, #20
 8004be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bec:	f001 ba38 	b.w	8006060 <__kernel_sin>
 8004bf0:	4822      	ldr	r0, [pc, #136]	; (8004c7c <sin+0xac>)
 8004bf2:	4281      	cmp	r1, r0
 8004bf4:	dd09      	ble.n	8004c0a <sin+0x3a>
 8004bf6:	ee10 0a10 	vmov	r0, s0
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f7fb fb08 	bl	8000210 <__aeabi_dsub>
 8004c00:	ec41 0b10 	vmov	d0, r0, r1
 8004c04:	b005      	add	sp, #20
 8004c06:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c0a:	4668      	mov	r0, sp
 8004c0c:	f000 fb50 	bl	80052b0 <__ieee754_rem_pio2>
 8004c10:	f000 0003 	and.w	r0, r0, #3
 8004c14:	2801      	cmp	r0, #1
 8004c16:	d00c      	beq.n	8004c32 <sin+0x62>
 8004c18:	2802      	cmp	r0, #2
 8004c1a:	d011      	beq.n	8004c40 <sin+0x70>
 8004c1c:	b9f0      	cbnz	r0, 8004c5c <sin+0x8c>
 8004c1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c22:	ed9d 0b00 	vldr	d0, [sp]
 8004c26:	2001      	movs	r0, #1
 8004c28:	f001 fa1a 	bl	8006060 <__kernel_sin>
 8004c2c:	ec51 0b10 	vmov	r0, r1, d0
 8004c30:	e7e6      	b.n	8004c00 <sin+0x30>
 8004c32:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c36:	ed9d 0b00 	vldr	d0, [sp]
 8004c3a:	f000 fdf9 	bl	8005830 <__kernel_cos>
 8004c3e:	e7f5      	b.n	8004c2c <sin+0x5c>
 8004c40:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c44:	ed9d 0b00 	vldr	d0, [sp]
 8004c48:	2001      	movs	r0, #1
 8004c4a:	f001 fa09 	bl	8006060 <__kernel_sin>
 8004c4e:	ec53 2b10 	vmov	r2, r3, d0
 8004c52:	ee10 0a10 	vmov	r0, s0
 8004c56:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004c5a:	e7d1      	b.n	8004c00 <sin+0x30>
 8004c5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c60:	ed9d 0b00 	vldr	d0, [sp]
 8004c64:	f000 fde4 	bl	8005830 <__kernel_cos>
 8004c68:	e7f1      	b.n	8004c4e <sin+0x7e>
 8004c6a:	bf00      	nop
 8004c6c:	f3af 8000 	nop.w
	...
 8004c78:	3fe921fb 	.word	0x3fe921fb
 8004c7c:	7fefffff 	.word	0x7fefffff

08004c80 <asin>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	ed2d 8b02 	vpush	{d8}
 8004c86:	ec55 4b10 	vmov	r4, r5, d0
 8004c8a:	f000 f831 	bl	8004cf0 <__ieee754_asin>
 8004c8e:	4622      	mov	r2, r4
 8004c90:	462b      	mov	r3, r5
 8004c92:	4620      	mov	r0, r4
 8004c94:	4629      	mov	r1, r5
 8004c96:	eeb0 8a40 	vmov.f32	s16, s0
 8004c9a:	eef0 8a60 	vmov.f32	s17, s1
 8004c9e:	f7fb ff09 	bl	8000ab4 <__aeabi_dcmpun>
 8004ca2:	b9a8      	cbnz	r0, 8004cd0 <asin+0x50>
 8004ca4:	ec45 4b10 	vmov	d0, r4, r5
 8004ca8:	f001 fc3a 	bl	8006520 <fabs>
 8004cac:	4b0c      	ldr	r3, [pc, #48]	; (8004ce0 <asin+0x60>)
 8004cae:	ec51 0b10 	vmov	r0, r1, d0
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f7fb fef4 	bl	8000aa0 <__aeabi_dcmpgt>
 8004cb8:	b150      	cbz	r0, 8004cd0 <asin+0x50>
 8004cba:	f001 fd4b 	bl	8006754 <__errno>
 8004cbe:	ecbd 8b02 	vpop	{d8}
 8004cc2:	2321      	movs	r3, #33	; 0x21
 8004cc4:	6003      	str	r3, [r0, #0]
 8004cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cca:	4806      	ldr	r0, [pc, #24]	; (8004ce4 <asin+0x64>)
 8004ccc:	f001 bcb4 	b.w	8006638 <nan>
 8004cd0:	eeb0 0a48 	vmov.f32	s0, s16
 8004cd4:	eef0 0a68 	vmov.f32	s1, s17
 8004cd8:	ecbd 8b02 	vpop	{d8}
 8004cdc:	bd38      	pop	{r3, r4, r5, pc}
 8004cde:	bf00      	nop
 8004ce0:	3ff00000 	.word	0x3ff00000
 8004ce4:	08006808 	.word	0x08006808

08004ce8 <atan2>:
 8004ce8:	f000 ba16 	b.w	8005118 <__ieee754_atan2>
 8004cec:	0000      	movs	r0, r0
	...

08004cf0 <__ieee754_asin>:
 8004cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf4:	ed2d 8b04 	vpush	{d8-d9}
 8004cf8:	ec55 4b10 	vmov	r4, r5, d0
 8004cfc:	4bcc      	ldr	r3, [pc, #816]	; (8005030 <__ieee754_asin+0x340>)
 8004cfe:	b083      	sub	sp, #12
 8004d00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8004d04:	4598      	cmp	r8, r3
 8004d06:	9501      	str	r5, [sp, #4]
 8004d08:	dd35      	ble.n	8004d76 <__ieee754_asin+0x86>
 8004d0a:	ee10 3a10 	vmov	r3, s0
 8004d0e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8004d12:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8004d16:	ea58 0303 	orrs.w	r3, r8, r3
 8004d1a:	d117      	bne.n	8004d4c <__ieee754_asin+0x5c>
 8004d1c:	a3aa      	add	r3, pc, #680	; (adr r3, 8004fc8 <__ieee754_asin+0x2d8>)
 8004d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d22:	ee10 0a10 	vmov	r0, s0
 8004d26:	4629      	mov	r1, r5
 8004d28:	f7fb fc2a 	bl	8000580 <__aeabi_dmul>
 8004d2c:	a3a8      	add	r3, pc, #672	; (adr r3, 8004fd0 <__ieee754_asin+0x2e0>)
 8004d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d32:	4606      	mov	r6, r0
 8004d34:	460f      	mov	r7, r1
 8004d36:	4620      	mov	r0, r4
 8004d38:	4629      	mov	r1, r5
 8004d3a:	f7fb fc21 	bl	8000580 <__aeabi_dmul>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4630      	mov	r0, r6
 8004d44:	4639      	mov	r1, r7
 8004d46:	f7fb fa65 	bl	8000214 <__adddf3>
 8004d4a:	e00b      	b.n	8004d64 <__ieee754_asin+0x74>
 8004d4c:	ee10 2a10 	vmov	r2, s0
 8004d50:	462b      	mov	r3, r5
 8004d52:	ee10 0a10 	vmov	r0, s0
 8004d56:	4629      	mov	r1, r5
 8004d58:	f7fb fa5a 	bl	8000210 <__aeabi_dsub>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	f7fb fd38 	bl	80007d4 <__aeabi_ddiv>
 8004d64:	4604      	mov	r4, r0
 8004d66:	460d      	mov	r5, r1
 8004d68:	ec45 4b10 	vmov	d0, r4, r5
 8004d6c:	b003      	add	sp, #12
 8004d6e:	ecbd 8b04 	vpop	{d8-d9}
 8004d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d76:	4baf      	ldr	r3, [pc, #700]	; (8005034 <__ieee754_asin+0x344>)
 8004d78:	4598      	cmp	r8, r3
 8004d7a:	dc11      	bgt.n	8004da0 <__ieee754_asin+0xb0>
 8004d7c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8004d80:	f280 80ae 	bge.w	8004ee0 <__ieee754_asin+0x1f0>
 8004d84:	a394      	add	r3, pc, #592	; (adr r3, 8004fd8 <__ieee754_asin+0x2e8>)
 8004d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8a:	ee10 0a10 	vmov	r0, s0
 8004d8e:	4629      	mov	r1, r5
 8004d90:	f7fb fa40 	bl	8000214 <__adddf3>
 8004d94:	4ba8      	ldr	r3, [pc, #672]	; (8005038 <__ieee754_asin+0x348>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	f7fb fe82 	bl	8000aa0 <__aeabi_dcmpgt>
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d1e3      	bne.n	8004d68 <__ieee754_asin+0x78>
 8004da0:	ec45 4b10 	vmov	d0, r4, r5
 8004da4:	f001 fbbc 	bl	8006520 <fabs>
 8004da8:	49a3      	ldr	r1, [pc, #652]	; (8005038 <__ieee754_asin+0x348>)
 8004daa:	ec53 2b10 	vmov	r2, r3, d0
 8004dae:	2000      	movs	r0, #0
 8004db0:	f7fb fa2e 	bl	8000210 <__aeabi_dsub>
 8004db4:	4ba1      	ldr	r3, [pc, #644]	; (800503c <__ieee754_asin+0x34c>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	f7fb fbe2 	bl	8000580 <__aeabi_dmul>
 8004dbc:	a388      	add	r3, pc, #544	; (adr r3, 8004fe0 <__ieee754_asin+0x2f0>)
 8004dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	460d      	mov	r5, r1
 8004dc6:	f7fb fbdb 	bl	8000580 <__aeabi_dmul>
 8004dca:	a387      	add	r3, pc, #540	; (adr r3, 8004fe8 <__ieee754_asin+0x2f8>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f7fb fa20 	bl	8000214 <__adddf3>
 8004dd4:	4622      	mov	r2, r4
 8004dd6:	462b      	mov	r3, r5
 8004dd8:	f7fb fbd2 	bl	8000580 <__aeabi_dmul>
 8004ddc:	a384      	add	r3, pc, #528	; (adr r3, 8004ff0 <__ieee754_asin+0x300>)
 8004dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de2:	f7fb fa15 	bl	8000210 <__aeabi_dsub>
 8004de6:	4622      	mov	r2, r4
 8004de8:	462b      	mov	r3, r5
 8004dea:	f7fb fbc9 	bl	8000580 <__aeabi_dmul>
 8004dee:	a382      	add	r3, pc, #520	; (adr r3, 8004ff8 <__ieee754_asin+0x308>)
 8004df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df4:	f7fb fa0e 	bl	8000214 <__adddf3>
 8004df8:	4622      	mov	r2, r4
 8004dfa:	462b      	mov	r3, r5
 8004dfc:	f7fb fbc0 	bl	8000580 <__aeabi_dmul>
 8004e00:	a37f      	add	r3, pc, #508	; (adr r3, 8005000 <__ieee754_asin+0x310>)
 8004e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e06:	f7fb fa03 	bl	8000210 <__aeabi_dsub>
 8004e0a:	4622      	mov	r2, r4
 8004e0c:	462b      	mov	r3, r5
 8004e0e:	f7fb fbb7 	bl	8000580 <__aeabi_dmul>
 8004e12:	a37d      	add	r3, pc, #500	; (adr r3, 8005008 <__ieee754_asin+0x318>)
 8004e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e18:	f7fb f9fc 	bl	8000214 <__adddf3>
 8004e1c:	4622      	mov	r2, r4
 8004e1e:	462b      	mov	r3, r5
 8004e20:	f7fb fbae 	bl	8000580 <__aeabi_dmul>
 8004e24:	a37a      	add	r3, pc, #488	; (adr r3, 8005010 <__ieee754_asin+0x320>)
 8004e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2a:	ec41 0b18 	vmov	d8, r0, r1
 8004e2e:	4620      	mov	r0, r4
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb fba5 	bl	8000580 <__aeabi_dmul>
 8004e36:	a378      	add	r3, pc, #480	; (adr r3, 8005018 <__ieee754_asin+0x328>)
 8004e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3c:	f7fb f9e8 	bl	8000210 <__aeabi_dsub>
 8004e40:	4622      	mov	r2, r4
 8004e42:	462b      	mov	r3, r5
 8004e44:	f7fb fb9c 	bl	8000580 <__aeabi_dmul>
 8004e48:	a375      	add	r3, pc, #468	; (adr r3, 8005020 <__ieee754_asin+0x330>)
 8004e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4e:	f7fb f9e1 	bl	8000214 <__adddf3>
 8004e52:	4622      	mov	r2, r4
 8004e54:	462b      	mov	r3, r5
 8004e56:	f7fb fb93 	bl	8000580 <__aeabi_dmul>
 8004e5a:	a373      	add	r3, pc, #460	; (adr r3, 8005028 <__ieee754_asin+0x338>)
 8004e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e60:	f7fb f9d6 	bl	8000210 <__aeabi_dsub>
 8004e64:	4622      	mov	r2, r4
 8004e66:	462b      	mov	r3, r5
 8004e68:	f7fb fb8a 	bl	8000580 <__aeabi_dmul>
 8004e6c:	4b72      	ldr	r3, [pc, #456]	; (8005038 <__ieee754_asin+0x348>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f7fb f9d0 	bl	8000214 <__adddf3>
 8004e74:	ec45 4b10 	vmov	d0, r4, r5
 8004e78:	4606      	mov	r6, r0
 8004e7a:	460f      	mov	r7, r1
 8004e7c:	f000 fc24 	bl	80056c8 <__ieee754_sqrt>
 8004e80:	4b6f      	ldr	r3, [pc, #444]	; (8005040 <__ieee754_asin+0x350>)
 8004e82:	4598      	cmp	r8, r3
 8004e84:	ec5b ab10 	vmov	sl, fp, d0
 8004e88:	f340 80dc 	ble.w	8005044 <__ieee754_asin+0x354>
 8004e8c:	4632      	mov	r2, r6
 8004e8e:	463b      	mov	r3, r7
 8004e90:	ec51 0b18 	vmov	r0, r1, d8
 8004e94:	f7fb fc9e 	bl	80007d4 <__aeabi_ddiv>
 8004e98:	4652      	mov	r2, sl
 8004e9a:	465b      	mov	r3, fp
 8004e9c:	f7fb fb70 	bl	8000580 <__aeabi_dmul>
 8004ea0:	4652      	mov	r2, sl
 8004ea2:	465b      	mov	r3, fp
 8004ea4:	f7fb f9b6 	bl	8000214 <__adddf3>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	f7fb f9b2 	bl	8000214 <__adddf3>
 8004eb0:	a347      	add	r3, pc, #284	; (adr r3, 8004fd0 <__ieee754_asin+0x2e0>)
 8004eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb6:	f7fb f9ab 	bl	8000210 <__aeabi_dsub>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	a142      	add	r1, pc, #264	; (adr r1, 8004fc8 <__ieee754_asin+0x2d8>)
 8004ec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ec4:	f7fb f9a4 	bl	8000210 <__aeabi_dsub>
 8004ec8:	9b01      	ldr	r3, [sp, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	bfdc      	itt	le
 8004ece:	4602      	movle	r2, r0
 8004ed0:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8004ed4:	4604      	mov	r4, r0
 8004ed6:	460d      	mov	r5, r1
 8004ed8:	bfdc      	itt	le
 8004eda:	4614      	movle	r4, r2
 8004edc:	461d      	movle	r5, r3
 8004ede:	e743      	b.n	8004d68 <__ieee754_asin+0x78>
 8004ee0:	ee10 2a10 	vmov	r2, s0
 8004ee4:	ee10 0a10 	vmov	r0, s0
 8004ee8:	462b      	mov	r3, r5
 8004eea:	4629      	mov	r1, r5
 8004eec:	f7fb fb48 	bl	8000580 <__aeabi_dmul>
 8004ef0:	a33b      	add	r3, pc, #236	; (adr r3, 8004fe0 <__ieee754_asin+0x2f0>)
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	4606      	mov	r6, r0
 8004ef8:	460f      	mov	r7, r1
 8004efa:	f7fb fb41 	bl	8000580 <__aeabi_dmul>
 8004efe:	a33a      	add	r3, pc, #232	; (adr r3, 8004fe8 <__ieee754_asin+0x2f8>)
 8004f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f04:	f7fb f986 	bl	8000214 <__adddf3>
 8004f08:	4632      	mov	r2, r6
 8004f0a:	463b      	mov	r3, r7
 8004f0c:	f7fb fb38 	bl	8000580 <__aeabi_dmul>
 8004f10:	a337      	add	r3, pc, #220	; (adr r3, 8004ff0 <__ieee754_asin+0x300>)
 8004f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f16:	f7fb f97b 	bl	8000210 <__aeabi_dsub>
 8004f1a:	4632      	mov	r2, r6
 8004f1c:	463b      	mov	r3, r7
 8004f1e:	f7fb fb2f 	bl	8000580 <__aeabi_dmul>
 8004f22:	a335      	add	r3, pc, #212	; (adr r3, 8004ff8 <__ieee754_asin+0x308>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	f7fb f974 	bl	8000214 <__adddf3>
 8004f2c:	4632      	mov	r2, r6
 8004f2e:	463b      	mov	r3, r7
 8004f30:	f7fb fb26 	bl	8000580 <__aeabi_dmul>
 8004f34:	a332      	add	r3, pc, #200	; (adr r3, 8005000 <__ieee754_asin+0x310>)
 8004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3a:	f7fb f969 	bl	8000210 <__aeabi_dsub>
 8004f3e:	4632      	mov	r2, r6
 8004f40:	463b      	mov	r3, r7
 8004f42:	f7fb fb1d 	bl	8000580 <__aeabi_dmul>
 8004f46:	a330      	add	r3, pc, #192	; (adr r3, 8005008 <__ieee754_asin+0x318>)
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	f7fb f962 	bl	8000214 <__adddf3>
 8004f50:	4632      	mov	r2, r6
 8004f52:	463b      	mov	r3, r7
 8004f54:	f7fb fb14 	bl	8000580 <__aeabi_dmul>
 8004f58:	a32d      	add	r3, pc, #180	; (adr r3, 8005010 <__ieee754_asin+0x320>)
 8004f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5e:	4680      	mov	r8, r0
 8004f60:	4689      	mov	r9, r1
 8004f62:	4630      	mov	r0, r6
 8004f64:	4639      	mov	r1, r7
 8004f66:	f7fb fb0b 	bl	8000580 <__aeabi_dmul>
 8004f6a:	a32b      	add	r3, pc, #172	; (adr r3, 8005018 <__ieee754_asin+0x328>)
 8004f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f70:	f7fb f94e 	bl	8000210 <__aeabi_dsub>
 8004f74:	4632      	mov	r2, r6
 8004f76:	463b      	mov	r3, r7
 8004f78:	f7fb fb02 	bl	8000580 <__aeabi_dmul>
 8004f7c:	a328      	add	r3, pc, #160	; (adr r3, 8005020 <__ieee754_asin+0x330>)
 8004f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f82:	f7fb f947 	bl	8000214 <__adddf3>
 8004f86:	4632      	mov	r2, r6
 8004f88:	463b      	mov	r3, r7
 8004f8a:	f7fb faf9 	bl	8000580 <__aeabi_dmul>
 8004f8e:	a326      	add	r3, pc, #152	; (adr r3, 8005028 <__ieee754_asin+0x338>)
 8004f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f94:	f7fb f93c 	bl	8000210 <__aeabi_dsub>
 8004f98:	4632      	mov	r2, r6
 8004f9a:	463b      	mov	r3, r7
 8004f9c:	f7fb faf0 	bl	8000580 <__aeabi_dmul>
 8004fa0:	4b25      	ldr	r3, [pc, #148]	; (8005038 <__ieee754_asin+0x348>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f7fb f936 	bl	8000214 <__adddf3>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	460b      	mov	r3, r1
 8004fac:	4640      	mov	r0, r8
 8004fae:	4649      	mov	r1, r9
 8004fb0:	f7fb fc10 	bl	80007d4 <__aeabi_ddiv>
 8004fb4:	4622      	mov	r2, r4
 8004fb6:	462b      	mov	r3, r5
 8004fb8:	f7fb fae2 	bl	8000580 <__aeabi_dmul>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	e6bf      	b.n	8004d46 <__ieee754_asin+0x56>
 8004fc6:	bf00      	nop
 8004fc8:	54442d18 	.word	0x54442d18
 8004fcc:	3ff921fb 	.word	0x3ff921fb
 8004fd0:	33145c07 	.word	0x33145c07
 8004fd4:	3c91a626 	.word	0x3c91a626
 8004fd8:	8800759c 	.word	0x8800759c
 8004fdc:	7e37e43c 	.word	0x7e37e43c
 8004fe0:	0dfdf709 	.word	0x0dfdf709
 8004fe4:	3f023de1 	.word	0x3f023de1
 8004fe8:	7501b288 	.word	0x7501b288
 8004fec:	3f49efe0 	.word	0x3f49efe0
 8004ff0:	b5688f3b 	.word	0xb5688f3b
 8004ff4:	3fa48228 	.word	0x3fa48228
 8004ff8:	0e884455 	.word	0x0e884455
 8004ffc:	3fc9c155 	.word	0x3fc9c155
 8005000:	03eb6f7d 	.word	0x03eb6f7d
 8005004:	3fd4d612 	.word	0x3fd4d612
 8005008:	55555555 	.word	0x55555555
 800500c:	3fc55555 	.word	0x3fc55555
 8005010:	b12e9282 	.word	0xb12e9282
 8005014:	3fb3b8c5 	.word	0x3fb3b8c5
 8005018:	1b8d0159 	.word	0x1b8d0159
 800501c:	3fe6066c 	.word	0x3fe6066c
 8005020:	9c598ac8 	.word	0x9c598ac8
 8005024:	40002ae5 	.word	0x40002ae5
 8005028:	1c8a2d4b 	.word	0x1c8a2d4b
 800502c:	40033a27 	.word	0x40033a27
 8005030:	3fefffff 	.word	0x3fefffff
 8005034:	3fdfffff 	.word	0x3fdfffff
 8005038:	3ff00000 	.word	0x3ff00000
 800503c:	3fe00000 	.word	0x3fe00000
 8005040:	3fef3332 	.word	0x3fef3332
 8005044:	ee10 2a10 	vmov	r2, s0
 8005048:	ee10 0a10 	vmov	r0, s0
 800504c:	465b      	mov	r3, fp
 800504e:	4659      	mov	r1, fp
 8005050:	f7fb f8e0 	bl	8000214 <__adddf3>
 8005054:	4632      	mov	r2, r6
 8005056:	463b      	mov	r3, r7
 8005058:	ec41 0b19 	vmov	d9, r0, r1
 800505c:	ec51 0b18 	vmov	r0, r1, d8
 8005060:	f7fb fbb8 	bl	80007d4 <__aeabi_ddiv>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	ec51 0b19 	vmov	r0, r1, d9
 800506c:	f7fb fa88 	bl	8000580 <__aeabi_dmul>
 8005070:	f04f 0800 	mov.w	r8, #0
 8005074:	4606      	mov	r6, r0
 8005076:	460f      	mov	r7, r1
 8005078:	4642      	mov	r2, r8
 800507a:	465b      	mov	r3, fp
 800507c:	4640      	mov	r0, r8
 800507e:	4659      	mov	r1, fp
 8005080:	f7fb fa7e 	bl	8000580 <__aeabi_dmul>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4620      	mov	r0, r4
 800508a:	4629      	mov	r1, r5
 800508c:	f7fb f8c0 	bl	8000210 <__aeabi_dsub>
 8005090:	4642      	mov	r2, r8
 8005092:	4604      	mov	r4, r0
 8005094:	460d      	mov	r5, r1
 8005096:	465b      	mov	r3, fp
 8005098:	4650      	mov	r0, sl
 800509a:	4659      	mov	r1, fp
 800509c:	f7fb f8ba 	bl	8000214 <__adddf3>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4620      	mov	r0, r4
 80050a6:	4629      	mov	r1, r5
 80050a8:	f7fb fb94 	bl	80007d4 <__aeabi_ddiv>
 80050ac:	4602      	mov	r2, r0
 80050ae:	460b      	mov	r3, r1
 80050b0:	f7fb f8b0 	bl	8000214 <__adddf3>
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	a113      	add	r1, pc, #76	; (adr r1, 8005108 <__ieee754_asin+0x418>)
 80050ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050be:	f7fb f8a7 	bl	8000210 <__aeabi_dsub>
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	4630      	mov	r0, r6
 80050c8:	4639      	mov	r1, r7
 80050ca:	f7fb f8a1 	bl	8000210 <__aeabi_dsub>
 80050ce:	4642      	mov	r2, r8
 80050d0:	4604      	mov	r4, r0
 80050d2:	460d      	mov	r5, r1
 80050d4:	465b      	mov	r3, fp
 80050d6:	4640      	mov	r0, r8
 80050d8:	4659      	mov	r1, fp
 80050da:	f7fb f89b 	bl	8000214 <__adddf3>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	a10b      	add	r1, pc, #44	; (adr r1, 8005110 <__ieee754_asin+0x420>)
 80050e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050e8:	f7fb f892 	bl	8000210 <__aeabi_dsub>
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4620      	mov	r0, r4
 80050f2:	4629      	mov	r1, r5
 80050f4:	f7fb f88c 	bl	8000210 <__aeabi_dsub>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	a104      	add	r1, pc, #16	; (adr r1, 8005110 <__ieee754_asin+0x420>)
 80050fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005102:	e6df      	b.n	8004ec4 <__ieee754_asin+0x1d4>
 8005104:	f3af 8000 	nop.w
 8005108:	33145c07 	.word	0x33145c07
 800510c:	3c91a626 	.word	0x3c91a626
 8005110:	54442d18 	.word	0x54442d18
 8005114:	3fe921fb 	.word	0x3fe921fb

08005118 <__ieee754_atan2>:
 8005118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800511c:	ec57 6b11 	vmov	r6, r7, d1
 8005120:	4273      	negs	r3, r6
 8005122:	f8df e184 	ldr.w	lr, [pc, #388]	; 80052a8 <__ieee754_atan2+0x190>
 8005126:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800512a:	4333      	orrs	r3, r6
 800512c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005130:	4573      	cmp	r3, lr
 8005132:	ec51 0b10 	vmov	r0, r1, d0
 8005136:	ee11 8a10 	vmov	r8, s2
 800513a:	d80a      	bhi.n	8005152 <__ieee754_atan2+0x3a>
 800513c:	4244      	negs	r4, r0
 800513e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005142:	4304      	orrs	r4, r0
 8005144:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8005148:	4574      	cmp	r4, lr
 800514a:	ee10 9a10 	vmov	r9, s0
 800514e:	468c      	mov	ip, r1
 8005150:	d907      	bls.n	8005162 <__ieee754_atan2+0x4a>
 8005152:	4632      	mov	r2, r6
 8005154:	463b      	mov	r3, r7
 8005156:	f7fb f85d 	bl	8000214 <__adddf3>
 800515a:	ec41 0b10 	vmov	d0, r0, r1
 800515e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005162:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8005166:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800516a:	4334      	orrs	r4, r6
 800516c:	d103      	bne.n	8005176 <__ieee754_atan2+0x5e>
 800516e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005172:	f001 b835 	b.w	80061e0 <atan>
 8005176:	17bc      	asrs	r4, r7, #30
 8005178:	f004 0402 	and.w	r4, r4, #2
 800517c:	ea53 0909 	orrs.w	r9, r3, r9
 8005180:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8005184:	d107      	bne.n	8005196 <__ieee754_atan2+0x7e>
 8005186:	2c02      	cmp	r4, #2
 8005188:	d060      	beq.n	800524c <__ieee754_atan2+0x134>
 800518a:	2c03      	cmp	r4, #3
 800518c:	d1e5      	bne.n	800515a <__ieee754_atan2+0x42>
 800518e:	a142      	add	r1, pc, #264	; (adr r1, 8005298 <__ieee754_atan2+0x180>)
 8005190:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005194:	e7e1      	b.n	800515a <__ieee754_atan2+0x42>
 8005196:	ea52 0808 	orrs.w	r8, r2, r8
 800519a:	d106      	bne.n	80051aa <__ieee754_atan2+0x92>
 800519c:	f1bc 0f00 	cmp.w	ip, #0
 80051a0:	da5f      	bge.n	8005262 <__ieee754_atan2+0x14a>
 80051a2:	a13f      	add	r1, pc, #252	; (adr r1, 80052a0 <__ieee754_atan2+0x188>)
 80051a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051a8:	e7d7      	b.n	800515a <__ieee754_atan2+0x42>
 80051aa:	4572      	cmp	r2, lr
 80051ac:	d10f      	bne.n	80051ce <__ieee754_atan2+0xb6>
 80051ae:	4293      	cmp	r3, r2
 80051b0:	f104 34ff 	add.w	r4, r4, #4294967295
 80051b4:	d107      	bne.n	80051c6 <__ieee754_atan2+0xae>
 80051b6:	2c02      	cmp	r4, #2
 80051b8:	d84c      	bhi.n	8005254 <__ieee754_atan2+0x13c>
 80051ba:	4b35      	ldr	r3, [pc, #212]	; (8005290 <__ieee754_atan2+0x178>)
 80051bc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80051c0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80051c4:	e7c9      	b.n	800515a <__ieee754_atan2+0x42>
 80051c6:	2c02      	cmp	r4, #2
 80051c8:	d848      	bhi.n	800525c <__ieee754_atan2+0x144>
 80051ca:	4b32      	ldr	r3, [pc, #200]	; (8005294 <__ieee754_atan2+0x17c>)
 80051cc:	e7f6      	b.n	80051bc <__ieee754_atan2+0xa4>
 80051ce:	4573      	cmp	r3, lr
 80051d0:	d0e4      	beq.n	800519c <__ieee754_atan2+0x84>
 80051d2:	1a9b      	subs	r3, r3, r2
 80051d4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80051d8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80051dc:	da1e      	bge.n	800521c <__ieee754_atan2+0x104>
 80051de:	2f00      	cmp	r7, #0
 80051e0:	da01      	bge.n	80051e6 <__ieee754_atan2+0xce>
 80051e2:	323c      	adds	r2, #60	; 0x3c
 80051e4:	db1e      	blt.n	8005224 <__ieee754_atan2+0x10c>
 80051e6:	4632      	mov	r2, r6
 80051e8:	463b      	mov	r3, r7
 80051ea:	f7fb faf3 	bl	80007d4 <__aeabi_ddiv>
 80051ee:	ec41 0b10 	vmov	d0, r0, r1
 80051f2:	f001 f995 	bl	8006520 <fabs>
 80051f6:	f000 fff3 	bl	80061e0 <atan>
 80051fa:	ec51 0b10 	vmov	r0, r1, d0
 80051fe:	2c01      	cmp	r4, #1
 8005200:	d013      	beq.n	800522a <__ieee754_atan2+0x112>
 8005202:	2c02      	cmp	r4, #2
 8005204:	d015      	beq.n	8005232 <__ieee754_atan2+0x11a>
 8005206:	2c00      	cmp	r4, #0
 8005208:	d0a7      	beq.n	800515a <__ieee754_atan2+0x42>
 800520a:	a319      	add	r3, pc, #100	; (adr r3, 8005270 <__ieee754_atan2+0x158>)
 800520c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005210:	f7fa fffe 	bl	8000210 <__aeabi_dsub>
 8005214:	a318      	add	r3, pc, #96	; (adr r3, 8005278 <__ieee754_atan2+0x160>)
 8005216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521a:	e014      	b.n	8005246 <__ieee754_atan2+0x12e>
 800521c:	a118      	add	r1, pc, #96	; (adr r1, 8005280 <__ieee754_atan2+0x168>)
 800521e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005222:	e7ec      	b.n	80051fe <__ieee754_atan2+0xe6>
 8005224:	2000      	movs	r0, #0
 8005226:	2100      	movs	r1, #0
 8005228:	e7e9      	b.n	80051fe <__ieee754_atan2+0xe6>
 800522a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800522e:	4619      	mov	r1, r3
 8005230:	e793      	b.n	800515a <__ieee754_atan2+0x42>
 8005232:	a30f      	add	r3, pc, #60	; (adr r3, 8005270 <__ieee754_atan2+0x158>)
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f7fa ffea 	bl	8000210 <__aeabi_dsub>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	a10d      	add	r1, pc, #52	; (adr r1, 8005278 <__ieee754_atan2+0x160>)
 8005242:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005246:	f7fa ffe3 	bl	8000210 <__aeabi_dsub>
 800524a:	e786      	b.n	800515a <__ieee754_atan2+0x42>
 800524c:	a10a      	add	r1, pc, #40	; (adr r1, 8005278 <__ieee754_atan2+0x160>)
 800524e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005252:	e782      	b.n	800515a <__ieee754_atan2+0x42>
 8005254:	a10c      	add	r1, pc, #48	; (adr r1, 8005288 <__ieee754_atan2+0x170>)
 8005256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800525a:	e77e      	b.n	800515a <__ieee754_atan2+0x42>
 800525c:	2000      	movs	r0, #0
 800525e:	2100      	movs	r1, #0
 8005260:	e77b      	b.n	800515a <__ieee754_atan2+0x42>
 8005262:	a107      	add	r1, pc, #28	; (adr r1, 8005280 <__ieee754_atan2+0x168>)
 8005264:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005268:	e777      	b.n	800515a <__ieee754_atan2+0x42>
 800526a:	bf00      	nop
 800526c:	f3af 8000 	nop.w
 8005270:	33145c07 	.word	0x33145c07
 8005274:	3ca1a626 	.word	0x3ca1a626
 8005278:	54442d18 	.word	0x54442d18
 800527c:	400921fb 	.word	0x400921fb
 8005280:	54442d18 	.word	0x54442d18
 8005284:	3ff921fb 	.word	0x3ff921fb
 8005288:	54442d18 	.word	0x54442d18
 800528c:	3fe921fb 	.word	0x3fe921fb
 8005290:	08006810 	.word	0x08006810
 8005294:	08006828 	.word	0x08006828
 8005298:	54442d18 	.word	0x54442d18
 800529c:	c00921fb 	.word	0xc00921fb
 80052a0:	54442d18 	.word	0x54442d18
 80052a4:	bff921fb 	.word	0xbff921fb
 80052a8:	7ff00000 	.word	0x7ff00000
 80052ac:	00000000 	.word	0x00000000

080052b0 <__ieee754_rem_pio2>:
 80052b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b4:	ed2d 8b02 	vpush	{d8}
 80052b8:	ec55 4b10 	vmov	r4, r5, d0
 80052bc:	4bca      	ldr	r3, [pc, #808]	; (80055e8 <__ieee754_rem_pio2+0x338>)
 80052be:	b08b      	sub	sp, #44	; 0x2c
 80052c0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80052c4:	4598      	cmp	r8, r3
 80052c6:	4682      	mov	sl, r0
 80052c8:	9502      	str	r5, [sp, #8]
 80052ca:	dc08      	bgt.n	80052de <__ieee754_rem_pio2+0x2e>
 80052cc:	2200      	movs	r2, #0
 80052ce:	2300      	movs	r3, #0
 80052d0:	ed80 0b00 	vstr	d0, [r0]
 80052d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80052d8:	f04f 0b00 	mov.w	fp, #0
 80052dc:	e028      	b.n	8005330 <__ieee754_rem_pio2+0x80>
 80052de:	4bc3      	ldr	r3, [pc, #780]	; (80055ec <__ieee754_rem_pio2+0x33c>)
 80052e0:	4598      	cmp	r8, r3
 80052e2:	dc78      	bgt.n	80053d6 <__ieee754_rem_pio2+0x126>
 80052e4:	9b02      	ldr	r3, [sp, #8]
 80052e6:	4ec2      	ldr	r6, [pc, #776]	; (80055f0 <__ieee754_rem_pio2+0x340>)
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	ee10 0a10 	vmov	r0, s0
 80052ee:	a3b0      	add	r3, pc, #704	; (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	4629      	mov	r1, r5
 80052f6:	dd39      	ble.n	800536c <__ieee754_rem_pio2+0xbc>
 80052f8:	f7fa ff8a 	bl	8000210 <__aeabi_dsub>
 80052fc:	45b0      	cmp	r8, r6
 80052fe:	4604      	mov	r4, r0
 8005300:	460d      	mov	r5, r1
 8005302:	d01b      	beq.n	800533c <__ieee754_rem_pio2+0x8c>
 8005304:	a3ac      	add	r3, pc, #688	; (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f7fa ff81 	bl	8000210 <__aeabi_dsub>
 800530e:	4602      	mov	r2, r0
 8005310:	460b      	mov	r3, r1
 8005312:	e9ca 2300 	strd	r2, r3, [sl]
 8005316:	4620      	mov	r0, r4
 8005318:	4629      	mov	r1, r5
 800531a:	f7fa ff79 	bl	8000210 <__aeabi_dsub>
 800531e:	a3a6      	add	r3, pc, #664	; (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f7fa ff74 	bl	8000210 <__aeabi_dsub>
 8005328:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800532c:	f04f 0b01 	mov.w	fp, #1
 8005330:	4658      	mov	r0, fp
 8005332:	b00b      	add	sp, #44	; 0x2c
 8005334:	ecbd 8b02 	vpop	{d8}
 8005338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800533c:	a3a0      	add	r3, pc, #640	; (adr r3, 80055c0 <__ieee754_rem_pio2+0x310>)
 800533e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005342:	f7fa ff65 	bl	8000210 <__aeabi_dsub>
 8005346:	a3a0      	add	r3, pc, #640	; (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	4604      	mov	r4, r0
 800534e:	460d      	mov	r5, r1
 8005350:	f7fa ff5e 	bl	8000210 <__aeabi_dsub>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	e9ca 2300 	strd	r2, r3, [sl]
 800535c:	4620      	mov	r0, r4
 800535e:	4629      	mov	r1, r5
 8005360:	f7fa ff56 	bl	8000210 <__aeabi_dsub>
 8005364:	a398      	add	r3, pc, #608	; (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 8005366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536a:	e7db      	b.n	8005324 <__ieee754_rem_pio2+0x74>
 800536c:	f7fa ff52 	bl	8000214 <__adddf3>
 8005370:	45b0      	cmp	r8, r6
 8005372:	4604      	mov	r4, r0
 8005374:	460d      	mov	r5, r1
 8005376:	d016      	beq.n	80053a6 <__ieee754_rem_pio2+0xf6>
 8005378:	a38f      	add	r3, pc, #572	; (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f7fa ff49 	bl	8000214 <__adddf3>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	e9ca 2300 	strd	r2, r3, [sl]
 800538a:	4620      	mov	r0, r4
 800538c:	4629      	mov	r1, r5
 800538e:	f7fa ff3f 	bl	8000210 <__aeabi_dsub>
 8005392:	a389      	add	r3, pc, #548	; (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 8005394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005398:	f7fa ff3c 	bl	8000214 <__adddf3>
 800539c:	f04f 3bff 	mov.w	fp, #4294967295
 80053a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80053a4:	e7c4      	b.n	8005330 <__ieee754_rem_pio2+0x80>
 80053a6:	a386      	add	r3, pc, #536	; (adr r3, 80055c0 <__ieee754_rem_pio2+0x310>)
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f7fa ff32 	bl	8000214 <__adddf3>
 80053b0:	a385      	add	r3, pc, #532	; (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 80053b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b6:	4604      	mov	r4, r0
 80053b8:	460d      	mov	r5, r1
 80053ba:	f7fa ff2b 	bl	8000214 <__adddf3>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	e9ca 2300 	strd	r2, r3, [sl]
 80053c6:	4620      	mov	r0, r4
 80053c8:	4629      	mov	r1, r5
 80053ca:	f7fa ff21 	bl	8000210 <__aeabi_dsub>
 80053ce:	a37e      	add	r3, pc, #504	; (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 80053d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d4:	e7e0      	b.n	8005398 <__ieee754_rem_pio2+0xe8>
 80053d6:	4b87      	ldr	r3, [pc, #540]	; (80055f4 <__ieee754_rem_pio2+0x344>)
 80053d8:	4598      	cmp	r8, r3
 80053da:	f300 80d9 	bgt.w	8005590 <__ieee754_rem_pio2+0x2e0>
 80053de:	f001 f89f 	bl	8006520 <fabs>
 80053e2:	ec55 4b10 	vmov	r4, r5, d0
 80053e6:	ee10 0a10 	vmov	r0, s0
 80053ea:	a379      	add	r3, pc, #484	; (adr r3, 80055d0 <__ieee754_rem_pio2+0x320>)
 80053ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f0:	4629      	mov	r1, r5
 80053f2:	f7fb f8c5 	bl	8000580 <__aeabi_dmul>
 80053f6:	4b80      	ldr	r3, [pc, #512]	; (80055f8 <__ieee754_rem_pio2+0x348>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	f7fa ff0b 	bl	8000214 <__adddf3>
 80053fe:	f7fb fb6f 	bl	8000ae0 <__aeabi_d2iz>
 8005402:	4683      	mov	fp, r0
 8005404:	f7fb f852 	bl	80004ac <__aeabi_i2d>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	ec43 2b18 	vmov	d8, r2, r3
 8005410:	a367      	add	r3, pc, #412	; (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	f7fb f8b3 	bl	8000580 <__aeabi_dmul>
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	4620      	mov	r0, r4
 8005420:	4629      	mov	r1, r5
 8005422:	f7fa fef5 	bl	8000210 <__aeabi_dsub>
 8005426:	a364      	add	r3, pc, #400	; (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	4606      	mov	r6, r0
 800542e:	460f      	mov	r7, r1
 8005430:	ec51 0b18 	vmov	r0, r1, d8
 8005434:	f7fb f8a4 	bl	8000580 <__aeabi_dmul>
 8005438:	f1bb 0f1f 	cmp.w	fp, #31
 800543c:	4604      	mov	r4, r0
 800543e:	460d      	mov	r5, r1
 8005440:	dc0d      	bgt.n	800545e <__ieee754_rem_pio2+0x1ae>
 8005442:	4b6e      	ldr	r3, [pc, #440]	; (80055fc <__ieee754_rem_pio2+0x34c>)
 8005444:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800544c:	4543      	cmp	r3, r8
 800544e:	d006      	beq.n	800545e <__ieee754_rem_pio2+0x1ae>
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	4630      	mov	r0, r6
 8005456:	4639      	mov	r1, r7
 8005458:	f7fa feda 	bl	8000210 <__aeabi_dsub>
 800545c:	e00f      	b.n	800547e <__ieee754_rem_pio2+0x1ce>
 800545e:	462b      	mov	r3, r5
 8005460:	4622      	mov	r2, r4
 8005462:	4630      	mov	r0, r6
 8005464:	4639      	mov	r1, r7
 8005466:	f7fa fed3 	bl	8000210 <__aeabi_dsub>
 800546a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800546e:	9303      	str	r3, [sp, #12]
 8005470:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005474:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8005478:	f1b8 0f10 	cmp.w	r8, #16
 800547c:	dc02      	bgt.n	8005484 <__ieee754_rem_pio2+0x1d4>
 800547e:	e9ca 0100 	strd	r0, r1, [sl]
 8005482:	e039      	b.n	80054f8 <__ieee754_rem_pio2+0x248>
 8005484:	a34e      	add	r3, pc, #312	; (adr r3, 80055c0 <__ieee754_rem_pio2+0x310>)
 8005486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548a:	ec51 0b18 	vmov	r0, r1, d8
 800548e:	f7fb f877 	bl	8000580 <__aeabi_dmul>
 8005492:	4604      	mov	r4, r0
 8005494:	460d      	mov	r5, r1
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	4630      	mov	r0, r6
 800549c:	4639      	mov	r1, r7
 800549e:	f7fa feb7 	bl	8000210 <__aeabi_dsub>
 80054a2:	4602      	mov	r2, r0
 80054a4:	460b      	mov	r3, r1
 80054a6:	4680      	mov	r8, r0
 80054a8:	4689      	mov	r9, r1
 80054aa:	4630      	mov	r0, r6
 80054ac:	4639      	mov	r1, r7
 80054ae:	f7fa feaf 	bl	8000210 <__aeabi_dsub>
 80054b2:	4622      	mov	r2, r4
 80054b4:	462b      	mov	r3, r5
 80054b6:	f7fa feab 	bl	8000210 <__aeabi_dsub>
 80054ba:	a343      	add	r3, pc, #268	; (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 80054bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c0:	4604      	mov	r4, r0
 80054c2:	460d      	mov	r5, r1
 80054c4:	ec51 0b18 	vmov	r0, r1, d8
 80054c8:	f7fb f85a 	bl	8000580 <__aeabi_dmul>
 80054cc:	4622      	mov	r2, r4
 80054ce:	462b      	mov	r3, r5
 80054d0:	f7fa fe9e 	bl	8000210 <__aeabi_dsub>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4604      	mov	r4, r0
 80054da:	460d      	mov	r5, r1
 80054dc:	4640      	mov	r0, r8
 80054de:	4649      	mov	r1, r9
 80054e0:	f7fa fe96 	bl	8000210 <__aeabi_dsub>
 80054e4:	9a03      	ldr	r2, [sp, #12]
 80054e6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b31      	cmp	r3, #49	; 0x31
 80054ee:	dc24      	bgt.n	800553a <__ieee754_rem_pio2+0x28a>
 80054f0:	e9ca 0100 	strd	r0, r1, [sl]
 80054f4:	4646      	mov	r6, r8
 80054f6:	464f      	mov	r7, r9
 80054f8:	e9da 8900 	ldrd	r8, r9, [sl]
 80054fc:	4630      	mov	r0, r6
 80054fe:	4642      	mov	r2, r8
 8005500:	464b      	mov	r3, r9
 8005502:	4639      	mov	r1, r7
 8005504:	f7fa fe84 	bl	8000210 <__aeabi_dsub>
 8005508:	462b      	mov	r3, r5
 800550a:	4622      	mov	r2, r4
 800550c:	f7fa fe80 	bl	8000210 <__aeabi_dsub>
 8005510:	9b02      	ldr	r3, [sp, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005518:	f6bf af0a 	bge.w	8005330 <__ieee754_rem_pio2+0x80>
 800551c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005520:	f8ca 3004 	str.w	r3, [sl, #4]
 8005524:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005528:	f8ca 8000 	str.w	r8, [sl]
 800552c:	f8ca 0008 	str.w	r0, [sl, #8]
 8005530:	f8ca 300c 	str.w	r3, [sl, #12]
 8005534:	f1cb 0b00 	rsb	fp, fp, #0
 8005538:	e6fa      	b.n	8005330 <__ieee754_rem_pio2+0x80>
 800553a:	a327      	add	r3, pc, #156	; (adr r3, 80055d8 <__ieee754_rem_pio2+0x328>)
 800553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005540:	ec51 0b18 	vmov	r0, r1, d8
 8005544:	f7fb f81c 	bl	8000580 <__aeabi_dmul>
 8005548:	4604      	mov	r4, r0
 800554a:	460d      	mov	r5, r1
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4640      	mov	r0, r8
 8005552:	4649      	mov	r1, r9
 8005554:	f7fa fe5c 	bl	8000210 <__aeabi_dsub>
 8005558:	4602      	mov	r2, r0
 800555a:	460b      	mov	r3, r1
 800555c:	4606      	mov	r6, r0
 800555e:	460f      	mov	r7, r1
 8005560:	4640      	mov	r0, r8
 8005562:	4649      	mov	r1, r9
 8005564:	f7fa fe54 	bl	8000210 <__aeabi_dsub>
 8005568:	4622      	mov	r2, r4
 800556a:	462b      	mov	r3, r5
 800556c:	f7fa fe50 	bl	8000210 <__aeabi_dsub>
 8005570:	a31b      	add	r3, pc, #108	; (adr r3, 80055e0 <__ieee754_rem_pio2+0x330>)
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	4604      	mov	r4, r0
 8005578:	460d      	mov	r5, r1
 800557a:	ec51 0b18 	vmov	r0, r1, d8
 800557e:	f7fa ffff 	bl	8000580 <__aeabi_dmul>
 8005582:	4622      	mov	r2, r4
 8005584:	462b      	mov	r3, r5
 8005586:	f7fa fe43 	bl	8000210 <__aeabi_dsub>
 800558a:	4604      	mov	r4, r0
 800558c:	460d      	mov	r5, r1
 800558e:	e75f      	b.n	8005450 <__ieee754_rem_pio2+0x1a0>
 8005590:	4b1b      	ldr	r3, [pc, #108]	; (8005600 <__ieee754_rem_pio2+0x350>)
 8005592:	4598      	cmp	r8, r3
 8005594:	dd36      	ble.n	8005604 <__ieee754_rem_pio2+0x354>
 8005596:	ee10 2a10 	vmov	r2, s0
 800559a:	462b      	mov	r3, r5
 800559c:	4620      	mov	r0, r4
 800559e:	4629      	mov	r1, r5
 80055a0:	f7fa fe36 	bl	8000210 <__aeabi_dsub>
 80055a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80055a8:	e9ca 0100 	strd	r0, r1, [sl]
 80055ac:	e694      	b.n	80052d8 <__ieee754_rem_pio2+0x28>
 80055ae:	bf00      	nop
 80055b0:	54400000 	.word	0x54400000
 80055b4:	3ff921fb 	.word	0x3ff921fb
 80055b8:	1a626331 	.word	0x1a626331
 80055bc:	3dd0b461 	.word	0x3dd0b461
 80055c0:	1a600000 	.word	0x1a600000
 80055c4:	3dd0b461 	.word	0x3dd0b461
 80055c8:	2e037073 	.word	0x2e037073
 80055cc:	3ba3198a 	.word	0x3ba3198a
 80055d0:	6dc9c883 	.word	0x6dc9c883
 80055d4:	3fe45f30 	.word	0x3fe45f30
 80055d8:	2e000000 	.word	0x2e000000
 80055dc:	3ba3198a 	.word	0x3ba3198a
 80055e0:	252049c1 	.word	0x252049c1
 80055e4:	397b839a 	.word	0x397b839a
 80055e8:	3fe921fb 	.word	0x3fe921fb
 80055ec:	4002d97b 	.word	0x4002d97b
 80055f0:	3ff921fb 	.word	0x3ff921fb
 80055f4:	413921fb 	.word	0x413921fb
 80055f8:	3fe00000 	.word	0x3fe00000
 80055fc:	08006840 	.word	0x08006840
 8005600:	7fefffff 	.word	0x7fefffff
 8005604:	ea4f 5428 	mov.w	r4, r8, asr #20
 8005608:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800560c:	ee10 0a10 	vmov	r0, s0
 8005610:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8005614:	ee10 6a10 	vmov	r6, s0
 8005618:	460f      	mov	r7, r1
 800561a:	f7fb fa61 	bl	8000ae0 <__aeabi_d2iz>
 800561e:	f7fa ff45 	bl	80004ac <__aeabi_i2d>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	4630      	mov	r0, r6
 8005628:	4639      	mov	r1, r7
 800562a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800562e:	f7fa fdef 	bl	8000210 <__aeabi_dsub>
 8005632:	4b23      	ldr	r3, [pc, #140]	; (80056c0 <__ieee754_rem_pio2+0x410>)
 8005634:	2200      	movs	r2, #0
 8005636:	f7fa ffa3 	bl	8000580 <__aeabi_dmul>
 800563a:	460f      	mov	r7, r1
 800563c:	4606      	mov	r6, r0
 800563e:	f7fb fa4f 	bl	8000ae0 <__aeabi_d2iz>
 8005642:	f7fa ff33 	bl	80004ac <__aeabi_i2d>
 8005646:	4602      	mov	r2, r0
 8005648:	460b      	mov	r3, r1
 800564a:	4630      	mov	r0, r6
 800564c:	4639      	mov	r1, r7
 800564e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005652:	f7fa fddd 	bl	8000210 <__aeabi_dsub>
 8005656:	4b1a      	ldr	r3, [pc, #104]	; (80056c0 <__ieee754_rem_pio2+0x410>)
 8005658:	2200      	movs	r2, #0
 800565a:	f7fa ff91 	bl	8000580 <__aeabi_dmul>
 800565e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005662:	ad04      	add	r5, sp, #16
 8005664:	f04f 0803 	mov.w	r8, #3
 8005668:	46a9      	mov	r9, r5
 800566a:	2600      	movs	r6, #0
 800566c:	2700      	movs	r7, #0
 800566e:	4632      	mov	r2, r6
 8005670:	463b      	mov	r3, r7
 8005672:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8005676:	46c3      	mov	fp, r8
 8005678:	3d08      	subs	r5, #8
 800567a:	f108 38ff 	add.w	r8, r8, #4294967295
 800567e:	f7fb f9e7 	bl	8000a50 <__aeabi_dcmpeq>
 8005682:	2800      	cmp	r0, #0
 8005684:	d1f3      	bne.n	800566e <__ieee754_rem_pio2+0x3be>
 8005686:	4b0f      	ldr	r3, [pc, #60]	; (80056c4 <__ieee754_rem_pio2+0x414>)
 8005688:	9301      	str	r3, [sp, #4]
 800568a:	2302      	movs	r3, #2
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	4622      	mov	r2, r4
 8005690:	465b      	mov	r3, fp
 8005692:	4651      	mov	r1, sl
 8005694:	4648      	mov	r0, r9
 8005696:	f000 f993 	bl	80059c0 <__kernel_rem_pio2>
 800569a:	9b02      	ldr	r3, [sp, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	4683      	mov	fp, r0
 80056a0:	f6bf ae46 	bge.w	8005330 <__ieee754_rem_pio2+0x80>
 80056a4:	e9da 2100 	ldrd	r2, r1, [sl]
 80056a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056ac:	e9ca 2300 	strd	r2, r3, [sl]
 80056b0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80056b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056b8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80056bc:	e73a      	b.n	8005534 <__ieee754_rem_pio2+0x284>
 80056be:	bf00      	nop
 80056c0:	41700000 	.word	0x41700000
 80056c4:	080068c0 	.word	0x080068c0

080056c8 <__ieee754_sqrt>:
 80056c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056cc:	ec55 4b10 	vmov	r4, r5, d0
 80056d0:	4e55      	ldr	r6, [pc, #340]	; (8005828 <__ieee754_sqrt+0x160>)
 80056d2:	43ae      	bics	r6, r5
 80056d4:	ee10 0a10 	vmov	r0, s0
 80056d8:	ee10 3a10 	vmov	r3, s0
 80056dc:	462a      	mov	r2, r5
 80056de:	4629      	mov	r1, r5
 80056e0:	d110      	bne.n	8005704 <__ieee754_sqrt+0x3c>
 80056e2:	ee10 2a10 	vmov	r2, s0
 80056e6:	462b      	mov	r3, r5
 80056e8:	f7fa ff4a 	bl	8000580 <__aeabi_dmul>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4620      	mov	r0, r4
 80056f2:	4629      	mov	r1, r5
 80056f4:	f7fa fd8e 	bl	8000214 <__adddf3>
 80056f8:	4604      	mov	r4, r0
 80056fa:	460d      	mov	r5, r1
 80056fc:	ec45 4b10 	vmov	d0, r4, r5
 8005700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005704:	2d00      	cmp	r5, #0
 8005706:	dc10      	bgt.n	800572a <__ieee754_sqrt+0x62>
 8005708:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800570c:	4330      	orrs	r0, r6
 800570e:	d0f5      	beq.n	80056fc <__ieee754_sqrt+0x34>
 8005710:	b15d      	cbz	r5, 800572a <__ieee754_sqrt+0x62>
 8005712:	ee10 2a10 	vmov	r2, s0
 8005716:	462b      	mov	r3, r5
 8005718:	ee10 0a10 	vmov	r0, s0
 800571c:	f7fa fd78 	bl	8000210 <__aeabi_dsub>
 8005720:	4602      	mov	r2, r0
 8005722:	460b      	mov	r3, r1
 8005724:	f7fb f856 	bl	80007d4 <__aeabi_ddiv>
 8005728:	e7e6      	b.n	80056f8 <__ieee754_sqrt+0x30>
 800572a:	1512      	asrs	r2, r2, #20
 800572c:	d074      	beq.n	8005818 <__ieee754_sqrt+0x150>
 800572e:	07d4      	lsls	r4, r2, #31
 8005730:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005734:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8005738:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800573c:	bf5e      	ittt	pl
 800573e:	0fda      	lsrpl	r2, r3, #31
 8005740:	005b      	lslpl	r3, r3, #1
 8005742:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8005746:	2400      	movs	r4, #0
 8005748:	0fda      	lsrs	r2, r3, #31
 800574a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800574e:	107f      	asrs	r7, r7, #1
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	2516      	movs	r5, #22
 8005754:	4620      	mov	r0, r4
 8005756:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800575a:	1886      	adds	r6, r0, r2
 800575c:	428e      	cmp	r6, r1
 800575e:	bfde      	ittt	le
 8005760:	1b89      	suble	r1, r1, r6
 8005762:	18b0      	addle	r0, r6, r2
 8005764:	18a4      	addle	r4, r4, r2
 8005766:	0049      	lsls	r1, r1, #1
 8005768:	3d01      	subs	r5, #1
 800576a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800576e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005772:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005776:	d1f0      	bne.n	800575a <__ieee754_sqrt+0x92>
 8005778:	462a      	mov	r2, r5
 800577a:	f04f 0e20 	mov.w	lr, #32
 800577e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005782:	4281      	cmp	r1, r0
 8005784:	eb06 0c05 	add.w	ip, r6, r5
 8005788:	dc02      	bgt.n	8005790 <__ieee754_sqrt+0xc8>
 800578a:	d113      	bne.n	80057b4 <__ieee754_sqrt+0xec>
 800578c:	459c      	cmp	ip, r3
 800578e:	d811      	bhi.n	80057b4 <__ieee754_sqrt+0xec>
 8005790:	f1bc 0f00 	cmp.w	ip, #0
 8005794:	eb0c 0506 	add.w	r5, ip, r6
 8005798:	da43      	bge.n	8005822 <__ieee754_sqrt+0x15a>
 800579a:	2d00      	cmp	r5, #0
 800579c:	db41      	blt.n	8005822 <__ieee754_sqrt+0x15a>
 800579e:	f100 0801 	add.w	r8, r0, #1
 80057a2:	1a09      	subs	r1, r1, r0
 80057a4:	459c      	cmp	ip, r3
 80057a6:	bf88      	it	hi
 80057a8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80057ac:	eba3 030c 	sub.w	r3, r3, ip
 80057b0:	4432      	add	r2, r6
 80057b2:	4640      	mov	r0, r8
 80057b4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80057b8:	f1be 0e01 	subs.w	lr, lr, #1
 80057bc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80057c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80057c4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80057c8:	d1db      	bne.n	8005782 <__ieee754_sqrt+0xba>
 80057ca:	430b      	orrs	r3, r1
 80057cc:	d006      	beq.n	80057dc <__ieee754_sqrt+0x114>
 80057ce:	1c50      	adds	r0, r2, #1
 80057d0:	bf13      	iteet	ne
 80057d2:	3201      	addne	r2, #1
 80057d4:	3401      	addeq	r4, #1
 80057d6:	4672      	moveq	r2, lr
 80057d8:	f022 0201 	bicne.w	r2, r2, #1
 80057dc:	1063      	asrs	r3, r4, #1
 80057de:	0852      	lsrs	r2, r2, #1
 80057e0:	07e1      	lsls	r1, r4, #31
 80057e2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80057e6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80057ea:	bf48      	it	mi
 80057ec:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80057f0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80057f4:	4614      	mov	r4, r2
 80057f6:	e781      	b.n	80056fc <__ieee754_sqrt+0x34>
 80057f8:	0ad9      	lsrs	r1, r3, #11
 80057fa:	3815      	subs	r0, #21
 80057fc:	055b      	lsls	r3, r3, #21
 80057fe:	2900      	cmp	r1, #0
 8005800:	d0fa      	beq.n	80057f8 <__ieee754_sqrt+0x130>
 8005802:	02cd      	lsls	r5, r1, #11
 8005804:	d50a      	bpl.n	800581c <__ieee754_sqrt+0x154>
 8005806:	f1c2 0420 	rsb	r4, r2, #32
 800580a:	fa23 f404 	lsr.w	r4, r3, r4
 800580e:	1e55      	subs	r5, r2, #1
 8005810:	4093      	lsls	r3, r2
 8005812:	4321      	orrs	r1, r4
 8005814:	1b42      	subs	r2, r0, r5
 8005816:	e78a      	b.n	800572e <__ieee754_sqrt+0x66>
 8005818:	4610      	mov	r0, r2
 800581a:	e7f0      	b.n	80057fe <__ieee754_sqrt+0x136>
 800581c:	0049      	lsls	r1, r1, #1
 800581e:	3201      	adds	r2, #1
 8005820:	e7ef      	b.n	8005802 <__ieee754_sqrt+0x13a>
 8005822:	4680      	mov	r8, r0
 8005824:	e7bd      	b.n	80057a2 <__ieee754_sqrt+0xda>
 8005826:	bf00      	nop
 8005828:	7ff00000 	.word	0x7ff00000
 800582c:	00000000 	.word	0x00000000

08005830 <__kernel_cos>:
 8005830:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005834:	ec57 6b10 	vmov	r6, r7, d0
 8005838:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800583c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8005840:	ed8d 1b00 	vstr	d1, [sp]
 8005844:	da07      	bge.n	8005856 <__kernel_cos+0x26>
 8005846:	ee10 0a10 	vmov	r0, s0
 800584a:	4639      	mov	r1, r7
 800584c:	f7fb f948 	bl	8000ae0 <__aeabi_d2iz>
 8005850:	2800      	cmp	r0, #0
 8005852:	f000 8088 	beq.w	8005966 <__kernel_cos+0x136>
 8005856:	4632      	mov	r2, r6
 8005858:	463b      	mov	r3, r7
 800585a:	4630      	mov	r0, r6
 800585c:	4639      	mov	r1, r7
 800585e:	f7fa fe8f 	bl	8000580 <__aeabi_dmul>
 8005862:	4b51      	ldr	r3, [pc, #324]	; (80059a8 <__kernel_cos+0x178>)
 8005864:	2200      	movs	r2, #0
 8005866:	4604      	mov	r4, r0
 8005868:	460d      	mov	r5, r1
 800586a:	f7fa fe89 	bl	8000580 <__aeabi_dmul>
 800586e:	a340      	add	r3, pc, #256	; (adr r3, 8005970 <__kernel_cos+0x140>)
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	4682      	mov	sl, r0
 8005876:	468b      	mov	fp, r1
 8005878:	4620      	mov	r0, r4
 800587a:	4629      	mov	r1, r5
 800587c:	f7fa fe80 	bl	8000580 <__aeabi_dmul>
 8005880:	a33d      	add	r3, pc, #244	; (adr r3, 8005978 <__kernel_cos+0x148>)
 8005882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005886:	f7fa fcc5 	bl	8000214 <__adddf3>
 800588a:	4622      	mov	r2, r4
 800588c:	462b      	mov	r3, r5
 800588e:	f7fa fe77 	bl	8000580 <__aeabi_dmul>
 8005892:	a33b      	add	r3, pc, #236	; (adr r3, 8005980 <__kernel_cos+0x150>)
 8005894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005898:	f7fa fcba 	bl	8000210 <__aeabi_dsub>
 800589c:	4622      	mov	r2, r4
 800589e:	462b      	mov	r3, r5
 80058a0:	f7fa fe6e 	bl	8000580 <__aeabi_dmul>
 80058a4:	a338      	add	r3, pc, #224	; (adr r3, 8005988 <__kernel_cos+0x158>)
 80058a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058aa:	f7fa fcb3 	bl	8000214 <__adddf3>
 80058ae:	4622      	mov	r2, r4
 80058b0:	462b      	mov	r3, r5
 80058b2:	f7fa fe65 	bl	8000580 <__aeabi_dmul>
 80058b6:	a336      	add	r3, pc, #216	; (adr r3, 8005990 <__kernel_cos+0x160>)
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f7fa fca8 	bl	8000210 <__aeabi_dsub>
 80058c0:	4622      	mov	r2, r4
 80058c2:	462b      	mov	r3, r5
 80058c4:	f7fa fe5c 	bl	8000580 <__aeabi_dmul>
 80058c8:	a333      	add	r3, pc, #204	; (adr r3, 8005998 <__kernel_cos+0x168>)
 80058ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ce:	f7fa fca1 	bl	8000214 <__adddf3>
 80058d2:	4622      	mov	r2, r4
 80058d4:	462b      	mov	r3, r5
 80058d6:	f7fa fe53 	bl	8000580 <__aeabi_dmul>
 80058da:	4622      	mov	r2, r4
 80058dc:	462b      	mov	r3, r5
 80058de:	f7fa fe4f 	bl	8000580 <__aeabi_dmul>
 80058e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058e6:	4604      	mov	r4, r0
 80058e8:	460d      	mov	r5, r1
 80058ea:	4630      	mov	r0, r6
 80058ec:	4639      	mov	r1, r7
 80058ee:	f7fa fe47 	bl	8000580 <__aeabi_dmul>
 80058f2:	460b      	mov	r3, r1
 80058f4:	4602      	mov	r2, r0
 80058f6:	4629      	mov	r1, r5
 80058f8:	4620      	mov	r0, r4
 80058fa:	f7fa fc89 	bl	8000210 <__aeabi_dsub>
 80058fe:	4b2b      	ldr	r3, [pc, #172]	; (80059ac <__kernel_cos+0x17c>)
 8005900:	4598      	cmp	r8, r3
 8005902:	4606      	mov	r6, r0
 8005904:	460f      	mov	r7, r1
 8005906:	dc10      	bgt.n	800592a <__kernel_cos+0xfa>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4650      	mov	r0, sl
 800590e:	4659      	mov	r1, fp
 8005910:	f7fa fc7e 	bl	8000210 <__aeabi_dsub>
 8005914:	460b      	mov	r3, r1
 8005916:	4926      	ldr	r1, [pc, #152]	; (80059b0 <__kernel_cos+0x180>)
 8005918:	4602      	mov	r2, r0
 800591a:	2000      	movs	r0, #0
 800591c:	f7fa fc78 	bl	8000210 <__aeabi_dsub>
 8005920:	ec41 0b10 	vmov	d0, r0, r1
 8005924:	b003      	add	sp, #12
 8005926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592a:	4b22      	ldr	r3, [pc, #136]	; (80059b4 <__kernel_cos+0x184>)
 800592c:	4920      	ldr	r1, [pc, #128]	; (80059b0 <__kernel_cos+0x180>)
 800592e:	4598      	cmp	r8, r3
 8005930:	bfcc      	ite	gt
 8005932:	4d21      	ldrgt	r5, [pc, #132]	; (80059b8 <__kernel_cos+0x188>)
 8005934:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8005938:	2400      	movs	r4, #0
 800593a:	4622      	mov	r2, r4
 800593c:	462b      	mov	r3, r5
 800593e:	2000      	movs	r0, #0
 8005940:	f7fa fc66 	bl	8000210 <__aeabi_dsub>
 8005944:	4622      	mov	r2, r4
 8005946:	4680      	mov	r8, r0
 8005948:	4689      	mov	r9, r1
 800594a:	462b      	mov	r3, r5
 800594c:	4650      	mov	r0, sl
 800594e:	4659      	mov	r1, fp
 8005950:	f7fa fc5e 	bl	8000210 <__aeabi_dsub>
 8005954:	4632      	mov	r2, r6
 8005956:	463b      	mov	r3, r7
 8005958:	f7fa fc5a 	bl	8000210 <__aeabi_dsub>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	4640      	mov	r0, r8
 8005962:	4649      	mov	r1, r9
 8005964:	e7da      	b.n	800591c <__kernel_cos+0xec>
 8005966:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80059a0 <__kernel_cos+0x170>
 800596a:	e7db      	b.n	8005924 <__kernel_cos+0xf4>
 800596c:	f3af 8000 	nop.w
 8005970:	be8838d4 	.word	0xbe8838d4
 8005974:	bda8fae9 	.word	0xbda8fae9
 8005978:	bdb4b1c4 	.word	0xbdb4b1c4
 800597c:	3e21ee9e 	.word	0x3e21ee9e
 8005980:	809c52ad 	.word	0x809c52ad
 8005984:	3e927e4f 	.word	0x3e927e4f
 8005988:	19cb1590 	.word	0x19cb1590
 800598c:	3efa01a0 	.word	0x3efa01a0
 8005990:	16c15177 	.word	0x16c15177
 8005994:	3f56c16c 	.word	0x3f56c16c
 8005998:	5555554c 	.word	0x5555554c
 800599c:	3fa55555 	.word	0x3fa55555
 80059a0:	00000000 	.word	0x00000000
 80059a4:	3ff00000 	.word	0x3ff00000
 80059a8:	3fe00000 	.word	0x3fe00000
 80059ac:	3fd33332 	.word	0x3fd33332
 80059b0:	3ff00000 	.word	0x3ff00000
 80059b4:	3fe90000 	.word	0x3fe90000
 80059b8:	3fd20000 	.word	0x3fd20000
 80059bc:	00000000 	.word	0x00000000

080059c0 <__kernel_rem_pio2>:
 80059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c4:	ed2d 8b02 	vpush	{d8}
 80059c8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80059cc:	f112 0f14 	cmn.w	r2, #20
 80059d0:	9308      	str	r3, [sp, #32]
 80059d2:	9101      	str	r1, [sp, #4]
 80059d4:	4bc4      	ldr	r3, [pc, #784]	; (8005ce8 <__kernel_rem_pio2+0x328>)
 80059d6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80059d8:	900b      	str	r0, [sp, #44]	; 0x2c
 80059da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80059de:	9302      	str	r3, [sp, #8]
 80059e0:	9b08      	ldr	r3, [sp, #32]
 80059e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80059e6:	bfa8      	it	ge
 80059e8:	1ed4      	subge	r4, r2, #3
 80059ea:	9306      	str	r3, [sp, #24]
 80059ec:	bfb2      	itee	lt
 80059ee:	2400      	movlt	r4, #0
 80059f0:	2318      	movge	r3, #24
 80059f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80059f6:	f06f 0317 	mvn.w	r3, #23
 80059fa:	fb04 3303 	mla	r3, r4, r3, r3
 80059fe:	eb03 0a02 	add.w	sl, r3, r2
 8005a02:	9b02      	ldr	r3, [sp, #8]
 8005a04:	9a06      	ldr	r2, [sp, #24]
 8005a06:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005cd8 <__kernel_rem_pio2+0x318>
 8005a0a:	eb03 0802 	add.w	r8, r3, r2
 8005a0e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005a10:	1aa7      	subs	r7, r4, r2
 8005a12:	ae22      	add	r6, sp, #136	; 0x88
 8005a14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005a18:	2500      	movs	r5, #0
 8005a1a:	4545      	cmp	r5, r8
 8005a1c:	dd13      	ble.n	8005a46 <__kernel_rem_pio2+0x86>
 8005a1e:	9b08      	ldr	r3, [sp, #32]
 8005a20:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8005cd8 <__kernel_rem_pio2+0x318>
 8005a24:	aa22      	add	r2, sp, #136	; 0x88
 8005a26:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005a2a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005a2e:	f04f 0800 	mov.w	r8, #0
 8005a32:	9b02      	ldr	r3, [sp, #8]
 8005a34:	4598      	cmp	r8, r3
 8005a36:	dc2f      	bgt.n	8005a98 <__kernel_rem_pio2+0xd8>
 8005a38:	ed8d 8b04 	vstr	d8, [sp, #16]
 8005a3c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005a40:	462f      	mov	r7, r5
 8005a42:	2600      	movs	r6, #0
 8005a44:	e01b      	b.n	8005a7e <__kernel_rem_pio2+0xbe>
 8005a46:	42ef      	cmn	r7, r5
 8005a48:	d407      	bmi.n	8005a5a <__kernel_rem_pio2+0x9a>
 8005a4a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005a4e:	f7fa fd2d 	bl	80004ac <__aeabi_i2d>
 8005a52:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005a56:	3501      	adds	r5, #1
 8005a58:	e7df      	b.n	8005a1a <__kernel_rem_pio2+0x5a>
 8005a5a:	ec51 0b18 	vmov	r0, r1, d8
 8005a5e:	e7f8      	b.n	8005a52 <__kernel_rem_pio2+0x92>
 8005a60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a64:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005a68:	f7fa fd8a 	bl	8000580 <__aeabi_dmul>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a74:	f7fa fbce 	bl	8000214 <__adddf3>
 8005a78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a7c:	3601      	adds	r6, #1
 8005a7e:	9b06      	ldr	r3, [sp, #24]
 8005a80:	429e      	cmp	r6, r3
 8005a82:	f1a7 0708 	sub.w	r7, r7, #8
 8005a86:	ddeb      	ble.n	8005a60 <__kernel_rem_pio2+0xa0>
 8005a88:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005a8c:	f108 0801 	add.w	r8, r8, #1
 8005a90:	ecab 7b02 	vstmia	fp!, {d7}
 8005a94:	3508      	adds	r5, #8
 8005a96:	e7cc      	b.n	8005a32 <__kernel_rem_pio2+0x72>
 8005a98:	9b02      	ldr	r3, [sp, #8]
 8005a9a:	aa0e      	add	r2, sp, #56	; 0x38
 8005a9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005aa0:	930d      	str	r3, [sp, #52]	; 0x34
 8005aa2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005aa4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005aa8:	9c02      	ldr	r4, [sp, #8]
 8005aaa:	930c      	str	r3, [sp, #48]	; 0x30
 8005aac:	00e3      	lsls	r3, r4, #3
 8005aae:	930a      	str	r3, [sp, #40]	; 0x28
 8005ab0:	ab9a      	add	r3, sp, #616	; 0x268
 8005ab2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ab6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8005aba:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8005abe:	ab72      	add	r3, sp, #456	; 0x1c8
 8005ac0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8005ac4:	46c3      	mov	fp, r8
 8005ac6:	46a1      	mov	r9, r4
 8005ac8:	f1b9 0f00 	cmp.w	r9, #0
 8005acc:	f1a5 0508 	sub.w	r5, r5, #8
 8005ad0:	dc77      	bgt.n	8005bc2 <__kernel_rem_pio2+0x202>
 8005ad2:	ec47 6b10 	vmov	d0, r6, r7
 8005ad6:	4650      	mov	r0, sl
 8005ad8:	f000 fdb6 	bl	8006648 <scalbn>
 8005adc:	ec57 6b10 	vmov	r6, r7, d0
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005ae6:	ee10 0a10 	vmov	r0, s0
 8005aea:	4639      	mov	r1, r7
 8005aec:	f7fa fd48 	bl	8000580 <__aeabi_dmul>
 8005af0:	ec41 0b10 	vmov	d0, r0, r1
 8005af4:	f000 fd20 	bl	8006538 <floor>
 8005af8:	4b7c      	ldr	r3, [pc, #496]	; (8005cec <__kernel_rem_pio2+0x32c>)
 8005afa:	ec51 0b10 	vmov	r0, r1, d0
 8005afe:	2200      	movs	r2, #0
 8005b00:	f7fa fd3e 	bl	8000580 <__aeabi_dmul>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4630      	mov	r0, r6
 8005b0a:	4639      	mov	r1, r7
 8005b0c:	f7fa fb80 	bl	8000210 <__aeabi_dsub>
 8005b10:	460f      	mov	r7, r1
 8005b12:	4606      	mov	r6, r0
 8005b14:	f7fa ffe4 	bl	8000ae0 <__aeabi_d2iz>
 8005b18:	9004      	str	r0, [sp, #16]
 8005b1a:	f7fa fcc7 	bl	80004ac <__aeabi_i2d>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	460b      	mov	r3, r1
 8005b22:	4630      	mov	r0, r6
 8005b24:	4639      	mov	r1, r7
 8005b26:	f7fa fb73 	bl	8000210 <__aeabi_dsub>
 8005b2a:	f1ba 0f00 	cmp.w	sl, #0
 8005b2e:	4606      	mov	r6, r0
 8005b30:	460f      	mov	r7, r1
 8005b32:	dd6d      	ble.n	8005c10 <__kernel_rem_pio2+0x250>
 8005b34:	1e62      	subs	r2, r4, #1
 8005b36:	ab0e      	add	r3, sp, #56	; 0x38
 8005b38:	9d04      	ldr	r5, [sp, #16]
 8005b3a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005b3e:	f1ca 0118 	rsb	r1, sl, #24
 8005b42:	fa40 f301 	asr.w	r3, r0, r1
 8005b46:	441d      	add	r5, r3
 8005b48:	408b      	lsls	r3, r1
 8005b4a:	1ac0      	subs	r0, r0, r3
 8005b4c:	ab0e      	add	r3, sp, #56	; 0x38
 8005b4e:	9504      	str	r5, [sp, #16]
 8005b50:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005b54:	f1ca 0317 	rsb	r3, sl, #23
 8005b58:	fa40 fb03 	asr.w	fp, r0, r3
 8005b5c:	f1bb 0f00 	cmp.w	fp, #0
 8005b60:	dd65      	ble.n	8005c2e <__kernel_rem_pio2+0x26e>
 8005b62:	9b04      	ldr	r3, [sp, #16]
 8005b64:	2200      	movs	r2, #0
 8005b66:	3301      	adds	r3, #1
 8005b68:	9304      	str	r3, [sp, #16]
 8005b6a:	4615      	mov	r5, r2
 8005b6c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005b70:	4294      	cmp	r4, r2
 8005b72:	f300 809c 	bgt.w	8005cae <__kernel_rem_pio2+0x2ee>
 8005b76:	f1ba 0f00 	cmp.w	sl, #0
 8005b7a:	dd07      	ble.n	8005b8c <__kernel_rem_pio2+0x1cc>
 8005b7c:	f1ba 0f01 	cmp.w	sl, #1
 8005b80:	f000 80c0 	beq.w	8005d04 <__kernel_rem_pio2+0x344>
 8005b84:	f1ba 0f02 	cmp.w	sl, #2
 8005b88:	f000 80c6 	beq.w	8005d18 <__kernel_rem_pio2+0x358>
 8005b8c:	f1bb 0f02 	cmp.w	fp, #2
 8005b90:	d14d      	bne.n	8005c2e <__kernel_rem_pio2+0x26e>
 8005b92:	4632      	mov	r2, r6
 8005b94:	463b      	mov	r3, r7
 8005b96:	4956      	ldr	r1, [pc, #344]	; (8005cf0 <__kernel_rem_pio2+0x330>)
 8005b98:	2000      	movs	r0, #0
 8005b9a:	f7fa fb39 	bl	8000210 <__aeabi_dsub>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	460f      	mov	r7, r1
 8005ba2:	2d00      	cmp	r5, #0
 8005ba4:	d043      	beq.n	8005c2e <__kernel_rem_pio2+0x26e>
 8005ba6:	4650      	mov	r0, sl
 8005ba8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005ce0 <__kernel_rem_pio2+0x320>
 8005bac:	f000 fd4c 	bl	8006648 <scalbn>
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	4639      	mov	r1, r7
 8005bb4:	ec53 2b10 	vmov	r2, r3, d0
 8005bb8:	f7fa fb2a 	bl	8000210 <__aeabi_dsub>
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	460f      	mov	r7, r1
 8005bc0:	e035      	b.n	8005c2e <__kernel_rem_pio2+0x26e>
 8005bc2:	4b4c      	ldr	r3, [pc, #304]	; (8005cf4 <__kernel_rem_pio2+0x334>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7fa fcd9 	bl	8000580 <__aeabi_dmul>
 8005bce:	f7fa ff87 	bl	8000ae0 <__aeabi_d2iz>
 8005bd2:	f7fa fc6b 	bl	80004ac <__aeabi_i2d>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	ec43 2b18 	vmov	d8, r2, r3
 8005bde:	4b46      	ldr	r3, [pc, #280]	; (8005cf8 <__kernel_rem_pio2+0x338>)
 8005be0:	2200      	movs	r2, #0
 8005be2:	f7fa fccd 	bl	8000580 <__aeabi_dmul>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4630      	mov	r0, r6
 8005bec:	4639      	mov	r1, r7
 8005bee:	f7fa fb0f 	bl	8000210 <__aeabi_dsub>
 8005bf2:	f7fa ff75 	bl	8000ae0 <__aeabi_d2iz>
 8005bf6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bfa:	f84b 0b04 	str.w	r0, [fp], #4
 8005bfe:	ec51 0b18 	vmov	r0, r1, d8
 8005c02:	f7fa fb07 	bl	8000214 <__adddf3>
 8005c06:	f109 39ff 	add.w	r9, r9, #4294967295
 8005c0a:	4606      	mov	r6, r0
 8005c0c:	460f      	mov	r7, r1
 8005c0e:	e75b      	b.n	8005ac8 <__kernel_rem_pio2+0x108>
 8005c10:	d106      	bne.n	8005c20 <__kernel_rem_pio2+0x260>
 8005c12:	1e63      	subs	r3, r4, #1
 8005c14:	aa0e      	add	r2, sp, #56	; 0x38
 8005c16:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005c1a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005c1e:	e79d      	b.n	8005b5c <__kernel_rem_pio2+0x19c>
 8005c20:	4b36      	ldr	r3, [pc, #216]	; (8005cfc <__kernel_rem_pio2+0x33c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	f7fa ff32 	bl	8000a8c <__aeabi_dcmpge>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d13d      	bne.n	8005ca8 <__kernel_rem_pio2+0x2e8>
 8005c2c:	4683      	mov	fp, r0
 8005c2e:	2200      	movs	r2, #0
 8005c30:	2300      	movs	r3, #0
 8005c32:	4630      	mov	r0, r6
 8005c34:	4639      	mov	r1, r7
 8005c36:	f7fa ff0b 	bl	8000a50 <__aeabi_dcmpeq>
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	f000 80c0 	beq.w	8005dc0 <__kernel_rem_pio2+0x400>
 8005c40:	1e65      	subs	r5, r4, #1
 8005c42:	462b      	mov	r3, r5
 8005c44:	2200      	movs	r2, #0
 8005c46:	9902      	ldr	r1, [sp, #8]
 8005c48:	428b      	cmp	r3, r1
 8005c4a:	da6c      	bge.n	8005d26 <__kernel_rem_pio2+0x366>
 8005c4c:	2a00      	cmp	r2, #0
 8005c4e:	f000 8089 	beq.w	8005d64 <__kernel_rem_pio2+0x3a4>
 8005c52:	ab0e      	add	r3, sp, #56	; 0x38
 8005c54:	f1aa 0a18 	sub.w	sl, sl, #24
 8005c58:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80ad 	beq.w	8005dbc <__kernel_rem_pio2+0x3fc>
 8005c62:	4650      	mov	r0, sl
 8005c64:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005ce0 <__kernel_rem_pio2+0x320>
 8005c68:	f000 fcee 	bl	8006648 <scalbn>
 8005c6c:	ab9a      	add	r3, sp, #616	; 0x268
 8005c6e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005c72:	ec57 6b10 	vmov	r6, r7, d0
 8005c76:	00ec      	lsls	r4, r5, #3
 8005c78:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8005c7c:	46aa      	mov	sl, r5
 8005c7e:	f1ba 0f00 	cmp.w	sl, #0
 8005c82:	f280 80d6 	bge.w	8005e32 <__kernel_rem_pio2+0x472>
 8005c86:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8005cd8 <__kernel_rem_pio2+0x318>
 8005c8a:	462e      	mov	r6, r5
 8005c8c:	2e00      	cmp	r6, #0
 8005c8e:	f2c0 8104 	blt.w	8005e9a <__kernel_rem_pio2+0x4da>
 8005c92:	ab72      	add	r3, sp, #456	; 0x1c8
 8005c94:	ed8d 8b06 	vstr	d8, [sp, #24]
 8005c98:	f8df a064 	ldr.w	sl, [pc, #100]	; 8005d00 <__kernel_rem_pio2+0x340>
 8005c9c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8005ca0:	f04f 0800 	mov.w	r8, #0
 8005ca4:	1baf      	subs	r7, r5, r6
 8005ca6:	e0ea      	b.n	8005e7e <__kernel_rem_pio2+0x4be>
 8005ca8:	f04f 0b02 	mov.w	fp, #2
 8005cac:	e759      	b.n	8005b62 <__kernel_rem_pio2+0x1a2>
 8005cae:	f8d8 3000 	ldr.w	r3, [r8]
 8005cb2:	b955      	cbnz	r5, 8005cca <__kernel_rem_pio2+0x30a>
 8005cb4:	b123      	cbz	r3, 8005cc0 <__kernel_rem_pio2+0x300>
 8005cb6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005cba:	f8c8 3000 	str.w	r3, [r8]
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	3201      	adds	r2, #1
 8005cc2:	f108 0804 	add.w	r8, r8, #4
 8005cc6:	461d      	mov	r5, r3
 8005cc8:	e752      	b.n	8005b70 <__kernel_rem_pio2+0x1b0>
 8005cca:	1acb      	subs	r3, r1, r3
 8005ccc:	f8c8 3000 	str.w	r3, [r8]
 8005cd0:	462b      	mov	r3, r5
 8005cd2:	e7f5      	b.n	8005cc0 <__kernel_rem_pio2+0x300>
 8005cd4:	f3af 8000 	nop.w
	...
 8005ce4:	3ff00000 	.word	0x3ff00000
 8005ce8:	08006a08 	.word	0x08006a08
 8005cec:	40200000 	.word	0x40200000
 8005cf0:	3ff00000 	.word	0x3ff00000
 8005cf4:	3e700000 	.word	0x3e700000
 8005cf8:	41700000 	.word	0x41700000
 8005cfc:	3fe00000 	.word	0x3fe00000
 8005d00:	080069c8 	.word	0x080069c8
 8005d04:	1e62      	subs	r2, r4, #1
 8005d06:	ab0e      	add	r3, sp, #56	; 0x38
 8005d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d0c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005d10:	a90e      	add	r1, sp, #56	; 0x38
 8005d12:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005d16:	e739      	b.n	8005b8c <__kernel_rem_pio2+0x1cc>
 8005d18:	1e62      	subs	r2, r4, #1
 8005d1a:	ab0e      	add	r3, sp, #56	; 0x38
 8005d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d20:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005d24:	e7f4      	b.n	8005d10 <__kernel_rem_pio2+0x350>
 8005d26:	a90e      	add	r1, sp, #56	; 0x38
 8005d28:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	e789      	b.n	8005c46 <__kernel_rem_pio2+0x286>
 8005d32:	3301      	adds	r3, #1
 8005d34:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d38:	2900      	cmp	r1, #0
 8005d3a:	d0fa      	beq.n	8005d32 <__kernel_rem_pio2+0x372>
 8005d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d3e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8005d42:	446a      	add	r2, sp
 8005d44:	3a98      	subs	r2, #152	; 0x98
 8005d46:	920a      	str	r2, [sp, #40]	; 0x28
 8005d48:	9a08      	ldr	r2, [sp, #32]
 8005d4a:	18e3      	adds	r3, r4, r3
 8005d4c:	18a5      	adds	r5, r4, r2
 8005d4e:	aa22      	add	r2, sp, #136	; 0x88
 8005d50:	f104 0801 	add.w	r8, r4, #1
 8005d54:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8005d58:	9304      	str	r3, [sp, #16]
 8005d5a:	9b04      	ldr	r3, [sp, #16]
 8005d5c:	4543      	cmp	r3, r8
 8005d5e:	da04      	bge.n	8005d6a <__kernel_rem_pio2+0x3aa>
 8005d60:	461c      	mov	r4, r3
 8005d62:	e6a3      	b.n	8005aac <__kernel_rem_pio2+0xec>
 8005d64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d66:	2301      	movs	r3, #1
 8005d68:	e7e4      	b.n	8005d34 <__kernel_rem_pio2+0x374>
 8005d6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d6c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005d70:	f7fa fb9c 	bl	80004ac <__aeabi_i2d>
 8005d74:	e8e5 0102 	strd	r0, r1, [r5], #8
 8005d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d7a:	46ab      	mov	fp, r5
 8005d7c:	461c      	mov	r4, r3
 8005d7e:	f04f 0900 	mov.w	r9, #0
 8005d82:	2600      	movs	r6, #0
 8005d84:	2700      	movs	r7, #0
 8005d86:	9b06      	ldr	r3, [sp, #24]
 8005d88:	4599      	cmp	r9, r3
 8005d8a:	dd06      	ble.n	8005d9a <__kernel_rem_pio2+0x3da>
 8005d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d8e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8005d92:	f108 0801 	add.w	r8, r8, #1
 8005d96:	930a      	str	r3, [sp, #40]	; 0x28
 8005d98:	e7df      	b.n	8005d5a <__kernel_rem_pio2+0x39a>
 8005d9a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005d9e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005da2:	f7fa fbed 	bl	8000580 <__aeabi_dmul>
 8005da6:	4602      	mov	r2, r0
 8005da8:	460b      	mov	r3, r1
 8005daa:	4630      	mov	r0, r6
 8005dac:	4639      	mov	r1, r7
 8005dae:	f7fa fa31 	bl	8000214 <__adddf3>
 8005db2:	f109 0901 	add.w	r9, r9, #1
 8005db6:	4606      	mov	r6, r0
 8005db8:	460f      	mov	r7, r1
 8005dba:	e7e4      	b.n	8005d86 <__kernel_rem_pio2+0x3c6>
 8005dbc:	3d01      	subs	r5, #1
 8005dbe:	e748      	b.n	8005c52 <__kernel_rem_pio2+0x292>
 8005dc0:	ec47 6b10 	vmov	d0, r6, r7
 8005dc4:	f1ca 0000 	rsb	r0, sl, #0
 8005dc8:	f000 fc3e 	bl	8006648 <scalbn>
 8005dcc:	ec57 6b10 	vmov	r6, r7, d0
 8005dd0:	4ba0      	ldr	r3, [pc, #640]	; (8006054 <__kernel_rem_pio2+0x694>)
 8005dd2:	ee10 0a10 	vmov	r0, s0
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	4639      	mov	r1, r7
 8005dda:	f7fa fe57 	bl	8000a8c <__aeabi_dcmpge>
 8005dde:	b1f8      	cbz	r0, 8005e20 <__kernel_rem_pio2+0x460>
 8005de0:	4b9d      	ldr	r3, [pc, #628]	; (8006058 <__kernel_rem_pio2+0x698>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	4630      	mov	r0, r6
 8005de6:	4639      	mov	r1, r7
 8005de8:	f7fa fbca 	bl	8000580 <__aeabi_dmul>
 8005dec:	f7fa fe78 	bl	8000ae0 <__aeabi_d2iz>
 8005df0:	4680      	mov	r8, r0
 8005df2:	f7fa fb5b 	bl	80004ac <__aeabi_i2d>
 8005df6:	4b97      	ldr	r3, [pc, #604]	; (8006054 <__kernel_rem_pio2+0x694>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f7fa fbc1 	bl	8000580 <__aeabi_dmul>
 8005dfe:	460b      	mov	r3, r1
 8005e00:	4602      	mov	r2, r0
 8005e02:	4639      	mov	r1, r7
 8005e04:	4630      	mov	r0, r6
 8005e06:	f7fa fa03 	bl	8000210 <__aeabi_dsub>
 8005e0a:	f7fa fe69 	bl	8000ae0 <__aeabi_d2iz>
 8005e0e:	1c65      	adds	r5, r4, #1
 8005e10:	ab0e      	add	r3, sp, #56	; 0x38
 8005e12:	f10a 0a18 	add.w	sl, sl, #24
 8005e16:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e1a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005e1e:	e720      	b.n	8005c62 <__kernel_rem_pio2+0x2a2>
 8005e20:	4630      	mov	r0, r6
 8005e22:	4639      	mov	r1, r7
 8005e24:	f7fa fe5c 	bl	8000ae0 <__aeabi_d2iz>
 8005e28:	ab0e      	add	r3, sp, #56	; 0x38
 8005e2a:	4625      	mov	r5, r4
 8005e2c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e30:	e717      	b.n	8005c62 <__kernel_rem_pio2+0x2a2>
 8005e32:	ab0e      	add	r3, sp, #56	; 0x38
 8005e34:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005e38:	f7fa fb38 	bl	80004ac <__aeabi_i2d>
 8005e3c:	4632      	mov	r2, r6
 8005e3e:	463b      	mov	r3, r7
 8005e40:	f7fa fb9e 	bl	8000580 <__aeabi_dmul>
 8005e44:	4b84      	ldr	r3, [pc, #528]	; (8006058 <__kernel_rem_pio2+0x698>)
 8005e46:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	4630      	mov	r0, r6
 8005e4e:	4639      	mov	r1, r7
 8005e50:	f7fa fb96 	bl	8000580 <__aeabi_dmul>
 8005e54:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e58:	4606      	mov	r6, r0
 8005e5a:	460f      	mov	r7, r1
 8005e5c:	e70f      	b.n	8005c7e <__kernel_rem_pio2+0x2be>
 8005e5e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005e62:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8005e66:	f7fa fb8b 	bl	8000580 <__aeabi_dmul>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e72:	f7fa f9cf 	bl	8000214 <__adddf3>
 8005e76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e7a:	f108 0801 	add.w	r8, r8, #1
 8005e7e:	9b02      	ldr	r3, [sp, #8]
 8005e80:	4598      	cmp	r8, r3
 8005e82:	dc01      	bgt.n	8005e88 <__kernel_rem_pio2+0x4c8>
 8005e84:	45b8      	cmp	r8, r7
 8005e86:	ddea      	ble.n	8005e5e <__kernel_rem_pio2+0x49e>
 8005e88:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005e8c:	ab4a      	add	r3, sp, #296	; 0x128
 8005e8e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005e92:	ed87 7b00 	vstr	d7, [r7]
 8005e96:	3e01      	subs	r6, #1
 8005e98:	e6f8      	b.n	8005c8c <__kernel_rem_pio2+0x2cc>
 8005e9a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	dc0b      	bgt.n	8005eb8 <__kernel_rem_pio2+0x4f8>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	dc35      	bgt.n	8005f10 <__kernel_rem_pio2+0x550>
 8005ea4:	d059      	beq.n	8005f5a <__kernel_rem_pio2+0x59a>
 8005ea6:	9b04      	ldr	r3, [sp, #16]
 8005ea8:	f003 0007 	and.w	r0, r3, #7
 8005eac:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005eb0:	ecbd 8b02 	vpop	{d8}
 8005eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005eba:	2b03      	cmp	r3, #3
 8005ebc:	d1f3      	bne.n	8005ea6 <__kernel_rem_pio2+0x4e6>
 8005ebe:	ab4a      	add	r3, sp, #296	; 0x128
 8005ec0:	4423      	add	r3, r4
 8005ec2:	9306      	str	r3, [sp, #24]
 8005ec4:	461c      	mov	r4, r3
 8005ec6:	469a      	mov	sl, r3
 8005ec8:	9502      	str	r5, [sp, #8]
 8005eca:	9b02      	ldr	r3, [sp, #8]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f1aa 0a08 	sub.w	sl, sl, #8
 8005ed2:	dc6b      	bgt.n	8005fac <__kernel_rem_pio2+0x5ec>
 8005ed4:	46aa      	mov	sl, r5
 8005ed6:	f1ba 0f01 	cmp.w	sl, #1
 8005eda:	f1a4 0408 	sub.w	r4, r4, #8
 8005ede:	f300 8085 	bgt.w	8005fec <__kernel_rem_pio2+0x62c>
 8005ee2:	9c06      	ldr	r4, [sp, #24]
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	3408      	adds	r4, #8
 8005ee8:	2100      	movs	r1, #0
 8005eea:	2d01      	cmp	r5, #1
 8005eec:	f300 809d 	bgt.w	800602a <__kernel_rem_pio2+0x66a>
 8005ef0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8005ef4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8005ef8:	f1bb 0f00 	cmp.w	fp, #0
 8005efc:	f040 809b 	bne.w	8006036 <__kernel_rem_pio2+0x676>
 8005f00:	9b01      	ldr	r3, [sp, #4]
 8005f02:	e9c3 5600 	strd	r5, r6, [r3]
 8005f06:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8005f0a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005f0e:	e7ca      	b.n	8005ea6 <__kernel_rem_pio2+0x4e6>
 8005f10:	3408      	adds	r4, #8
 8005f12:	ab4a      	add	r3, sp, #296	; 0x128
 8005f14:	441c      	add	r4, r3
 8005f16:	462e      	mov	r6, r5
 8005f18:	2000      	movs	r0, #0
 8005f1a:	2100      	movs	r1, #0
 8005f1c:	2e00      	cmp	r6, #0
 8005f1e:	da36      	bge.n	8005f8e <__kernel_rem_pio2+0x5ce>
 8005f20:	f1bb 0f00 	cmp.w	fp, #0
 8005f24:	d039      	beq.n	8005f9a <__kernel_rem_pio2+0x5da>
 8005f26:	4602      	mov	r2, r0
 8005f28:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f2c:	9c01      	ldr	r4, [sp, #4]
 8005f2e:	e9c4 2300 	strd	r2, r3, [r4]
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005f3a:	f7fa f969 	bl	8000210 <__aeabi_dsub>
 8005f3e:	ae4c      	add	r6, sp, #304	; 0x130
 8005f40:	2401      	movs	r4, #1
 8005f42:	42a5      	cmp	r5, r4
 8005f44:	da2c      	bge.n	8005fa0 <__kernel_rem_pio2+0x5e0>
 8005f46:	f1bb 0f00 	cmp.w	fp, #0
 8005f4a:	d002      	beq.n	8005f52 <__kernel_rem_pio2+0x592>
 8005f4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f50:	4619      	mov	r1, r3
 8005f52:	9b01      	ldr	r3, [sp, #4]
 8005f54:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005f58:	e7a5      	b.n	8005ea6 <__kernel_rem_pio2+0x4e6>
 8005f5a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8005f5e:	eb0d 0403 	add.w	r4, sp, r3
 8005f62:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005f66:	2000      	movs	r0, #0
 8005f68:	2100      	movs	r1, #0
 8005f6a:	2d00      	cmp	r5, #0
 8005f6c:	da09      	bge.n	8005f82 <__kernel_rem_pio2+0x5c2>
 8005f6e:	f1bb 0f00 	cmp.w	fp, #0
 8005f72:	d002      	beq.n	8005f7a <__kernel_rem_pio2+0x5ba>
 8005f74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f78:	4619      	mov	r1, r3
 8005f7a:	9b01      	ldr	r3, [sp, #4]
 8005f7c:	e9c3 0100 	strd	r0, r1, [r3]
 8005f80:	e791      	b.n	8005ea6 <__kernel_rem_pio2+0x4e6>
 8005f82:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f86:	f7fa f945 	bl	8000214 <__adddf3>
 8005f8a:	3d01      	subs	r5, #1
 8005f8c:	e7ed      	b.n	8005f6a <__kernel_rem_pio2+0x5aa>
 8005f8e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f92:	f7fa f93f 	bl	8000214 <__adddf3>
 8005f96:	3e01      	subs	r6, #1
 8005f98:	e7c0      	b.n	8005f1c <__kernel_rem_pio2+0x55c>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	e7c5      	b.n	8005f2c <__kernel_rem_pio2+0x56c>
 8005fa0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005fa4:	f7fa f936 	bl	8000214 <__adddf3>
 8005fa8:	3401      	adds	r4, #1
 8005faa:	e7ca      	b.n	8005f42 <__kernel_rem_pio2+0x582>
 8005fac:	e9da 8900 	ldrd	r8, r9, [sl]
 8005fb0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8005fb4:	9b02      	ldr	r3, [sp, #8]
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	9302      	str	r3, [sp, #8]
 8005fba:	4632      	mov	r2, r6
 8005fbc:	463b      	mov	r3, r7
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	4649      	mov	r1, r9
 8005fc2:	f7fa f927 	bl	8000214 <__adddf3>
 8005fc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4640      	mov	r0, r8
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	f7fa f91d 	bl	8000210 <__aeabi_dsub>
 8005fd6:	4632      	mov	r2, r6
 8005fd8:	463b      	mov	r3, r7
 8005fda:	f7fa f91b 	bl	8000214 <__adddf3>
 8005fde:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005fe2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005fe6:	ed8a 7b00 	vstr	d7, [sl]
 8005fea:	e76e      	b.n	8005eca <__kernel_rem_pio2+0x50a>
 8005fec:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005ff0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8005ff4:	4640      	mov	r0, r8
 8005ff6:	4632      	mov	r2, r6
 8005ff8:	463b      	mov	r3, r7
 8005ffa:	4649      	mov	r1, r9
 8005ffc:	f7fa f90a 	bl	8000214 <__adddf3>
 8006000:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4640      	mov	r0, r8
 800600a:	4649      	mov	r1, r9
 800600c:	f7fa f900 	bl	8000210 <__aeabi_dsub>
 8006010:	4632      	mov	r2, r6
 8006012:	463b      	mov	r3, r7
 8006014:	f7fa f8fe 	bl	8000214 <__adddf3>
 8006018:	ed9d 7b02 	vldr	d7, [sp, #8]
 800601c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006020:	ed84 7b00 	vstr	d7, [r4]
 8006024:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006028:	e755      	b.n	8005ed6 <__kernel_rem_pio2+0x516>
 800602a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800602e:	f7fa f8f1 	bl	8000214 <__adddf3>
 8006032:	3d01      	subs	r5, #1
 8006034:	e759      	b.n	8005eea <__kernel_rem_pio2+0x52a>
 8006036:	9b01      	ldr	r3, [sp, #4]
 8006038:	9a01      	ldr	r2, [sp, #4]
 800603a:	601d      	str	r5, [r3, #0]
 800603c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8006040:	605c      	str	r4, [r3, #4]
 8006042:	609f      	str	r7, [r3, #8]
 8006044:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8006048:	60d3      	str	r3, [r2, #12]
 800604a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800604e:	6110      	str	r0, [r2, #16]
 8006050:	6153      	str	r3, [r2, #20]
 8006052:	e728      	b.n	8005ea6 <__kernel_rem_pio2+0x4e6>
 8006054:	41700000 	.word	0x41700000
 8006058:	3e700000 	.word	0x3e700000
 800605c:	00000000 	.word	0x00000000

08006060 <__kernel_sin>:
 8006060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	ed2d 8b04 	vpush	{d8-d9}
 8006068:	eeb0 8a41 	vmov.f32	s16, s2
 800606c:	eef0 8a61 	vmov.f32	s17, s3
 8006070:	ec55 4b10 	vmov	r4, r5, d0
 8006074:	b083      	sub	sp, #12
 8006076:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800607a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800607e:	9001      	str	r0, [sp, #4]
 8006080:	da06      	bge.n	8006090 <__kernel_sin+0x30>
 8006082:	ee10 0a10 	vmov	r0, s0
 8006086:	4629      	mov	r1, r5
 8006088:	f7fa fd2a 	bl	8000ae0 <__aeabi_d2iz>
 800608c:	2800      	cmp	r0, #0
 800608e:	d051      	beq.n	8006134 <__kernel_sin+0xd4>
 8006090:	4622      	mov	r2, r4
 8006092:	462b      	mov	r3, r5
 8006094:	4620      	mov	r0, r4
 8006096:	4629      	mov	r1, r5
 8006098:	f7fa fa72 	bl	8000580 <__aeabi_dmul>
 800609c:	4682      	mov	sl, r0
 800609e:	468b      	mov	fp, r1
 80060a0:	4602      	mov	r2, r0
 80060a2:	460b      	mov	r3, r1
 80060a4:	4620      	mov	r0, r4
 80060a6:	4629      	mov	r1, r5
 80060a8:	f7fa fa6a 	bl	8000580 <__aeabi_dmul>
 80060ac:	a341      	add	r3, pc, #260	; (adr r3, 80061b4 <__kernel_sin+0x154>)
 80060ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b2:	4680      	mov	r8, r0
 80060b4:	4689      	mov	r9, r1
 80060b6:	4650      	mov	r0, sl
 80060b8:	4659      	mov	r1, fp
 80060ba:	f7fa fa61 	bl	8000580 <__aeabi_dmul>
 80060be:	a33f      	add	r3, pc, #252	; (adr r3, 80061bc <__kernel_sin+0x15c>)
 80060c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c4:	f7fa f8a4 	bl	8000210 <__aeabi_dsub>
 80060c8:	4652      	mov	r2, sl
 80060ca:	465b      	mov	r3, fp
 80060cc:	f7fa fa58 	bl	8000580 <__aeabi_dmul>
 80060d0:	a33c      	add	r3, pc, #240	; (adr r3, 80061c4 <__kernel_sin+0x164>)
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	f7fa f89d 	bl	8000214 <__adddf3>
 80060da:	4652      	mov	r2, sl
 80060dc:	465b      	mov	r3, fp
 80060de:	f7fa fa4f 	bl	8000580 <__aeabi_dmul>
 80060e2:	a33a      	add	r3, pc, #232	; (adr r3, 80061cc <__kernel_sin+0x16c>)
 80060e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e8:	f7fa f892 	bl	8000210 <__aeabi_dsub>
 80060ec:	4652      	mov	r2, sl
 80060ee:	465b      	mov	r3, fp
 80060f0:	f7fa fa46 	bl	8000580 <__aeabi_dmul>
 80060f4:	a337      	add	r3, pc, #220	; (adr r3, 80061d4 <__kernel_sin+0x174>)
 80060f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fa:	f7fa f88b 	bl	8000214 <__adddf3>
 80060fe:	9b01      	ldr	r3, [sp, #4]
 8006100:	4606      	mov	r6, r0
 8006102:	460f      	mov	r7, r1
 8006104:	b9eb      	cbnz	r3, 8006142 <__kernel_sin+0xe2>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	4650      	mov	r0, sl
 800610c:	4659      	mov	r1, fp
 800610e:	f7fa fa37 	bl	8000580 <__aeabi_dmul>
 8006112:	a325      	add	r3, pc, #148	; (adr r3, 80061a8 <__kernel_sin+0x148>)
 8006114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006118:	f7fa f87a 	bl	8000210 <__aeabi_dsub>
 800611c:	4642      	mov	r2, r8
 800611e:	464b      	mov	r3, r9
 8006120:	f7fa fa2e 	bl	8000580 <__aeabi_dmul>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4620      	mov	r0, r4
 800612a:	4629      	mov	r1, r5
 800612c:	f7fa f872 	bl	8000214 <__adddf3>
 8006130:	4604      	mov	r4, r0
 8006132:	460d      	mov	r5, r1
 8006134:	ec45 4b10 	vmov	d0, r4, r5
 8006138:	b003      	add	sp, #12
 800613a:	ecbd 8b04 	vpop	{d8-d9}
 800613e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006142:	4b1b      	ldr	r3, [pc, #108]	; (80061b0 <__kernel_sin+0x150>)
 8006144:	ec51 0b18 	vmov	r0, r1, d8
 8006148:	2200      	movs	r2, #0
 800614a:	f7fa fa19 	bl	8000580 <__aeabi_dmul>
 800614e:	4632      	mov	r2, r6
 8006150:	ec41 0b19 	vmov	d9, r0, r1
 8006154:	463b      	mov	r3, r7
 8006156:	4640      	mov	r0, r8
 8006158:	4649      	mov	r1, r9
 800615a:	f7fa fa11 	bl	8000580 <__aeabi_dmul>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	ec51 0b19 	vmov	r0, r1, d9
 8006166:	f7fa f853 	bl	8000210 <__aeabi_dsub>
 800616a:	4652      	mov	r2, sl
 800616c:	465b      	mov	r3, fp
 800616e:	f7fa fa07 	bl	8000580 <__aeabi_dmul>
 8006172:	ec53 2b18 	vmov	r2, r3, d8
 8006176:	f7fa f84b 	bl	8000210 <__aeabi_dsub>
 800617a:	a30b      	add	r3, pc, #44	; (adr r3, 80061a8 <__kernel_sin+0x148>)
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	4606      	mov	r6, r0
 8006182:	460f      	mov	r7, r1
 8006184:	4640      	mov	r0, r8
 8006186:	4649      	mov	r1, r9
 8006188:	f7fa f9fa 	bl	8000580 <__aeabi_dmul>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4630      	mov	r0, r6
 8006192:	4639      	mov	r1, r7
 8006194:	f7fa f83e 	bl	8000214 <__adddf3>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4620      	mov	r0, r4
 800619e:	4629      	mov	r1, r5
 80061a0:	f7fa f836 	bl	8000210 <__aeabi_dsub>
 80061a4:	e7c4      	b.n	8006130 <__kernel_sin+0xd0>
 80061a6:	bf00      	nop
 80061a8:	55555549 	.word	0x55555549
 80061ac:	3fc55555 	.word	0x3fc55555
 80061b0:	3fe00000 	.word	0x3fe00000
 80061b4:	5acfd57c 	.word	0x5acfd57c
 80061b8:	3de5d93a 	.word	0x3de5d93a
 80061bc:	8a2b9ceb 	.word	0x8a2b9ceb
 80061c0:	3e5ae5e6 	.word	0x3e5ae5e6
 80061c4:	57b1fe7d 	.word	0x57b1fe7d
 80061c8:	3ec71de3 	.word	0x3ec71de3
 80061cc:	19c161d5 	.word	0x19c161d5
 80061d0:	3f2a01a0 	.word	0x3f2a01a0
 80061d4:	1110f8a6 	.word	0x1110f8a6
 80061d8:	3f811111 	.word	0x3f811111
 80061dc:	00000000 	.word	0x00000000

080061e0 <atan>:
 80061e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	ec55 4b10 	vmov	r4, r5, d0
 80061e8:	4bc3      	ldr	r3, [pc, #780]	; (80064f8 <atan+0x318>)
 80061ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80061ee:	429e      	cmp	r6, r3
 80061f0:	46ab      	mov	fp, r5
 80061f2:	dd18      	ble.n	8006226 <atan+0x46>
 80061f4:	4bc1      	ldr	r3, [pc, #772]	; (80064fc <atan+0x31c>)
 80061f6:	429e      	cmp	r6, r3
 80061f8:	dc01      	bgt.n	80061fe <atan+0x1e>
 80061fa:	d109      	bne.n	8006210 <atan+0x30>
 80061fc:	b144      	cbz	r4, 8006210 <atan+0x30>
 80061fe:	4622      	mov	r2, r4
 8006200:	462b      	mov	r3, r5
 8006202:	4620      	mov	r0, r4
 8006204:	4629      	mov	r1, r5
 8006206:	f7fa f805 	bl	8000214 <__adddf3>
 800620a:	4604      	mov	r4, r0
 800620c:	460d      	mov	r5, r1
 800620e:	e006      	b.n	800621e <atan+0x3e>
 8006210:	f1bb 0f00 	cmp.w	fp, #0
 8006214:	f300 8131 	bgt.w	800647a <atan+0x29a>
 8006218:	a59b      	add	r5, pc, #620	; (adr r5, 8006488 <atan+0x2a8>)
 800621a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800621e:	ec45 4b10 	vmov	d0, r4, r5
 8006222:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006226:	4bb6      	ldr	r3, [pc, #728]	; (8006500 <atan+0x320>)
 8006228:	429e      	cmp	r6, r3
 800622a:	dc14      	bgt.n	8006256 <atan+0x76>
 800622c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006230:	429e      	cmp	r6, r3
 8006232:	dc0d      	bgt.n	8006250 <atan+0x70>
 8006234:	a396      	add	r3, pc, #600	; (adr r3, 8006490 <atan+0x2b0>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	ee10 0a10 	vmov	r0, s0
 800623e:	4629      	mov	r1, r5
 8006240:	f7f9 ffe8 	bl	8000214 <__adddf3>
 8006244:	4baf      	ldr	r3, [pc, #700]	; (8006504 <atan+0x324>)
 8006246:	2200      	movs	r2, #0
 8006248:	f7fa fc2a 	bl	8000aa0 <__aeabi_dcmpgt>
 800624c:	2800      	cmp	r0, #0
 800624e:	d1e6      	bne.n	800621e <atan+0x3e>
 8006250:	f04f 3aff 	mov.w	sl, #4294967295
 8006254:	e02b      	b.n	80062ae <atan+0xce>
 8006256:	f000 f963 	bl	8006520 <fabs>
 800625a:	4bab      	ldr	r3, [pc, #684]	; (8006508 <atan+0x328>)
 800625c:	429e      	cmp	r6, r3
 800625e:	ec55 4b10 	vmov	r4, r5, d0
 8006262:	f300 80bf 	bgt.w	80063e4 <atan+0x204>
 8006266:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800626a:	429e      	cmp	r6, r3
 800626c:	f300 80a0 	bgt.w	80063b0 <atan+0x1d0>
 8006270:	ee10 2a10 	vmov	r2, s0
 8006274:	ee10 0a10 	vmov	r0, s0
 8006278:	462b      	mov	r3, r5
 800627a:	4629      	mov	r1, r5
 800627c:	f7f9 ffca 	bl	8000214 <__adddf3>
 8006280:	4ba0      	ldr	r3, [pc, #640]	; (8006504 <atan+0x324>)
 8006282:	2200      	movs	r2, #0
 8006284:	f7f9 ffc4 	bl	8000210 <__aeabi_dsub>
 8006288:	2200      	movs	r2, #0
 800628a:	4606      	mov	r6, r0
 800628c:	460f      	mov	r7, r1
 800628e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006292:	4620      	mov	r0, r4
 8006294:	4629      	mov	r1, r5
 8006296:	f7f9 ffbd 	bl	8000214 <__adddf3>
 800629a:	4602      	mov	r2, r0
 800629c:	460b      	mov	r3, r1
 800629e:	4630      	mov	r0, r6
 80062a0:	4639      	mov	r1, r7
 80062a2:	f7fa fa97 	bl	80007d4 <__aeabi_ddiv>
 80062a6:	f04f 0a00 	mov.w	sl, #0
 80062aa:	4604      	mov	r4, r0
 80062ac:	460d      	mov	r5, r1
 80062ae:	4622      	mov	r2, r4
 80062b0:	462b      	mov	r3, r5
 80062b2:	4620      	mov	r0, r4
 80062b4:	4629      	mov	r1, r5
 80062b6:	f7fa f963 	bl	8000580 <__aeabi_dmul>
 80062ba:	4602      	mov	r2, r0
 80062bc:	460b      	mov	r3, r1
 80062be:	4680      	mov	r8, r0
 80062c0:	4689      	mov	r9, r1
 80062c2:	f7fa f95d 	bl	8000580 <__aeabi_dmul>
 80062c6:	a374      	add	r3, pc, #464	; (adr r3, 8006498 <atan+0x2b8>)
 80062c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062cc:	4606      	mov	r6, r0
 80062ce:	460f      	mov	r7, r1
 80062d0:	f7fa f956 	bl	8000580 <__aeabi_dmul>
 80062d4:	a372      	add	r3, pc, #456	; (adr r3, 80064a0 <atan+0x2c0>)
 80062d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062da:	f7f9 ff9b 	bl	8000214 <__adddf3>
 80062de:	4632      	mov	r2, r6
 80062e0:	463b      	mov	r3, r7
 80062e2:	f7fa f94d 	bl	8000580 <__aeabi_dmul>
 80062e6:	a370      	add	r3, pc, #448	; (adr r3, 80064a8 <atan+0x2c8>)
 80062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ec:	f7f9 ff92 	bl	8000214 <__adddf3>
 80062f0:	4632      	mov	r2, r6
 80062f2:	463b      	mov	r3, r7
 80062f4:	f7fa f944 	bl	8000580 <__aeabi_dmul>
 80062f8:	a36d      	add	r3, pc, #436	; (adr r3, 80064b0 <atan+0x2d0>)
 80062fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fe:	f7f9 ff89 	bl	8000214 <__adddf3>
 8006302:	4632      	mov	r2, r6
 8006304:	463b      	mov	r3, r7
 8006306:	f7fa f93b 	bl	8000580 <__aeabi_dmul>
 800630a:	a36b      	add	r3, pc, #428	; (adr r3, 80064b8 <atan+0x2d8>)
 800630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006310:	f7f9 ff80 	bl	8000214 <__adddf3>
 8006314:	4632      	mov	r2, r6
 8006316:	463b      	mov	r3, r7
 8006318:	f7fa f932 	bl	8000580 <__aeabi_dmul>
 800631c:	a368      	add	r3, pc, #416	; (adr r3, 80064c0 <atan+0x2e0>)
 800631e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006322:	f7f9 ff77 	bl	8000214 <__adddf3>
 8006326:	4642      	mov	r2, r8
 8006328:	464b      	mov	r3, r9
 800632a:	f7fa f929 	bl	8000580 <__aeabi_dmul>
 800632e:	a366      	add	r3, pc, #408	; (adr r3, 80064c8 <atan+0x2e8>)
 8006330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006334:	4680      	mov	r8, r0
 8006336:	4689      	mov	r9, r1
 8006338:	4630      	mov	r0, r6
 800633a:	4639      	mov	r1, r7
 800633c:	f7fa f920 	bl	8000580 <__aeabi_dmul>
 8006340:	a363      	add	r3, pc, #396	; (adr r3, 80064d0 <atan+0x2f0>)
 8006342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006346:	f7f9 ff63 	bl	8000210 <__aeabi_dsub>
 800634a:	4632      	mov	r2, r6
 800634c:	463b      	mov	r3, r7
 800634e:	f7fa f917 	bl	8000580 <__aeabi_dmul>
 8006352:	a361      	add	r3, pc, #388	; (adr r3, 80064d8 <atan+0x2f8>)
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	f7f9 ff5a 	bl	8000210 <__aeabi_dsub>
 800635c:	4632      	mov	r2, r6
 800635e:	463b      	mov	r3, r7
 8006360:	f7fa f90e 	bl	8000580 <__aeabi_dmul>
 8006364:	a35e      	add	r3, pc, #376	; (adr r3, 80064e0 <atan+0x300>)
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	f7f9 ff51 	bl	8000210 <__aeabi_dsub>
 800636e:	4632      	mov	r2, r6
 8006370:	463b      	mov	r3, r7
 8006372:	f7fa f905 	bl	8000580 <__aeabi_dmul>
 8006376:	a35c      	add	r3, pc, #368	; (adr r3, 80064e8 <atan+0x308>)
 8006378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637c:	f7f9 ff48 	bl	8000210 <__aeabi_dsub>
 8006380:	4632      	mov	r2, r6
 8006382:	463b      	mov	r3, r7
 8006384:	f7fa f8fc 	bl	8000580 <__aeabi_dmul>
 8006388:	4602      	mov	r2, r0
 800638a:	460b      	mov	r3, r1
 800638c:	4640      	mov	r0, r8
 800638e:	4649      	mov	r1, r9
 8006390:	f7f9 ff40 	bl	8000214 <__adddf3>
 8006394:	4622      	mov	r2, r4
 8006396:	462b      	mov	r3, r5
 8006398:	f7fa f8f2 	bl	8000580 <__aeabi_dmul>
 800639c:	f1ba 3fff 	cmp.w	sl, #4294967295
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	d14b      	bne.n	800643e <atan+0x25e>
 80063a6:	4620      	mov	r0, r4
 80063a8:	4629      	mov	r1, r5
 80063aa:	f7f9 ff31 	bl	8000210 <__aeabi_dsub>
 80063ae:	e72c      	b.n	800620a <atan+0x2a>
 80063b0:	ee10 0a10 	vmov	r0, s0
 80063b4:	4b53      	ldr	r3, [pc, #332]	; (8006504 <atan+0x324>)
 80063b6:	2200      	movs	r2, #0
 80063b8:	4629      	mov	r1, r5
 80063ba:	f7f9 ff29 	bl	8000210 <__aeabi_dsub>
 80063be:	4b51      	ldr	r3, [pc, #324]	; (8006504 <atan+0x324>)
 80063c0:	4606      	mov	r6, r0
 80063c2:	460f      	mov	r7, r1
 80063c4:	2200      	movs	r2, #0
 80063c6:	4620      	mov	r0, r4
 80063c8:	4629      	mov	r1, r5
 80063ca:	f7f9 ff23 	bl	8000214 <__adddf3>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	4630      	mov	r0, r6
 80063d4:	4639      	mov	r1, r7
 80063d6:	f7fa f9fd 	bl	80007d4 <__aeabi_ddiv>
 80063da:	f04f 0a01 	mov.w	sl, #1
 80063de:	4604      	mov	r4, r0
 80063e0:	460d      	mov	r5, r1
 80063e2:	e764      	b.n	80062ae <atan+0xce>
 80063e4:	4b49      	ldr	r3, [pc, #292]	; (800650c <atan+0x32c>)
 80063e6:	429e      	cmp	r6, r3
 80063e8:	da1d      	bge.n	8006426 <atan+0x246>
 80063ea:	ee10 0a10 	vmov	r0, s0
 80063ee:	4b48      	ldr	r3, [pc, #288]	; (8006510 <atan+0x330>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	4629      	mov	r1, r5
 80063f4:	f7f9 ff0c 	bl	8000210 <__aeabi_dsub>
 80063f8:	4b45      	ldr	r3, [pc, #276]	; (8006510 <atan+0x330>)
 80063fa:	4606      	mov	r6, r0
 80063fc:	460f      	mov	r7, r1
 80063fe:	2200      	movs	r2, #0
 8006400:	4620      	mov	r0, r4
 8006402:	4629      	mov	r1, r5
 8006404:	f7fa f8bc 	bl	8000580 <__aeabi_dmul>
 8006408:	4b3e      	ldr	r3, [pc, #248]	; (8006504 <atan+0x324>)
 800640a:	2200      	movs	r2, #0
 800640c:	f7f9 ff02 	bl	8000214 <__adddf3>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4630      	mov	r0, r6
 8006416:	4639      	mov	r1, r7
 8006418:	f7fa f9dc 	bl	80007d4 <__aeabi_ddiv>
 800641c:	f04f 0a02 	mov.w	sl, #2
 8006420:	4604      	mov	r4, r0
 8006422:	460d      	mov	r5, r1
 8006424:	e743      	b.n	80062ae <atan+0xce>
 8006426:	462b      	mov	r3, r5
 8006428:	ee10 2a10 	vmov	r2, s0
 800642c:	4939      	ldr	r1, [pc, #228]	; (8006514 <atan+0x334>)
 800642e:	2000      	movs	r0, #0
 8006430:	f7fa f9d0 	bl	80007d4 <__aeabi_ddiv>
 8006434:	f04f 0a03 	mov.w	sl, #3
 8006438:	4604      	mov	r4, r0
 800643a:	460d      	mov	r5, r1
 800643c:	e737      	b.n	80062ae <atan+0xce>
 800643e:	4b36      	ldr	r3, [pc, #216]	; (8006518 <atan+0x338>)
 8006440:	4e36      	ldr	r6, [pc, #216]	; (800651c <atan+0x33c>)
 8006442:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006446:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800644a:	e9da 2300 	ldrd	r2, r3, [sl]
 800644e:	f7f9 fedf 	bl	8000210 <__aeabi_dsub>
 8006452:	4622      	mov	r2, r4
 8006454:	462b      	mov	r3, r5
 8006456:	f7f9 fedb 	bl	8000210 <__aeabi_dsub>
 800645a:	4602      	mov	r2, r0
 800645c:	460b      	mov	r3, r1
 800645e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006462:	f7f9 fed5 	bl	8000210 <__aeabi_dsub>
 8006466:	f1bb 0f00 	cmp.w	fp, #0
 800646a:	4604      	mov	r4, r0
 800646c:	460d      	mov	r5, r1
 800646e:	f6bf aed6 	bge.w	800621e <atan+0x3e>
 8006472:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006476:	461d      	mov	r5, r3
 8006478:	e6d1      	b.n	800621e <atan+0x3e>
 800647a:	a51d      	add	r5, pc, #116	; (adr r5, 80064f0 <atan+0x310>)
 800647c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006480:	e6cd      	b.n	800621e <atan+0x3e>
 8006482:	bf00      	nop
 8006484:	f3af 8000 	nop.w
 8006488:	54442d18 	.word	0x54442d18
 800648c:	bff921fb 	.word	0xbff921fb
 8006490:	8800759c 	.word	0x8800759c
 8006494:	7e37e43c 	.word	0x7e37e43c
 8006498:	e322da11 	.word	0xe322da11
 800649c:	3f90ad3a 	.word	0x3f90ad3a
 80064a0:	24760deb 	.word	0x24760deb
 80064a4:	3fa97b4b 	.word	0x3fa97b4b
 80064a8:	a0d03d51 	.word	0xa0d03d51
 80064ac:	3fb10d66 	.word	0x3fb10d66
 80064b0:	c54c206e 	.word	0xc54c206e
 80064b4:	3fb745cd 	.word	0x3fb745cd
 80064b8:	920083ff 	.word	0x920083ff
 80064bc:	3fc24924 	.word	0x3fc24924
 80064c0:	5555550d 	.word	0x5555550d
 80064c4:	3fd55555 	.word	0x3fd55555
 80064c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80064cc:	bfa2b444 	.word	0xbfa2b444
 80064d0:	52defd9a 	.word	0x52defd9a
 80064d4:	3fadde2d 	.word	0x3fadde2d
 80064d8:	af749a6d 	.word	0xaf749a6d
 80064dc:	3fb3b0f2 	.word	0x3fb3b0f2
 80064e0:	fe231671 	.word	0xfe231671
 80064e4:	3fbc71c6 	.word	0x3fbc71c6
 80064e8:	9998ebc4 	.word	0x9998ebc4
 80064ec:	3fc99999 	.word	0x3fc99999
 80064f0:	54442d18 	.word	0x54442d18
 80064f4:	3ff921fb 	.word	0x3ff921fb
 80064f8:	440fffff 	.word	0x440fffff
 80064fc:	7ff00000 	.word	0x7ff00000
 8006500:	3fdbffff 	.word	0x3fdbffff
 8006504:	3ff00000 	.word	0x3ff00000
 8006508:	3ff2ffff 	.word	0x3ff2ffff
 800650c:	40038000 	.word	0x40038000
 8006510:	3ff80000 	.word	0x3ff80000
 8006514:	bff00000 	.word	0xbff00000
 8006518:	08006a38 	.word	0x08006a38
 800651c:	08006a18 	.word	0x08006a18

08006520 <fabs>:
 8006520:	ec51 0b10 	vmov	r0, r1, d0
 8006524:	ee10 2a10 	vmov	r2, s0
 8006528:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800652c:	ec43 2b10 	vmov	d0, r2, r3
 8006530:	4770      	bx	lr
 8006532:	0000      	movs	r0, r0
 8006534:	0000      	movs	r0, r0
	...

08006538 <floor>:
 8006538:	ec51 0b10 	vmov	r0, r1, d0
 800653c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006540:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006544:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006548:	2e13      	cmp	r6, #19
 800654a:	ee10 5a10 	vmov	r5, s0
 800654e:	ee10 8a10 	vmov	r8, s0
 8006552:	460c      	mov	r4, r1
 8006554:	dc32      	bgt.n	80065bc <floor+0x84>
 8006556:	2e00      	cmp	r6, #0
 8006558:	da14      	bge.n	8006584 <floor+0x4c>
 800655a:	a333      	add	r3, pc, #204	; (adr r3, 8006628 <floor+0xf0>)
 800655c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006560:	f7f9 fe58 	bl	8000214 <__adddf3>
 8006564:	2200      	movs	r2, #0
 8006566:	2300      	movs	r3, #0
 8006568:	f7fa fa9a 	bl	8000aa0 <__aeabi_dcmpgt>
 800656c:	b138      	cbz	r0, 800657e <floor+0x46>
 800656e:	2c00      	cmp	r4, #0
 8006570:	da57      	bge.n	8006622 <floor+0xea>
 8006572:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006576:	431d      	orrs	r5, r3
 8006578:	d001      	beq.n	800657e <floor+0x46>
 800657a:	4c2d      	ldr	r4, [pc, #180]	; (8006630 <floor+0xf8>)
 800657c:	2500      	movs	r5, #0
 800657e:	4621      	mov	r1, r4
 8006580:	4628      	mov	r0, r5
 8006582:	e025      	b.n	80065d0 <floor+0x98>
 8006584:	4f2b      	ldr	r7, [pc, #172]	; (8006634 <floor+0xfc>)
 8006586:	4137      	asrs	r7, r6
 8006588:	ea01 0307 	and.w	r3, r1, r7
 800658c:	4303      	orrs	r3, r0
 800658e:	d01f      	beq.n	80065d0 <floor+0x98>
 8006590:	a325      	add	r3, pc, #148	; (adr r3, 8006628 <floor+0xf0>)
 8006592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006596:	f7f9 fe3d 	bl	8000214 <__adddf3>
 800659a:	2200      	movs	r2, #0
 800659c:	2300      	movs	r3, #0
 800659e:	f7fa fa7f 	bl	8000aa0 <__aeabi_dcmpgt>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d0eb      	beq.n	800657e <floor+0x46>
 80065a6:	2c00      	cmp	r4, #0
 80065a8:	bfbe      	ittt	lt
 80065aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80065ae:	fa43 f606 	asrlt.w	r6, r3, r6
 80065b2:	19a4      	addlt	r4, r4, r6
 80065b4:	ea24 0407 	bic.w	r4, r4, r7
 80065b8:	2500      	movs	r5, #0
 80065ba:	e7e0      	b.n	800657e <floor+0x46>
 80065bc:	2e33      	cmp	r6, #51	; 0x33
 80065be:	dd0b      	ble.n	80065d8 <floor+0xa0>
 80065c0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80065c4:	d104      	bne.n	80065d0 <floor+0x98>
 80065c6:	ee10 2a10 	vmov	r2, s0
 80065ca:	460b      	mov	r3, r1
 80065cc:	f7f9 fe22 	bl	8000214 <__adddf3>
 80065d0:	ec41 0b10 	vmov	d0, r0, r1
 80065d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80065dc:	f04f 33ff 	mov.w	r3, #4294967295
 80065e0:	fa23 f707 	lsr.w	r7, r3, r7
 80065e4:	4207      	tst	r7, r0
 80065e6:	d0f3      	beq.n	80065d0 <floor+0x98>
 80065e8:	a30f      	add	r3, pc, #60	; (adr r3, 8006628 <floor+0xf0>)
 80065ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ee:	f7f9 fe11 	bl	8000214 <__adddf3>
 80065f2:	2200      	movs	r2, #0
 80065f4:	2300      	movs	r3, #0
 80065f6:	f7fa fa53 	bl	8000aa0 <__aeabi_dcmpgt>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d0bf      	beq.n	800657e <floor+0x46>
 80065fe:	2c00      	cmp	r4, #0
 8006600:	da02      	bge.n	8006608 <floor+0xd0>
 8006602:	2e14      	cmp	r6, #20
 8006604:	d103      	bne.n	800660e <floor+0xd6>
 8006606:	3401      	adds	r4, #1
 8006608:	ea25 0507 	bic.w	r5, r5, r7
 800660c:	e7b7      	b.n	800657e <floor+0x46>
 800660e:	2301      	movs	r3, #1
 8006610:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006614:	fa03 f606 	lsl.w	r6, r3, r6
 8006618:	4435      	add	r5, r6
 800661a:	4545      	cmp	r5, r8
 800661c:	bf38      	it	cc
 800661e:	18e4      	addcc	r4, r4, r3
 8006620:	e7f2      	b.n	8006608 <floor+0xd0>
 8006622:	2500      	movs	r5, #0
 8006624:	462c      	mov	r4, r5
 8006626:	e7aa      	b.n	800657e <floor+0x46>
 8006628:	8800759c 	.word	0x8800759c
 800662c:	7e37e43c 	.word	0x7e37e43c
 8006630:	bff00000 	.word	0xbff00000
 8006634:	000fffff 	.word	0x000fffff

08006638 <nan>:
 8006638:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006640 <nan+0x8>
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	00000000 	.word	0x00000000
 8006644:	7ff80000 	.word	0x7ff80000

08006648 <scalbn>:
 8006648:	b570      	push	{r4, r5, r6, lr}
 800664a:	ec55 4b10 	vmov	r4, r5, d0
 800664e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006652:	4606      	mov	r6, r0
 8006654:	462b      	mov	r3, r5
 8006656:	b99a      	cbnz	r2, 8006680 <scalbn+0x38>
 8006658:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800665c:	4323      	orrs	r3, r4
 800665e:	d036      	beq.n	80066ce <scalbn+0x86>
 8006660:	4b39      	ldr	r3, [pc, #228]	; (8006748 <scalbn+0x100>)
 8006662:	4629      	mov	r1, r5
 8006664:	ee10 0a10 	vmov	r0, s0
 8006668:	2200      	movs	r2, #0
 800666a:	f7f9 ff89 	bl	8000580 <__aeabi_dmul>
 800666e:	4b37      	ldr	r3, [pc, #220]	; (800674c <scalbn+0x104>)
 8006670:	429e      	cmp	r6, r3
 8006672:	4604      	mov	r4, r0
 8006674:	460d      	mov	r5, r1
 8006676:	da10      	bge.n	800669a <scalbn+0x52>
 8006678:	a32b      	add	r3, pc, #172	; (adr r3, 8006728 <scalbn+0xe0>)
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	e03a      	b.n	80066f6 <scalbn+0xae>
 8006680:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006684:	428a      	cmp	r2, r1
 8006686:	d10c      	bne.n	80066a2 <scalbn+0x5a>
 8006688:	ee10 2a10 	vmov	r2, s0
 800668c:	4620      	mov	r0, r4
 800668e:	4629      	mov	r1, r5
 8006690:	f7f9 fdc0 	bl	8000214 <__adddf3>
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	e019      	b.n	80066ce <scalbn+0x86>
 800669a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800669e:	460b      	mov	r3, r1
 80066a0:	3a36      	subs	r2, #54	; 0x36
 80066a2:	4432      	add	r2, r6
 80066a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80066a8:	428a      	cmp	r2, r1
 80066aa:	dd08      	ble.n	80066be <scalbn+0x76>
 80066ac:	2d00      	cmp	r5, #0
 80066ae:	a120      	add	r1, pc, #128	; (adr r1, 8006730 <scalbn+0xe8>)
 80066b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066b4:	da1c      	bge.n	80066f0 <scalbn+0xa8>
 80066b6:	a120      	add	r1, pc, #128	; (adr r1, 8006738 <scalbn+0xf0>)
 80066b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066bc:	e018      	b.n	80066f0 <scalbn+0xa8>
 80066be:	2a00      	cmp	r2, #0
 80066c0:	dd08      	ble.n	80066d4 <scalbn+0x8c>
 80066c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80066c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80066ce:	ec45 4b10 	vmov	d0, r4, r5
 80066d2:	bd70      	pop	{r4, r5, r6, pc}
 80066d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80066d8:	da19      	bge.n	800670e <scalbn+0xc6>
 80066da:	f24c 3350 	movw	r3, #50000	; 0xc350
 80066de:	429e      	cmp	r6, r3
 80066e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80066e4:	dd0a      	ble.n	80066fc <scalbn+0xb4>
 80066e6:	a112      	add	r1, pc, #72	; (adr r1, 8006730 <scalbn+0xe8>)
 80066e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1e2      	bne.n	80066b6 <scalbn+0x6e>
 80066f0:	a30f      	add	r3, pc, #60	; (adr r3, 8006730 <scalbn+0xe8>)
 80066f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f6:	f7f9 ff43 	bl	8000580 <__aeabi_dmul>
 80066fa:	e7cb      	b.n	8006694 <scalbn+0x4c>
 80066fc:	a10a      	add	r1, pc, #40	; (adr r1, 8006728 <scalbn+0xe0>)
 80066fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0b8      	beq.n	8006678 <scalbn+0x30>
 8006706:	a10e      	add	r1, pc, #56	; (adr r1, 8006740 <scalbn+0xf8>)
 8006708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800670c:	e7b4      	b.n	8006678 <scalbn+0x30>
 800670e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006712:	3236      	adds	r2, #54	; 0x36
 8006714:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006718:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800671c:	4620      	mov	r0, r4
 800671e:	4b0c      	ldr	r3, [pc, #48]	; (8006750 <scalbn+0x108>)
 8006720:	2200      	movs	r2, #0
 8006722:	e7e8      	b.n	80066f6 <scalbn+0xae>
 8006724:	f3af 8000 	nop.w
 8006728:	c2f8f359 	.word	0xc2f8f359
 800672c:	01a56e1f 	.word	0x01a56e1f
 8006730:	8800759c 	.word	0x8800759c
 8006734:	7e37e43c 	.word	0x7e37e43c
 8006738:	8800759c 	.word	0x8800759c
 800673c:	fe37e43c 	.word	0xfe37e43c
 8006740:	c2f8f359 	.word	0xc2f8f359
 8006744:	81a56e1f 	.word	0x81a56e1f
 8006748:	43500000 	.word	0x43500000
 800674c:	ffff3cb0 	.word	0xffff3cb0
 8006750:	3c900000 	.word	0x3c900000

08006754 <__errno>:
 8006754:	4b01      	ldr	r3, [pc, #4]	; (800675c <__errno+0x8>)
 8006756:	6818      	ldr	r0, [r3, #0]
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	20000020 	.word	0x20000020

08006760 <__libc_init_array>:
 8006760:	b570      	push	{r4, r5, r6, lr}
 8006762:	4d0d      	ldr	r5, [pc, #52]	; (8006798 <__libc_init_array+0x38>)
 8006764:	4c0d      	ldr	r4, [pc, #52]	; (800679c <__libc_init_array+0x3c>)
 8006766:	1b64      	subs	r4, r4, r5
 8006768:	10a4      	asrs	r4, r4, #2
 800676a:	2600      	movs	r6, #0
 800676c:	42a6      	cmp	r6, r4
 800676e:	d109      	bne.n	8006784 <__libc_init_array+0x24>
 8006770:	4d0b      	ldr	r5, [pc, #44]	; (80067a0 <__libc_init_array+0x40>)
 8006772:	4c0c      	ldr	r4, [pc, #48]	; (80067a4 <__libc_init_array+0x44>)
 8006774:	f000 f82e 	bl	80067d4 <_init>
 8006778:	1b64      	subs	r4, r4, r5
 800677a:	10a4      	asrs	r4, r4, #2
 800677c:	2600      	movs	r6, #0
 800677e:	42a6      	cmp	r6, r4
 8006780:	d105      	bne.n	800678e <__libc_init_array+0x2e>
 8006782:	bd70      	pop	{r4, r5, r6, pc}
 8006784:	f855 3b04 	ldr.w	r3, [r5], #4
 8006788:	4798      	blx	r3
 800678a:	3601      	adds	r6, #1
 800678c:	e7ee      	b.n	800676c <__libc_init_array+0xc>
 800678e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006792:	4798      	blx	r3
 8006794:	3601      	adds	r6, #1
 8006796:	e7f2      	b.n	800677e <__libc_init_array+0x1e>
 8006798:	08006a60 	.word	0x08006a60
 800679c:	08006a60 	.word	0x08006a60
 80067a0:	08006a60 	.word	0x08006a60
 80067a4:	08006a68 	.word	0x08006a68

080067a8 <memcpy>:
 80067a8:	440a      	add	r2, r1
 80067aa:	4291      	cmp	r1, r2
 80067ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80067b0:	d100      	bne.n	80067b4 <memcpy+0xc>
 80067b2:	4770      	bx	lr
 80067b4:	b510      	push	{r4, lr}
 80067b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067be:	4291      	cmp	r1, r2
 80067c0:	d1f9      	bne.n	80067b6 <memcpy+0xe>
 80067c2:	bd10      	pop	{r4, pc}

080067c4 <memset>:
 80067c4:	4402      	add	r2, r0
 80067c6:	4603      	mov	r3, r0
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d100      	bne.n	80067ce <memset+0xa>
 80067cc:	4770      	bx	lr
 80067ce:	f803 1b01 	strb.w	r1, [r3], #1
 80067d2:	e7f9      	b.n	80067c8 <memset+0x4>

080067d4 <_init>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	bf00      	nop
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr

080067e0 <_fini>:
 80067e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e2:	bf00      	nop
 80067e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e6:	bc08      	pop	{r3}
 80067e8:	469e      	mov	lr, r3
 80067ea:	4770      	bx	lr
