

================================================================
== Vivado HLS Report for 'minver_minver_hwa'
================================================================
* Date:           Wed Apr 19 15:31:30 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |    2|      500|          1|          -|          -| 2 ~ 500 |    no    |
        |- Loop 2         |    ?|        ?|          ?|          -|          -|        ?|    no    |
        | + Loop 2.1      |    ?|        ?|          5|          1|          1|        ?|    yes   |
        | + Loop 2.2      |    5|     1001|          4|          2|          1| 2 ~ 500 |    yes   |
        | + Loop 2.3      |   34|      532|         34|          1|          1| 2 ~ 500 |    yes   |
        | + Loop 2.4      |    4|  3768000|  2 ~ 7536 |          -|          -| 2 ~ 500 |    no    |
        |  ++ Loop 2.4.1  |    4|     7500|   2 ~ 15  |          -|          -| 2 ~ 500 |    no    |
        |- Loop 3         |    ?|        ?|          ?|          -|          -| 2 ~ 500 |    no    |
        | + Loop 3.1      |    ?|        ?| 12 ~ 1506 |          -|          -|        ?|    no    |
        |  ++ Loop 3.1.1  |    6|     1500|          3|          3|          1| 2 ~ 500 |    yes   |
        +-----------------+-----+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    951|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    4297|   4557|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1194|
|Register         |        -|      -|    1371|     38|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     14|    5668|   6740|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|       4|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |minver_minver_hwacud_U1  |minver_minver_hwacud  |        0|      3|   509|   817|
    |minver_minver_hwadEe_U2  |minver_minver_hwadEe  |        0|     11|   317|   204|
    |minver_minver_hwaeOg_U3  |minver_minver_hwaeOg  |        0|      0|  3211|  3270|
    |minver_minver_hwafYi_U4  |minver_minver_hwafYi  |        0|      0|   130|   133|
    |minver_minver_hwafYi_U5  |minver_minver_hwafYi  |        0|      0|   130|   133|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     14|  4297|  4557|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_minver_hwabkb  |        1|  0|   0|   500|    9|     1|         4500|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|   500|    9|     1|         4500|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_535_p2          |     +    |      0|  0|   9|           9|           1|
    |i_6_fu_642_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1182_p2         |     +    |      0|  0|   9|           9|           1|
    |i_8_fu_1004_p2         |     +    |      0|  0|   9|           9|           1|
    |i_9_fu_1033_p2         |     +    |      0|  0|   9|           9|           1|
    |j_3_fu_965_p2          |     +    |      0|  0|   9|           9|           1|
    |j_4_fu_1262_p2         |     +    |      0|  0|   9|           9|           1|
    |j_5_fu_1128_p2         |     +    |      0|  0|   9|           9|           1|
    |k_fu_560_p2            |     +    |      0|  0|   9|           9|           1|
    |tmp_47_fu_632_p2       |     +    |      0|  0|   2|           5|           5|
    |tmp_66_fu_832_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_72_fu_1230_p2      |     +    |      0|  0|   2|           5|           5|
    |tmp_73_fu_975_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_74_fu_985_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_75_fu_1014_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_78_fu_1067_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_79_fu_1144_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_80_fu_1154_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_31_fu_599_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_40_fu_626_p2       |     -    |      0|  0|   2|           5|           5|
    |tmp_65_fu_826_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_71_fu_1224_p2      |     -    |      0|  0|   2|           5|           5|
    |tmp_77_fu_1061_p2      |     -    |      0|  0|   5|           5|           5|
    |or_cond7_fu_520_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_514_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp_13_fu_503_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_36_fu_684_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_43_fu_779_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_45_fu_785_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_50_fu_878_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_57_fu_941_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_59_fu_946_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_64_fu_1113_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1177_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond2_fu_1123_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond3_fu_1028_p2   |   icmp   |      0|  0|  11|          32|          32|
    |exitcond4_fu_999_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond5_fu_960_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond6_fu_530_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_fu_1257_p2    |   icmp   |      0|  0|  11|          32|          32|
    |icmp_fu_456_p2         |   icmp   |      0|  0|  11|          31|           1|
    |notlhs1_fu_485_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs2_fu_666_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_743_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs4_fu_761_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs5_fu_860_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs6_fu_923_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs8_fu_1095_p2     |   icmp   |      0|  0|   4|          11|           2|
    |notrhs1_fu_491_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs2_fu_672_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_749_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs4_fu_767_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs5_fu_866_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs6_fu_929_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs8_fu_1101_p2     |   icmp   |      0|  0|  18|          52|           1|
    |notrhs_fu_462_p2       |   icmp   |      0|  0|  11|          32|           9|
    |tmp_10_fu_1197_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_16_fu_1039_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_21_fu_1134_p2      |   icmp   |      0|  0|   3|           9|           9|
    |tmp_3_fu_555_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_605_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_952_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_fu_678_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_41_fu_755_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_42_fu_773_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_48_fu_872_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_55_fu_935_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_62_fu_1107_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_497_p2        |    or    |      0|  0|   1|           1|           1|
    |api_fu_894_p3          |  select  |      0|  0|  64|           1|          64|
    |r_2_fu_798_p3          |  select  |      0|  0|  32|           1|          32|
    |w_4_fu_700_p3          |  select  |      0|  0|  64|           1|          64|
    |wmax_1_fu_791_p3       |  select  |      0|  0|  64|           1|          64|
    |f_neg_i1_fu_884_p2     |    xor   |      0|  0|  83|          64|          65|
    |f_neg_i_fu_690_p2      |    xor   |      0|  0|  83|          64|          65|
    |tmp_17_fu_508_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_19_neg_fu_1164_p2  |    xor   |      0|  0|  83|          64|          65|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 951|        1208|         926|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  238|        108|    1|        108|
    |ap_enable_reg_pp0_iter4   |    1|          2|    1|          2|
    |ap_enable_reg_pp2_iter33  |    1|          2|    1|          2|
    |grp_fu_391_p0             |   64|          4|   64|        256|
    |grp_fu_396_opcode         |    5|          4|    5|         20|
    |grp_fu_396_p0             |   64|          5|   64|        320|
    |grp_fu_396_p1             |   64|          3|   64|        192|
    |i_2_reg_310               |    9|          2|    9|         18|
    |i_3_reg_321               |    9|          2|    9|         18|
    |i_4_reg_343               |    9|          2|    9|         18|
    |i_5_reg_265               |    9|          2|    9|         18|
    |i_reg_253                 |    9|          2|    9|         18|
    |j_1_reg_332               |    9|          2|    9|         18|
    |j_2_reg_355               |    9|          2|    9|         18|
    |j_phi_fu_303_p4           |    9|          2|    9|         18|
    |j_reg_299                 |    9|          2|    9|         18|
    |minver_a_Addr_A_orig      |   64|          9|   32|        288|
    |minver_a_Addr_B_orig      |   64|          9|   32|        288|
    |minver_a_Din_A            |   64|          5|   64|        320|
    |minver_a_Din_B            |   64|          5|   64|        320|
    |minver_a_WEN_A            |    8|          2|    8|         16|
    |minver_a_WEN_B            |    8|          2|    8|         16|
    |p_0_reg_366               |    7|          2|    7|         14|
    |r_1_phi_fu_280_p4         |   32|          2|   32|         64|
    |r_1_reg_277               |   32|          2|   32|         64|
    |r_fu_102                  |   32|          2|   32|         64|
    |reg_417                   |    9|          2|    9|         18|
    |reg_424                   |   64|          2|   64|        128|
    |reg_439                   |   64|          2|   64|        128|
    |wmax_phi_fu_291_p4        |   64|          2|   64|        128|
    |wmax_reg_287              |   64|          2|   64|        128|
    |work_address0             |    9|          6|    9|         54|
    |work_address1             |    9|          5|    9|         45|
    |work_d0                   |    9|          3|    9|         27|
    |work_d1                   |    9|          3|    9|         27|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 1194|        213|  893|       3199|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                           |  107|   0|  107|          0|
    |ap_enable_reg_pp0_iter0                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                             |    1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter1_exitcond5_reg_1430        |    1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter1_minver_a_addr_5_reg_1445  |    4|   0|    4|          0|
    |api_reg_1405                                        |   64|   0|   64|          0|
    |exitcond4_reg_1451                                  |    1|   0|    1|          0|
    |exitcond5_reg_1430                                  |    1|   0|    1|          0|
    |i_2_reg_310                                         |    9|   0|    9|          0|
    |i_3_reg_321                                         |    9|   0|    9|          0|
    |i_4_reg_343                                         |    9|   0|    9|          0|
    |i_5_cast_reg_1319                                   |    9|   0|   32|         23|
    |i_5_reg_265                                         |    9|   0|    9|          0|
    |i_6_reg_1367                                        |   32|   0|   32|          0|
    |i_7_reg_1549                                        |    9|   0|    9|          0|
    |i_9_reg_1469                                        |    9|   0|    9|          0|
    |i_reg_253                                           |    9|   0|    9|          0|
    |j_1_reg_332                                         |    9|   0|    9|          0|
    |j_2_reg_355                                         |    9|   0|    9|          0|
    |j_3_reg_1434                                        |    9|   0|    9|          0|
    |j_4_reg_1587                                        |    9|   0|    9|          0|
    |j_5_reg_1501                                        |    9|   0|    9|          0|
    |j_reg_299                                           |    9|   0|    9|          0|
    |k_reg_1329                                          |    9|   0|    9|          0|
    |minver_a_addr_10_reg_1515                           |    4|   0|    4|          0|
    |minver_a_addr_2_reg_1568                            |    4|   0|    4|          0|
    |minver_a_addr_3_reg_1579                            |    2|   0|    4|          2|
    |minver_a_addr_4_reg_1439                            |    4|   0|    4|          0|
    |minver_a_addr_5_reg_1445                            |    4|   0|    4|          0|
    |minver_a_addr_6_reg_1460                            |    4|   0|    4|          0|
    |minver_a_addr_7_reg_1353                            |    2|   0|    4|          2|
    |minver_a_addr_8_reg_1483                            |    4|   0|    4|          0|
    |p_0_reg_366                                         |    7|   0|   12|          5|
    |r_1_reg_277                                         |   32|   0|   32|          0|
    |r_fu_102                                            |   32|   0|   32|          0|
    |r_load_reg_1389                                     |   32|   0|   32|          0|
    |reg_410                                             |   64|   0|   64|          0|
    |reg_417                                             |    9|   0|    9|          0|
    |reg_424                                             |   64|   0|   64|          0|
    |reg_433                                             |   64|   0|   64|          0|
    |reg_439                                             |   64|   0|   64|          0|
    |tmp_12_reg_1278                                     |    1|   0|    1|          0|
    |tmp_16_reg_1474                                     |    1|   0|    1|          0|
    |tmp_18_reg_1339                                     |    5|   0|    5|          0|
    |tmp_19_neg_reg_1521                                 |   64|   0|   64|          0|
    |tmp_20_reg_1541                                     |   64|   0|   64|          0|
    |tmp_21_reg_1506                                     |    1|   0|    1|          0|
    |tmp_23_reg_1526                                     |   64|   0|   64|          0|
    |tmp_24_reg_1531                                     |   64|   0|   64|          0|
    |tmp_31_reg_1346                                     |    5|   0|    5|          0|
    |tmp_45_reg_1379                                     |    1|   0|    1|          0|
    |tmp_4_reg_1334                                      |    9|   0|   64|         55|
    |tmp_5_reg_1358                                      |    1|   0|    1|          0|
    |tmp_64_reg_1494                                     |    1|   0|    1|          0|
    |tmp_65_reg_1395                                     |    5|   0|    5|          0|
    |tmp_69_reg_1554                                     |    5|   0|    5|          0|
    |tmp_77_reg_1478                                     |    5|   0|    5|          0|
    |tmp_8_reg_1296                                      |    1|   0|    1|          0|
    |w_3_to_int_reg_1489                                 |   64|   0|   64|          0|
    |w_4_reg_1372                                        |   64|   0|   64|          0|
    |wmax_1_reg_1384                                     |   64|   0|   64|          0|
    |wmax_reg_287                                        |   64|   0|   64|          0|
    |work_addr_1_reg_1559                                |    9|   0|    9|          0|
    |work_addr_2_reg_1418                                |    9|   0|    9|          0|
    |work_addr_3_reg_1424                                |    9|   0|    9|          0|
    |work_addr_4_reg_1573                                |    9|   0|    9|          0|
    |exitcond4_reg_1451                                  |    0|   1|    1|          0|
    |minver_a_addr_6_reg_1460                            |    0|   4|    4|          0|
    |r_1_reg_277                                         |    0|  32|   32|          0|
    |tmp_5_reg_1358                                      |    0|   1|    1|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               | 1371|  38| 1496|         87|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_start         |  in |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_done          | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_idle          | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_ready         | out |    1| ap_ctrl_hs | minver_minver_hwa | return value |
|ap_return        | out |   32| ap_ctrl_hs | minver_minver_hwa | return value |
|minver_a_Addr_A  | out |   32|    bram    |      minver_a     |     array    |
|minver_a_EN_A    | out |    1|    bram    |      minver_a     |     array    |
|minver_a_WEN_A   | out |    8|    bram    |      minver_a     |     array    |
|minver_a_Din_A   | out |   64|    bram    |      minver_a     |     array    |
|minver_a_Dout_A  |  in |   64|    bram    |      minver_a     |     array    |
|minver_a_Clk_A   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Rst_A   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Addr_B  | out |   32|    bram    |      minver_a     |     array    |
|minver_a_EN_B    | out |    1|    bram    |      minver_a     |     array    |
|minver_a_WEN_B   | out |    8|    bram    |      minver_a     |     array    |
|minver_a_Din_B   | out |   64|    bram    |      minver_a     |     array    |
|minver_a_Dout_B  |  in |   64|    bram    |      minver_a     |     array    |
|minver_a_Clk_B   | out |    1|    bram    |      minver_a     |     array    |
|minver_a_Rst_B   | out |    1|    bram    |      minver_a     |     array    |
|side             |  in |   32|   ap_none  |        side       |    scalar    |
|eps              |  in |   64|   ap_none  |        eps        |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

