
TheHammer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007af4  08007af4  00008af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b64  08007b64  000090f8  2**0
                  CONTENTS
  4 .ARM          00000000  08007b64  08007b64  000090f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b64  08007b64  000090f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b64  08007b64  00008b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b68  08007b68  00008b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08007b6c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d08  200000f8  08007c64  000090f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e00  08007c64  00009e00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000090f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f70  00000000  00000000  00009121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000310c  00000000  00000000  0001b091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  0001e1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c63  00000000  00000000  0001f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a205  00000000  00000000  0001fe03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152d0  00000000  00000000  0003a008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f5f  00000000  00000000  0004f2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0237  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046c4  00000000  00000000  000e027c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e4940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f8 	.word	0x200000f8
 8000128:	00000000 	.word	0x00000000
 800012c:	08007adc 	.word	0x08007adc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000fc 	.word	0x200000fc
 8000148:	08007adc 	.word	0x08007adc

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	@ 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2iz>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f0:	d215      	bcs.n	800091e <__aeabi_d2iz+0x36>
 80008f2:	d511      	bpl.n	8000918 <__aeabi_d2iz+0x30>
 80008f4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008fc:	d912      	bls.n	8000924 <__aeabi_d2iz+0x3c>
 80008fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000902:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000906:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	bf18      	it	ne
 8000914:	4240      	negne	r0, r0
 8000916:	4770      	bx	lr
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	4770      	bx	lr
 800091e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000922:	d105      	bne.n	8000930 <__aeabi_d2iz+0x48>
 8000924:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000928:	bf08      	it	eq
 800092a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800092e:	4770      	bx	lr
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <__aeabi_d2f>:
 8000938:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800093c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000940:	bf24      	itt	cs
 8000942:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000946:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800094a:	d90d      	bls.n	8000968 <__aeabi_d2f+0x30>
 800094c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000950:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000954:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000958:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800095c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000960:	bf08      	it	eq
 8000962:	f020 0001 	biceq.w	r0, r0, #1
 8000966:	4770      	bx	lr
 8000968:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800096c:	d121      	bne.n	80009b2 <__aeabi_d2f+0x7a>
 800096e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000972:	bfbc      	itt	lt
 8000974:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000978:	4770      	bxlt	lr
 800097a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000982:	f1c2 0218 	rsb	r2, r2, #24
 8000986:	f1c2 0c20 	rsb	ip, r2, #32
 800098a:	fa10 f30c 	lsls.w	r3, r0, ip
 800098e:	fa20 f002 	lsr.w	r0, r0, r2
 8000992:	bf18      	it	ne
 8000994:	f040 0001 	orrne.w	r0, r0, #1
 8000998:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009a0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009a4:	ea40 000c 	orr.w	r0, r0, ip
 80009a8:	fa23 f302 	lsr.w	r3, r3, r2
 80009ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009b0:	e7cc      	b.n	800094c <__aeabi_d2f+0x14>
 80009b2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009b6:	d107      	bne.n	80009c8 <__aeabi_d2f+0x90>
 80009b8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009bc:	bf1e      	ittt	ne
 80009be:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009c2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009c6:	4770      	bxne	lr
 80009c8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <__aeabi_frsub>:
 80009d8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009dc:	e002      	b.n	80009e4 <__addsf3>
 80009de:	bf00      	nop

080009e0 <__aeabi_fsub>:
 80009e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009e4 <__addsf3>:
 80009e4:	0042      	lsls	r2, r0, #1
 80009e6:	bf1f      	itttt	ne
 80009e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009ec:	ea92 0f03 	teqne	r2, r3
 80009f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009f8:	d06a      	beq.n	8000ad0 <__addsf3+0xec>
 80009fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a02:	bfc1      	itttt	gt
 8000a04:	18d2      	addgt	r2, r2, r3
 8000a06:	4041      	eorgt	r1, r0
 8000a08:	4048      	eorgt	r0, r1
 8000a0a:	4041      	eorgt	r1, r0
 8000a0c:	bfb8      	it	lt
 8000a0e:	425b      	neglt	r3, r3
 8000a10:	2b19      	cmp	r3, #25
 8000a12:	bf88      	it	hi
 8000a14:	4770      	bxhi	lr
 8000a16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a22:	bf18      	it	ne
 8000a24:	4240      	negne	r0, r0
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a32:	bf18      	it	ne
 8000a34:	4249      	negne	r1, r1
 8000a36:	ea92 0f03 	teq	r2, r3
 8000a3a:	d03f      	beq.n	8000abc <__addsf3+0xd8>
 8000a3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000a40:	fa41 fc03 	asr.w	ip, r1, r3
 8000a44:	eb10 000c 	adds.w	r0, r0, ip
 8000a48:	f1c3 0320 	rsb	r3, r3, #32
 8000a4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000a50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a54:	d502      	bpl.n	8000a5c <__addsf3+0x78>
 8000a56:	4249      	negs	r1, r1
 8000a58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a60:	d313      	bcc.n	8000a8a <__addsf3+0xa6>
 8000a62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a66:	d306      	bcc.n	8000a76 <__addsf3+0x92>
 8000a68:	0840      	lsrs	r0, r0, #1
 8000a6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a6e:	f102 0201 	add.w	r2, r2, #1
 8000a72:	2afe      	cmp	r2, #254	@ 0xfe
 8000a74:	d251      	bcs.n	8000b1a <__addsf3+0x136>
 8000a76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a7e:	bf08      	it	eq
 8000a80:	f020 0001 	biceq.w	r0, r0, #1
 8000a84:	ea40 0003 	orr.w	r0, r0, r3
 8000a88:	4770      	bx	lr
 8000a8a:	0049      	lsls	r1, r1, #1
 8000a8c:	eb40 0000 	adc.w	r0, r0, r0
 8000a90:	3a01      	subs	r2, #1
 8000a92:	bf28      	it	cs
 8000a94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a98:	d2ed      	bcs.n	8000a76 <__addsf3+0x92>
 8000a9a:	fab0 fc80 	clz	ip, r0
 8000a9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aa2:	ebb2 020c 	subs.w	r2, r2, ip
 8000aa6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000aaa:	bfaa      	itet	ge
 8000aac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ab0:	4252      	neglt	r2, r2
 8000ab2:	4318      	orrge	r0, r3
 8000ab4:	bfbc      	itt	lt
 8000ab6:	40d0      	lsrlt	r0, r2
 8000ab8:	4318      	orrlt	r0, r3
 8000aba:	4770      	bx	lr
 8000abc:	f092 0f00 	teq	r2, #0
 8000ac0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ac4:	bf06      	itte	eq
 8000ac6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000aca:	3201      	addeq	r2, #1
 8000acc:	3b01      	subne	r3, #1
 8000ace:	e7b5      	b.n	8000a3c <__addsf3+0x58>
 8000ad0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ad4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ad8:	bf18      	it	ne
 8000ada:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ade:	d021      	beq.n	8000b24 <__addsf3+0x140>
 8000ae0:	ea92 0f03 	teq	r2, r3
 8000ae4:	d004      	beq.n	8000af0 <__addsf3+0x10c>
 8000ae6:	f092 0f00 	teq	r2, #0
 8000aea:	bf08      	it	eq
 8000aec:	4608      	moveq	r0, r1
 8000aee:	4770      	bx	lr
 8000af0:	ea90 0f01 	teq	r0, r1
 8000af4:	bf1c      	itt	ne
 8000af6:	2000      	movne	r0, #0
 8000af8:	4770      	bxne	lr
 8000afa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000afe:	d104      	bne.n	8000b0a <__addsf3+0x126>
 8000b00:	0040      	lsls	r0, r0, #1
 8000b02:	bf28      	it	cs
 8000b04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b08:	4770      	bx	lr
 8000b0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b0e:	bf3c      	itt	cc
 8000b10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b14:	4770      	bxcc	lr
 8000b16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b22:	4770      	bx	lr
 8000b24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b28:	bf16      	itet	ne
 8000b2a:	4608      	movne	r0, r1
 8000b2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b30:	4601      	movne	r1, r0
 8000b32:	0242      	lsls	r2, r0, #9
 8000b34:	bf06      	itte	eq
 8000b36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b3a:	ea90 0f01 	teqeq	r0, r1
 8000b3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_ui2f>:
 8000b44:	f04f 0300 	mov.w	r3, #0
 8000b48:	e004      	b.n	8000b54 <__aeabi_i2f+0x8>
 8000b4a:	bf00      	nop

08000b4c <__aeabi_i2f>:
 8000b4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b50:	bf48      	it	mi
 8000b52:	4240      	negmi	r0, r0
 8000b54:	ea5f 0c00 	movs.w	ip, r0
 8000b58:	bf08      	it	eq
 8000b5a:	4770      	bxeq	lr
 8000b5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b60:	4601      	mov	r1, r0
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	e01c      	b.n	8000ba2 <__aeabi_l2f+0x2a>

08000b68 <__aeabi_ul2f>:
 8000b68:	ea50 0201 	orrs.w	r2, r0, r1
 8000b6c:	bf08      	it	eq
 8000b6e:	4770      	bxeq	lr
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	e00a      	b.n	8000b8c <__aeabi_l2f+0x14>
 8000b76:	bf00      	nop

08000b78 <__aeabi_l2f>:
 8000b78:	ea50 0201 	orrs.w	r2, r0, r1
 8000b7c:	bf08      	it	eq
 8000b7e:	4770      	bxeq	lr
 8000b80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b84:	d502      	bpl.n	8000b8c <__aeabi_l2f+0x14>
 8000b86:	4240      	negs	r0, r0
 8000b88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b8c:	ea5f 0c01 	movs.w	ip, r1
 8000b90:	bf02      	ittt	eq
 8000b92:	4684      	moveq	ip, r0
 8000b94:	4601      	moveq	r1, r0
 8000b96:	2000      	moveq	r0, #0
 8000b98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ba2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ba6:	fabc f28c 	clz	r2, ip
 8000baa:	3a08      	subs	r2, #8
 8000bac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bb0:	db10      	blt.n	8000bd4 <__aeabi_l2f+0x5c>
 8000bb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bb6:	4463      	add	r3, ip
 8000bb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bbc:	f1c2 0220 	rsb	r2, r2, #32
 8000bc0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000bc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc8:	eb43 0002 	adc.w	r0, r3, r2
 8000bcc:	bf08      	it	eq
 8000bce:	f020 0001 	biceq.w	r0, r0, #1
 8000bd2:	4770      	bx	lr
 8000bd4:	f102 0220 	add.w	r2, r2, #32
 8000bd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bdc:	f1c2 0220 	rsb	r2, r2, #32
 8000be0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000be4:	fa21 f202 	lsr.w	r2, r1, r2
 8000be8:	eb43 0002 	adc.w	r0, r3, r2
 8000bec:	bf08      	it	eq
 8000bee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_fmul>:
 8000bf4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bf8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c02:	ea92 0f0c 	teqne	r2, ip
 8000c06:	ea93 0f0c 	teqne	r3, ip
 8000c0a:	d06f      	beq.n	8000cec <__aeabi_fmul+0xf8>
 8000c0c:	441a      	add	r2, r3
 8000c0e:	ea80 0c01 	eor.w	ip, r0, r1
 8000c12:	0240      	lsls	r0, r0, #9
 8000c14:	bf18      	it	ne
 8000c16:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c1a:	d01e      	beq.n	8000c5a <__aeabi_fmul+0x66>
 8000c1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c20:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c24:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c28:	fba0 3101 	umull	r3, r1, r0, r1
 8000c2c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c30:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c34:	bf3e      	ittt	cc
 8000c36:	0049      	lslcc	r1, r1, #1
 8000c38:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c3c:	005b      	lslcc	r3, r3, #1
 8000c3e:	ea40 0001 	orr.w	r0, r0, r1
 8000c42:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c46:	2afd      	cmp	r2, #253	@ 0xfd
 8000c48:	d81d      	bhi.n	8000c86 <__aeabi_fmul+0x92>
 8000c4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c52:	bf08      	it	eq
 8000c54:	f020 0001 	biceq.w	r0, r0, #1
 8000c58:	4770      	bx	lr
 8000c5a:	f090 0f00 	teq	r0, #0
 8000c5e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c62:	bf08      	it	eq
 8000c64:	0249      	lsleq	r1, r1, #9
 8000c66:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c6a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c6e:	3a7f      	subs	r2, #127	@ 0x7f
 8000c70:	bfc2      	ittt	gt
 8000c72:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c76:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c7a:	4770      	bxgt	lr
 8000c7c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	3a01      	subs	r2, #1
 8000c86:	dc5d      	bgt.n	8000d44 <__aeabi_fmul+0x150>
 8000c88:	f112 0f19 	cmn.w	r2, #25
 8000c8c:	bfdc      	itt	le
 8000c8e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c92:	4770      	bxle	lr
 8000c94:	f1c2 0200 	rsb	r2, r2, #0
 8000c98:	0041      	lsls	r1, r0, #1
 8000c9a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c9e:	f1c2 0220 	rsb	r2, r2, #32
 8000ca2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000caa:	f140 0000 	adc.w	r0, r0, #0
 8000cae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cb2:	bf08      	it	eq
 8000cb4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb8:	4770      	bx	lr
 8000cba:	f092 0f00 	teq	r2, #0
 8000cbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cc2:	bf02      	ittt	eq
 8000cc4:	0040      	lsleq	r0, r0, #1
 8000cc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000cca:	3a01      	subeq	r2, #1
 8000ccc:	d0f9      	beq.n	8000cc2 <__aeabi_fmul+0xce>
 8000cce:	ea40 000c 	orr.w	r0, r0, ip
 8000cd2:	f093 0f00 	teq	r3, #0
 8000cd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cda:	bf02      	ittt	eq
 8000cdc:	0049      	lsleq	r1, r1, #1
 8000cde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ce2:	3b01      	subeq	r3, #1
 8000ce4:	d0f9      	beq.n	8000cda <__aeabi_fmul+0xe6>
 8000ce6:	ea41 010c 	orr.w	r1, r1, ip
 8000cea:	e78f      	b.n	8000c0c <__aeabi_fmul+0x18>
 8000cec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cf0:	ea92 0f0c 	teq	r2, ip
 8000cf4:	bf18      	it	ne
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d00a      	beq.n	8000d12 <__aeabi_fmul+0x11e>
 8000cfc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d00:	bf18      	it	ne
 8000d02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d06:	d1d8      	bne.n	8000cba <__aeabi_fmul+0xc6>
 8000d08:	ea80 0001 	eor.w	r0, r0, r1
 8000d0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f090 0f00 	teq	r0, #0
 8000d16:	bf17      	itett	ne
 8000d18:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d1c:	4608      	moveq	r0, r1
 8000d1e:	f091 0f00 	teqne	r1, #0
 8000d22:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d26:	d014      	beq.n	8000d52 <__aeabi_fmul+0x15e>
 8000d28:	ea92 0f0c 	teq	r2, ip
 8000d2c:	d101      	bne.n	8000d32 <__aeabi_fmul+0x13e>
 8000d2e:	0242      	lsls	r2, r0, #9
 8000d30:	d10f      	bne.n	8000d52 <__aeabi_fmul+0x15e>
 8000d32:	ea93 0f0c 	teq	r3, ip
 8000d36:	d103      	bne.n	8000d40 <__aeabi_fmul+0x14c>
 8000d38:	024b      	lsls	r3, r1, #9
 8000d3a:	bf18      	it	ne
 8000d3c:	4608      	movne	r0, r1
 8000d3e:	d108      	bne.n	8000d52 <__aeabi_fmul+0x15e>
 8000d40:	ea80 0001 	eor.w	r0, r0, r1
 8000d44:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d50:	4770      	bx	lr
 8000d52:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d56:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_fdiv>:
 8000d5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d64:	bf1e      	ittt	ne
 8000d66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d6a:	ea92 0f0c 	teqne	r2, ip
 8000d6e:	ea93 0f0c 	teqne	r3, ip
 8000d72:	d069      	beq.n	8000e48 <__aeabi_fdiv+0xec>
 8000d74:	eba2 0203 	sub.w	r2, r2, r3
 8000d78:	ea80 0c01 	eor.w	ip, r0, r1
 8000d7c:	0249      	lsls	r1, r1, #9
 8000d7e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d82:	d037      	beq.n	8000df4 <__aeabi_fdiv+0x98>
 8000d84:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d88:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d8c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d94:	428b      	cmp	r3, r1
 8000d96:	bf38      	it	cc
 8000d98:	005b      	lslcc	r3, r3, #1
 8000d9a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d9e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000da2:	428b      	cmp	r3, r1
 8000da4:	bf24      	itt	cs
 8000da6:	1a5b      	subcs	r3, r3, r1
 8000da8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000db0:	bf24      	itt	cs
 8000db2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000db6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000dbe:	bf24      	itt	cs
 8000dc0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000dc4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dc8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000dcc:	bf24      	itt	cs
 8000dce:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dd2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dd6:	011b      	lsls	r3, r3, #4
 8000dd8:	bf18      	it	ne
 8000dda:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000dde:	d1e0      	bne.n	8000da2 <__aeabi_fdiv+0x46>
 8000de0:	2afd      	cmp	r2, #253	@ 0xfd
 8000de2:	f63f af50 	bhi.w	8000c86 <__aeabi_fmul+0x92>
 8000de6:	428b      	cmp	r3, r1
 8000de8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dec:	bf08      	it	eq
 8000dee:	f020 0001 	biceq.w	r0, r0, #1
 8000df2:	4770      	bx	lr
 8000df4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfc:	327f      	adds	r2, #127	@ 0x7f
 8000dfe:	bfc2      	ittt	gt
 8000e00:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e04:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e08:	4770      	bxgt	lr
 8000e0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e0e:	f04f 0300 	mov.w	r3, #0
 8000e12:	3a01      	subs	r2, #1
 8000e14:	e737      	b.n	8000c86 <__aeabi_fmul+0x92>
 8000e16:	f092 0f00 	teq	r2, #0
 8000e1a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e1e:	bf02      	ittt	eq
 8000e20:	0040      	lsleq	r0, r0, #1
 8000e22:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e26:	3a01      	subeq	r2, #1
 8000e28:	d0f9      	beq.n	8000e1e <__aeabi_fdiv+0xc2>
 8000e2a:	ea40 000c 	orr.w	r0, r0, ip
 8000e2e:	f093 0f00 	teq	r3, #0
 8000e32:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e36:	bf02      	ittt	eq
 8000e38:	0049      	lsleq	r1, r1, #1
 8000e3a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e3e:	3b01      	subeq	r3, #1
 8000e40:	d0f9      	beq.n	8000e36 <__aeabi_fdiv+0xda>
 8000e42:	ea41 010c 	orr.w	r1, r1, ip
 8000e46:	e795      	b.n	8000d74 <__aeabi_fdiv+0x18>
 8000e48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e4c:	ea92 0f0c 	teq	r2, ip
 8000e50:	d108      	bne.n	8000e64 <__aeabi_fdiv+0x108>
 8000e52:	0242      	lsls	r2, r0, #9
 8000e54:	f47f af7d 	bne.w	8000d52 <__aeabi_fmul+0x15e>
 8000e58:	ea93 0f0c 	teq	r3, ip
 8000e5c:	f47f af70 	bne.w	8000d40 <__aeabi_fmul+0x14c>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e776      	b.n	8000d52 <__aeabi_fmul+0x15e>
 8000e64:	ea93 0f0c 	teq	r3, ip
 8000e68:	d104      	bne.n	8000e74 <__aeabi_fdiv+0x118>
 8000e6a:	024b      	lsls	r3, r1, #9
 8000e6c:	f43f af4c 	beq.w	8000d08 <__aeabi_fmul+0x114>
 8000e70:	4608      	mov	r0, r1
 8000e72:	e76e      	b.n	8000d52 <__aeabi_fmul+0x15e>
 8000e74:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e78:	bf18      	it	ne
 8000e7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e7e:	d1ca      	bne.n	8000e16 <__aeabi_fdiv+0xba>
 8000e80:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e84:	f47f af5c 	bne.w	8000d40 <__aeabi_fmul+0x14c>
 8000e88:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e8c:	f47f af3c 	bne.w	8000d08 <__aeabi_fmul+0x114>
 8000e90:	e75f      	b.n	8000d52 <__aeabi_fmul+0x15e>
 8000e92:	bf00      	nop

08000e94 <__gesf2>:
 8000e94:	f04f 3cff 	mov.w	ip, #4294967295
 8000e98:	e006      	b.n	8000ea8 <__cmpsf2+0x4>
 8000e9a:	bf00      	nop

08000e9c <__lesf2>:
 8000e9c:	f04f 0c01 	mov.w	ip, #1
 8000ea0:	e002      	b.n	8000ea8 <__cmpsf2+0x4>
 8000ea2:	bf00      	nop

08000ea4 <__cmpsf2>:
 8000ea4:	f04f 0c01 	mov.w	ip, #1
 8000ea8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000eac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000eb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000eb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eb8:	bf18      	it	ne
 8000eba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ebe:	d011      	beq.n	8000ee4 <__cmpsf2+0x40>
 8000ec0:	b001      	add	sp, #4
 8000ec2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ec6:	bf18      	it	ne
 8000ec8:	ea90 0f01 	teqne	r0, r1
 8000ecc:	bf58      	it	pl
 8000ece:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ed2:	bf88      	it	hi
 8000ed4:	17c8      	asrhi	r0, r1, #31
 8000ed6:	bf38      	it	cc
 8000ed8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000edc:	bf18      	it	ne
 8000ede:	f040 0001 	orrne.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ee8:	d102      	bne.n	8000ef0 <__cmpsf2+0x4c>
 8000eea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eee:	d105      	bne.n	8000efc <__cmpsf2+0x58>
 8000ef0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ef4:	d1e4      	bne.n	8000ec0 <__cmpsf2+0x1c>
 8000ef6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000efa:	d0e1      	beq.n	8000ec0 <__cmpsf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cfrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4608      	mov	r0, r1
 8000f08:	4661      	mov	r1, ip
 8000f0a:	e7ff      	b.n	8000f0c <__aeabi_cfcmpeq>

08000f0c <__aeabi_cfcmpeq>:
 8000f0c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f0e:	f7ff ffc9 	bl	8000ea4 <__cmpsf2>
 8000f12:	2800      	cmp	r0, #0
 8000f14:	bf48      	it	mi
 8000f16:	f110 0f00 	cmnmi.w	r0, #0
 8000f1a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f1c <__aeabi_fcmpeq>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff fff4 	bl	8000f0c <__aeabi_cfcmpeq>
 8000f24:	bf0c      	ite	eq
 8000f26:	2001      	moveq	r0, #1
 8000f28:	2000      	movne	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_fcmplt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffea 	bl	8000f0c <__aeabi_cfcmpeq>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_fcmple>:
 8000f44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f48:	f7ff ffe0 	bl	8000f0c <__aeabi_cfcmpeq>
 8000f4c:	bf94      	ite	ls
 8000f4e:	2001      	movls	r0, #1
 8000f50:	2000      	movhi	r0, #0
 8000f52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f56:	bf00      	nop

08000f58 <__aeabi_fcmpge>:
 8000f58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f5c:	f7ff ffd2 	bl	8000f04 <__aeabi_cfrcmple>
 8000f60:	bf94      	ite	ls
 8000f62:	2001      	movls	r0, #1
 8000f64:	2000      	movhi	r0, #0
 8000f66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6a:	bf00      	nop

08000f6c <__aeabi_fcmpgt>:
 8000f6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f70:	f7ff ffc8 	bl	8000f04 <__aeabi_cfrcmple>
 8000f74:	bf34      	ite	cc
 8000f76:	2001      	movcc	r0, #1
 8000f78:	2000      	movcs	r0, #0
 8000f7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f7e:	bf00      	nop

08000f80 <__aeabi_f2uiz>:
 8000f80:	0042      	lsls	r2, r0, #1
 8000f82:	d20e      	bcs.n	8000fa2 <__aeabi_f2uiz+0x22>
 8000f84:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f88:	d30b      	bcc.n	8000fa2 <__aeabi_f2uiz+0x22>
 8000f8a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f8e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f92:	d409      	bmi.n	8000fa8 <__aeabi_f2uiz+0x28>
 8000f94:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f9c:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa0:	4770      	bx	lr
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	4770      	bx	lr
 8000fa8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fac:	d101      	bne.n	8000fb2 <__aeabi_f2uiz+0x32>
 8000fae:	0242      	lsls	r2, r0, #9
 8000fb0:	d102      	bne.n	8000fb8 <__aeabi_f2uiz+0x38>
 8000fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb6:	4770      	bx	lr
 8000fb8:	f04f 0000 	mov.w	r0, #0
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc6:	f003 f835 	bl	8004034 <HAL_Init>

  /* USER CODE BEGIN Init */
  LED_Power_Init();
 8000fca:	f002 f98b 	bl	80032e4 <LED_Power_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fce:	f000 f86d 	bl	80010ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd2:	f000 fa8f 	bl	80014f4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000fd6:	f000 f8bf 	bl	8001158 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000fda:	f000 f939 	bl	8001250 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fde:	f000 f9b7 	bl	8001350 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fe2:	f000 fa09 	bl	80013f8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000fe6:	f000 fa5b 	bl	80014a0 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8000fea:	f000 f8f3 	bl	80011d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startBuff;
  HAL_UART_Receive_IT(&huart1, &startBuff, 1);
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4822      	ldr	r0, [pc, #136]	@ (8001080 <main+0xc0>)
 8000ff6:	f005 fee2 	bl	8006dbe <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000ffa:	2108      	movs	r1, #8
 8000ffc:	4821      	ldr	r0, [pc, #132]	@ (8001084 <main+0xc4>)
 8000ffe:	f004 fea9 	bl	8005d54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001002:	210c      	movs	r1, #12
 8001004:	481f      	ldr	r0, [pc, #124]	@ (8001084 <main+0xc4>)
 8001006:	f004 fea5 	bl	8005d54 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 800100a:	213c      	movs	r1, #60	@ 0x3c
 800100c:	481e      	ldr	r0, [pc, #120]	@ (8001088 <main+0xc8>)
 800100e:	f004 ffe5 	bl	8005fdc <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001012:	213c      	movs	r1, #60	@ 0x3c
 8001014:	481d      	ldr	r0, [pc, #116]	@ (800108c <main+0xcc>)
 8001016:	f004 ffe1 	bl	8005fdc <HAL_TIM_Encoder_Start_IT>

  // Initialize maze and set initial goal cells (center of 16x16 maze)
  Maze_Init(&maze);
 800101a:	481d      	ldr	r0, [pc, #116]	@ (8001090 <main+0xd0>)
 800101c:	f001 fbc9 	bl	80027b2 <Maze_Init>
  Set_Goal_Cell(&maze, 4);
 8001020:	2104      	movs	r1, #4
 8001022:	481b      	ldr	r0, [pc, #108]	@ (8001090 <main+0xd0>)
 8001024:	f001 f9ae 	bl	8002384 <Set_Goal_Cell>

  // Initialize mouse state to 0
  bzero(&mouse_state, sizeof(mouse_state_t));
 8001028:	4b1a      	ldr	r3, [pc, #104]	@ (8001094 <main+0xd4>)
 800102a:	4618      	mov	r0, r3
 800102c:	2320      	movs	r3, #32
 800102e:	461a      	mov	r2, r3
 8001030:	2100      	movs	r1, #0
 8001032:	f006 fcb9 	bl	80079a8 <memset>

  Clear_Profile(&forward_profile);
 8001036:	4818      	ldr	r0, [pc, #96]	@ (8001098 <main+0xd8>)
 8001038:	f001 ff4c 	bl	8002ed4 <Clear_Profile>
  Clear_Profile(&rotational_profile);
 800103c:	4817      	ldr	r0, [pc, #92]	@ (800109c <main+0xdc>)
 800103e:	f001 ff49 	bl	8002ed4 <Clear_Profile>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (armed) {
 8001042:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <main+0xe0>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d013      	beq.n	8001072 <main+0xb2>
		  adjust_steering = true;
 800104a:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <main+0xe4>)
 800104c:	2201      	movs	r2, #1
 800104e:	701a      	strb	r2, [r3, #0]
		  switch (mouse_mode) {
 8001050:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <main+0xe8>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b02      	cmp	r3, #2
 8001056:	d010      	beq.n	800107a <main+0xba>
 8001058:	2b02      	cmp	r3, #2
 800105a:	dcf2      	bgt.n	8001042 <main+0x82>
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <main+0xa4>
 8001060:	2b01      	cmp	r3, #1
			  case SEARCHING:
				  adjust_steering = true;
				  Search_Mode(&maze);
				  break;
			  case RACING:
				  break;
 8001062:	e00b      	b.n	800107c <main+0xbc>
				  adjust_steering = true;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <main+0xe4>)
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
				  Search_Mode(&maze);
 800106a:	4809      	ldr	r0, [pc, #36]	@ (8001090 <main+0xd0>)
 800106c:	f001 fbd0 	bl	8002810 <Search_Mode>
				  break;
 8001070:	e004      	b.n	800107c <main+0xbc>
		  }
	  }
	  else {
		  adjust_steering = false;
 8001072:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <main+0xe4>)
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
 8001078:	e7e3      	b.n	8001042 <main+0x82>
				  break;
 800107a:	bf00      	nop
	  if (armed) {
 800107c:	e7e1      	b.n	8001042 <main+0x82>
 800107e:	bf00      	nop
 8001080:	2000024c 	.word	0x2000024c
 8001084:	20000174 	.word	0x20000174
 8001088:	20000204 	.word	0x20000204
 800108c:	200001bc 	.word	0x200001bc
 8001090:	200002cc 	.word	0x200002cc
 8001094:	20000298 	.word	0x20000298
 8001098:	20000bfc 	.word	0x20000bfc
 800109c:	20000c20 	.word	0x20000c20
 80010a0:	200002c0 	.word	0x200002c0
 80010a4:	20000cab 	.word	0x20000cab
 80010a8:	20000bf8 	.word	0x20000bf8

080010ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b094      	sub	sp, #80	@ 0x50
 80010b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010b6:	2228      	movs	r2, #40	@ 0x28
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f006 fc74 	bl	80079a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010dc:	2302      	movs	r3, #2
 80010de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e4:	2310      	movs	r3, #16
 80010e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e8:	2302      	movs	r3, #2
 80010ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010f0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80010f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010fa:	4618      	mov	r0, r3
 80010fc:	f004 f806 	bl	800510c <HAL_RCC_OscConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001106:	f000 fad4 	bl	80016b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110a:	230f      	movs	r3, #15
 800110c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2101      	movs	r1, #1
 8001124:	4618      	mov	r0, r3
 8001126:	f004 fa73 	bl	8005610 <HAL_RCC_ClockConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001130:	f000 fabf 	bl	80016b2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001134:	2302      	movs	r3, #2
 8001136:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001138:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800113c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	4618      	mov	r0, r3
 8001142:	f004 fbf3 	bl	800592c <HAL_RCCEx_PeriphCLKConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800114c:	f000 fab1 	bl	80016b2 <Error_Handler>
  }
}
 8001150:	bf00      	nop
 8001152:	3750      	adds	r7, #80	@ 0x50
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <MX_ADC1_Init+0x74>)
 800116a:	4a19      	ldr	r2, [pc, #100]	@ (80011d0 <MX_ADC1_Init+0x78>)
 800116c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <MX_ADC1_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <MX_ADC1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <MX_ADC1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <MX_ADC1_Init+0x74>)
 8001182:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001186:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001188:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <MX_ADC1_Init+0x74>)
 800118a:	2200      	movs	r2, #0
 800118c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800118e:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <MX_ADC1_Init+0x74>)
 8001190:	2201      	movs	r2, #1
 8001192:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001194:	480d      	ldr	r0, [pc, #52]	@ (80011cc <MX_ADC1_Init+0x74>)
 8001196:	f002 ffd3 	bl	8004140 <HAL_ADC_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011a0:	f000 fa87 	bl	80016b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011a4:	2305      	movs	r3, #5
 80011a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <MX_ADC1_Init+0x74>)
 80011b6:	f003 fa87 	bl	80046c8 <HAL_ADC_ConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80011c0:	f000 fa77 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000114 	.word	0x20000114
 80011d0:	40012400 	.word	0x40012400

080011d4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011e4:	4b18      	ldr	r3, [pc, #96]	@ (8001248 <MX_ADC2_Init+0x74>)
 80011e6:	4a19      	ldr	r2, [pc, #100]	@ (800124c <MX_ADC2_Init+0x78>)
 80011e8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <MX_ADC2_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_ADC2_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <MX_ADC2_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <MX_ADC2_Init+0x74>)
 80011fe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001202:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <MX_ADC2_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <MX_ADC2_Init+0x74>)
 800120c:	2201      	movs	r2, #1
 800120e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001210:	480d      	ldr	r0, [pc, #52]	@ (8001248 <MX_ADC2_Init+0x74>)
 8001212:	f002 ff95 	bl	8004140 <HAL_ADC_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 800121c:	f000 fa49 	bl	80016b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001220:	2301      	movs	r3, #1
 8001222:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001224:	2301      	movs	r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_ADC2_Init+0x74>)
 8001232:	f003 fa49 	bl	80046c8 <HAL_ADC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 800123c:	f000 fa39 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000144 	.word	0x20000144
 800124c:	40012800 	.word	0x40012800

08001250 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08e      	sub	sp, #56	@ 0x38
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001256:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001264:	f107 0320 	add.w	r3, r7, #32
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
 800127c:	615a      	str	r2, [r3, #20]
 800127e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001280:	4b32      	ldr	r3, [pc, #200]	@ (800134c <MX_TIM2_Init+0xfc>)
 8001282:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001286:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001288:	4b30      	ldr	r3, [pc, #192]	@ (800134c <MX_TIM2_Init+0xfc>)
 800128a:	2200      	movs	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128e:	4b2f      	ldr	r3, [pc, #188]	@ (800134c <MX_TIM2_Init+0xfc>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2047;
 8001294:	4b2d      	ldr	r3, [pc, #180]	@ (800134c <MX_TIM2_Init+0xfc>)
 8001296:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800129a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b2b      	ldr	r3, [pc, #172]	@ (800134c <MX_TIM2_Init+0xfc>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012a2:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <MX_TIM2_Init+0xfc>)
 80012a4:	2280      	movs	r2, #128	@ 0x80
 80012a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a8:	4828      	ldr	r0, [pc, #160]	@ (800134c <MX_TIM2_Init+0xfc>)
 80012aa:	f004 fcab 	bl	8005c04 <HAL_TIM_Base_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80012b4:	f000 f9fd 	bl	80016b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4821      	ldr	r0, [pc, #132]	@ (800134c <MX_TIM2_Init+0xfc>)
 80012c6:	f005 f8e9 	bl	800649c <HAL_TIM_ConfigClockSource>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80012d0:	f000 f9ef 	bl	80016b2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012d4:	481d      	ldr	r0, [pc, #116]	@ (800134c <MX_TIM2_Init+0xfc>)
 80012d6:	f004 fce4 	bl	8005ca2 <HAL_TIM_PWM_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80012e0:	f000 f9e7 	bl	80016b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ec:	f107 0320 	add.w	r3, r7, #32
 80012f0:	4619      	mov	r1, r3
 80012f2:	4816      	ldr	r0, [pc, #88]	@ (800134c <MX_TIM2_Init+0xfc>)
 80012f4:	f005 fc6e 	bl	8006bd4 <HAL_TIMEx_MasterConfigSynchronization>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80012fe:	f000 f9d8 	bl	80016b2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001302:	2360      	movs	r3, #96	@ 0x60
 8001304:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2208      	movs	r2, #8
 8001316:	4619      	mov	r1, r3
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <MX_TIM2_Init+0xfc>)
 800131a:	f004 fffd 	bl	8006318 <HAL_TIM_PWM_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001324:	f000 f9c5 	bl	80016b2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	220c      	movs	r2, #12
 800132c:	4619      	mov	r1, r3
 800132e:	4807      	ldr	r0, [pc, #28]	@ (800134c <MX_TIM2_Init+0xfc>)
 8001330:	f004 fff2 	bl	8006318 <HAL_TIM_PWM_ConfigChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800133a:	f000 f9ba 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800133e:	4803      	ldr	r0, [pc, #12]	@ (800134c <MX_TIM2_Init+0xfc>)
 8001340:	f002 fd36 	bl	8003db0 <HAL_TIM_MspPostInit>

}
 8001344:	bf00      	nop
 8001346:	3738      	adds	r7, #56	@ 0x38
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000174 	.word	0x20000174

08001350 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08c      	sub	sp, #48	@ 0x30
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	2224      	movs	r2, #36	@ 0x24
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f006 fb22 	bl	80079a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 800136e:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <MX_TIM3_Init+0xa4>)
 8001370:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001372:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 8001374:	2200      	movs	r2, #0
 8001376:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001378:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 8001380:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001384:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138c:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 800138e:	2200      	movs	r2, #0
 8001390:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001392:	2303      	movs	r3, #3
 8001394:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001396:	2302      	movs	r3, #2
 8001398:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800139a:	2301      	movs	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80013a6:	2302      	movs	r3, #2
 80013a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013aa:	2301      	movs	r3, #1
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	4619      	mov	r1, r3
 80013bc:	480c      	ldr	r0, [pc, #48]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 80013be:	f004 fd6b 	bl	8005e98 <HAL_TIM_Encoder_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80013c8:	f000 f973 	bl	80016b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013cc:	2300      	movs	r3, #0
 80013ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_TIM3_Init+0xa0>)
 80013da:	f005 fbfb 	bl	8006bd4 <HAL_TIMEx_MasterConfigSynchronization>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80013e4:	f000 f965 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	3730      	adds	r7, #48	@ 0x30
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200001bc 	.word	0x200001bc
 80013f4:	40000400 	.word	0x40000400

080013f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08c      	sub	sp, #48	@ 0x30
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	2224      	movs	r2, #36	@ 0x24
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f006 face 	bl	80079a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001414:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001416:	4a21      	ldr	r2, [pc, #132]	@ (800149c <MX_TIM4_Init+0xa4>)
 8001418:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800141a:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <MX_TIM4_Init+0xa0>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001420:	4b1d      	ldr	r3, [pc, #116]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001426:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001428:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800142c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142e:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800143a:	2303      	movs	r3, #3
 800143c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800143e:	2302      	movs	r3, #2
 8001440:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001442:	2301      	movs	r3, #1
 8001444:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800144e:	2302      	movs	r3, #2
 8001450:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001452:	2301      	movs	r3, #1
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001466:	f004 fd17 	bl	8005e98 <HAL_TIM_Encoder_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001470:	f000 f91f 	bl	80016b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4619      	mov	r1, r3
 8001480:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_TIM4_Init+0xa0>)
 8001482:	f005 fba7 	bl	8006bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800148c:	f000 f911 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	3730      	adds	r7, #48	@ 0x30
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000204 	.word	0x20000204
 800149c:	40000800 	.word	0x40000800

080014a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014a4:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014a6:	4a12      	ldr	r2, [pc, #72]	@ (80014f0 <MX_USART1_UART_Init+0x50>)
 80014a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014ac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b0e      	ldr	r3, [pc, #56]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014be:	4b0b      	ldr	r3, [pc, #44]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b09      	ldr	r3, [pc, #36]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b08      	ldr	r3, [pc, #32]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014d6:	4805      	ldr	r0, [pc, #20]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014d8:	f005 fbec 	bl	8006cb4 <HAL_UART_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014e2:	f000 f8e6 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	2000024c 	.word	0x2000024c
 80014f0:	40013800 	.word	0x40013800

080014f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001508:	4b51      	ldr	r3, [pc, #324]	@ (8001650 <MX_GPIO_Init+0x15c>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	4a50      	ldr	r2, [pc, #320]	@ (8001650 <MX_GPIO_Init+0x15c>)
 800150e:	f043 0310 	orr.w	r3, r3, #16
 8001512:	6193      	str	r3, [r2, #24]
 8001514:	4b4e      	ldr	r3, [pc, #312]	@ (8001650 <MX_GPIO_Init+0x15c>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001520:	4b4b      	ldr	r3, [pc, #300]	@ (8001650 <MX_GPIO_Init+0x15c>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	4a4a      	ldr	r2, [pc, #296]	@ (8001650 <MX_GPIO_Init+0x15c>)
 8001526:	f043 0304 	orr.w	r3, r3, #4
 800152a:	6193      	str	r3, [r2, #24]
 800152c:	4b48      	ldr	r3, [pc, #288]	@ (8001650 <MX_GPIO_Init+0x15c>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	4b45      	ldr	r3, [pc, #276]	@ (8001650 <MX_GPIO_Init+0x15c>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a44      	ldr	r2, [pc, #272]	@ (8001650 <MX_GPIO_Init+0x15c>)
 800153e:	f043 0308 	orr.w	r3, r3, #8
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b42      	ldr	r3, [pc, #264]	@ (8001650 <MX_GPIO_Init+0x15c>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Power_GPIO_Port, LED_Power_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001556:	483f      	ldr	r0, [pc, #252]	@ (8001654 <MX_GPIO_Init+0x160>)
 8001558:	f003 fd8e 	bl	8005078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EMIT_L_Pin|EMIT_R_Pin|EMIT_FR_Pin|MR_FWD_Pin
 800155c:	2200      	movs	r2, #0
 800155e:	f64f 5120 	movw	r1, #64800	@ 0xfd20
 8001562:	483d      	ldr	r0, [pc, #244]	@ (8001658 <MX_GPIO_Init+0x164>)
 8001564:	f003 fd88 	bl	8005078 <HAL_GPIO_WritePin>
                          |ML_FWD_Pin|MR_BWD_Pin|EMIT_FL_Pin|BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800156e:	483b      	ldr	r0, [pc, #236]	@ (800165c <MX_GPIO_Init+0x168>)
 8001570:	f003 fd82 	bl	8005078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Red_Pin|LED_Blue_Pin|LED_Green_Pin, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 800157a:	4838      	ldr	r0, [pc, #224]	@ (800165c <MX_GPIO_Init+0x168>)
 800157c:	f003 fd7c 	bl	8005078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Power_Pin */
  GPIO_InitStruct.Pin = LED_Power_Pin;
 8001580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001584:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001586:	2301      	movs	r3, #1
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2302      	movs	r3, #2
 8001590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_Power_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	4619      	mov	r1, r3
 8001598:	482e      	ldr	r0, [pc, #184]	@ (8001654 <MX_GPIO_Init+0x160>)
 800159a:	f003 fbe9 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : RACE_SW2_Pin */
  GPIO_InitStruct.Pin = RACE_SW2_Pin;
 800159e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <MX_GPIO_Init+0x16c>)
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RACE_SW2_GPIO_Port, &GPIO_InitStruct);
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	4619      	mov	r1, r3
 80015b2:	4828      	ldr	r0, [pc, #160]	@ (8001654 <MX_GPIO_Init+0x160>)
 80015b4:	f003 fbdc 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_L_Pin EMIT_R_Pin EMIT_FR_Pin MR_FWD_Pin
                           ML_FWD_Pin MR_BWD_Pin EMIT_FL_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = EMIT_L_Pin|EMIT_R_Pin|EMIT_FR_Pin|MR_FWD_Pin
 80015b8:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 80015bc:	613b      	str	r3, [r7, #16]
                          |ML_FWD_Pin|MR_BWD_Pin|EMIT_FL_Pin|BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2301      	movs	r3, #1
 80015c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2302      	movs	r3, #2
 80015c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	4619      	mov	r1, r3
 80015d0:	4821      	ldr	r0, [pc, #132]	@ (8001658 <MX_GPIO_Init+0x164>)
 80015d2:	f003 fbcd 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ML_BWD_Pin LED_Red_Pin LED_Blue_Pin LED_Green_Pin */
  GPIO_InitStruct.Pin = ML_BWD_Pin|LED_Red_Pin|LED_Blue_Pin|LED_Green_Pin;
 80015d6:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 80015da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015dc:	2301      	movs	r3, #1
 80015de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e4:	2302      	movs	r3, #2
 80015e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4619      	mov	r1, r3
 80015ee:	481b      	ldr	r0, [pc, #108]	@ (800165c <MX_GPIO_Init+0x168>)
 80015f0:	f003 fbbe 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARM_SW1_Pin */
  GPIO_InitStruct.Pin = ARM_SW1_Pin;
 80015f4:	2310      	movs	r3, #16
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <MX_GPIO_Init+0x16c>)
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ARM_SW1_GPIO_Port, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	4814      	ldr	r0, [pc, #80]	@ (8001658 <MX_GPIO_Init+0x164>)
 8001608:	f003 fbb2 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LOADMAZE_SW3_Pin */
  GPIO_InitStruct.Pin = LOADMAZE_SW3_Pin;
 800160c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001610:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LOADMAZE_SW3_GPIO_Port, &GPIO_InitStruct);
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4619      	mov	r1, r3
 8001620:	480d      	ldr	r0, [pc, #52]	@ (8001658 <MX_GPIO_Init+0x164>)
 8001622:	f003 fba5 	bl	8004d70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	210f      	movs	r1, #15
 800162a:	200a      	movs	r0, #10
 800162c:	f003 fab7 	bl	8004b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001630:	200a      	movs	r0, #10
 8001632:	f003 fad0 	bl	8004bd6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	210f      	movs	r1, #15
 800163a:	2028      	movs	r0, #40	@ 0x28
 800163c:	f003 faaf 	bl	8004b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001640:	2028      	movs	r0, #40	@ 0x28
 8001642:	f003 fac8 	bl	8004bd6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001646:	bf00      	nop
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000
 8001654:	40011000 	.word	0x40011000
 8001658:	40010c00 	.word	0x40010c00
 800165c:	40010800 	.word	0x40010800
 8001660:	10210000 	.word	0x10210000

08001664 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ARM_SW1_Pin) {       // Set to arm mode
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	2b10      	cmp	r3, #16
 8001672:	d102      	bne.n	800167a <HAL_GPIO_EXTI_Callback+0x16>
		ARM_Button();
 8001674:	f001 fec6 	bl	8003404 <ARM_Button>
		RACE_Button();
	}
	else if (GPIO_Pin == LOADMAZE_SW3_Pin) { // Load maze from memory into maze struct
		LOADMAZE_Button();
	}
}
 8001678:	e00c      	b.n	8001694 <HAL_GPIO_EXTI_Callback+0x30>
	else if (GPIO_Pin == RACE_SW2_Pin) { // Set to race mode
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001680:	d102      	bne.n	8001688 <HAL_GPIO_EXTI_Callback+0x24>
		RACE_Button();
 8001682:	f001 fedb 	bl	800343c <RACE_Button>
}
 8001686:	e005      	b.n	8001694 <HAL_GPIO_EXTI_Callback+0x30>
	else if (GPIO_Pin == LOADMAZE_SW3_Pin) { // Load maze from memory into maze struct
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800168e:	d101      	bne.n	8001694 <HAL_GPIO_EXTI_Callback+0x30>
		LOADMAZE_Button();
 8001690:	f001 feee 	bl	8003470 <LOADMAZE_Button>
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	UART_Receive_Callback(huart);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 f8cb 	bl	8001840 <UART_Receive_Callback>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b2:	b480      	push	{r7}
 80016b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b6:	b672      	cpsid	i
}
 80016b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016ba:	bf00      	nop
 80016bc:	e7fd      	b.n	80016ba <Error_Handler+0x8>
	...

080016c0 <Parse_Receive_Data>:
#define READ_BATT   0b0010  // READ BATTERY: Read battery voltage.
#define PULSE_BUZZ  0b0011  // PULSE BUZZER: Play a short noise from the buzzer.
#define START_RUN   0b0100  // START RUN: Start a maze run. For testing purposes only.
#define PAIRED      0b0101  // PAIRED: Send OK response to verify received.

void Parse_Receive_Data(uint8_t rxBuff) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
	uint8_t command = (rxBuff & 0xF0) >> 4;   // Isolate command code
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	73fb      	strb	r3, [r7, #15]
	uint8_t data    = (rxBuff & 0x0F);        // Isolate other data (not used currently)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	73bb      	strb	r3, [r7, #14]
	(void) data;                              // Temporary to remove warning for unused variable

	switch(command) {
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b07      	cmp	r3, #7
 80016dc:	d837      	bhi.n	800174e <Parse_Receive_Data+0x8e>
 80016de:	a201      	add	r2, pc, #4	@ (adr r2, 80016e4 <Parse_Receive_Data+0x24>)
 80016e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e4:	08001705 	.word	0x08001705
 80016e8:	08001723 	.word	0x08001723
 80016ec:	08001733 	.word	0x08001733
 80016f0:	0800173f 	.word	0x0800173f
 80016f4:	08001747 	.word	0x08001747
 80016f8:	0800174f 	.word	0x0800174f
 80016fc:	0800174f 	.word	0x0800174f
 8001700:	0800172b 	.word	0x0800172b
		case SET_MODE:
			debugMode = (debugMode + 1) % 2;
 8001704:	4b14      	ldr	r3, [pc, #80]	@ (8001758 <Parse_Receive_Data+0x98>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	f003 0301 	and.w	r3, r3, #1
 8001710:	bfb8      	it	lt
 8001712:	425b      	neglt	r3, r3
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <Parse_Receive_Data+0x98>)
 8001718:	701a      	strb	r2, [r3, #0]
			debugCounter = 0;
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <Parse_Receive_Data+0x9c>)
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
			break;
 8001720:	e016      	b.n	8001750 <Parse_Receive_Data+0x90>
		case HALT_RUN:
			armed = false;
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <Parse_Receive_Data+0xa0>)
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
			break;
 8001728:	e012      	b.n	8001750 <Parse_Receive_Data+0x90>
		case RESUME_RUN:
			HALTED = 0;
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <Parse_Receive_Data+0xa4>)
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
			break;
 8001730:	e00e      	b.n	8001750 <Parse_Receive_Data+0x90>
		case READ_BATT:
			HAL_UART_Transmit_IT(&huart1, (uint8_t*)&(mouse_state.battery_voltage), sizeof(double));
 8001732:	2208      	movs	r2, #8
 8001734:	490c      	ldr	r1, [pc, #48]	@ (8001768 <Parse_Receive_Data+0xa8>)
 8001736:	480d      	ldr	r0, [pc, #52]	@ (800176c <Parse_Receive_Data+0xac>)
 8001738:	f005 fb0c 	bl	8006d54 <HAL_UART_Transmit_IT>
			break;
 800173c:	e008      	b.n	8001750 <Parse_Receive_Data+0x90>
		case PULSE_BUZZ:
			Pulse_Buzzer(100);
 800173e:	2064      	movs	r0, #100	@ 0x64
 8001740:	f001 fddc 	bl	80032fc <Pulse_Buzzer>
			break;
 8001744:	e004      	b.n	8001750 <Parse_Receive_Data+0x90>
		case START_RUN:
			armed = true;
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <Parse_Receive_Data+0xa0>)
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
			break;
 800174c:	e000      	b.n	8001750 <Parse_Receive_Data+0x90>
		case PAIRED:
			break;
		default:
			break;
 800174e:	bf00      	nop
	}
}
 8001750:	bf00      	nop
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200002b8 	.word	0x200002b8
 800175c:	200002b9 	.word	0x200002b9
 8001760:	200002c0 	.word	0x200002c0
 8001764:	20000c64 	.word	0x20000c64
 8001768:	200002b0 	.word	0x200002b0
 800176c:	2000024c 	.word	0x2000024c

08001770 <Create_Byte_Stream>:

void Create_Byte_Stream(uint8_t txData[PACKET_SIZE]) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	bzero(txData, PACKET_SIZE);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	461a      	mov	r2, r3
 800177c:	2300      	movs	r3, #0
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	6053      	str	r3, [r2, #4]
 8001782:	6093      	str	r3, [r2, #8]
 8001784:	60d3      	str	r3, [r2, #12]
 8001786:	6113      	str	r3, [r2, #16]
 8001788:	6153      	str	r3, [r2, #20]
 800178a:	6193      	str	r3, [r2, #24]

	memcpy(txData, "Debug", 5);
 800178c:	2205      	movs	r2, #5
 800178e:	4922      	ldr	r1, [pc, #136]	@ (8001818 <Create_Byte_Stream+0xa8>)
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f006 f94d 	bl	8007a30 <memcpy>
	memcpy(txData + 5, &mouse_state.current_cell, sizeof(uint8_t));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3305      	adds	r3, #5
 800179a:	4a20      	ldr	r2, [pc, #128]	@ (800181c <Create_Byte_Stream+0xac>)
 800179c:	7812      	ldrb	r2, [r2, #0]
 800179e:	701a      	strb	r2, [r3, #0]
	memcpy(txData + 6, &mouse_state.rpm.left_rpm, sizeof(uint16_t));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3306      	adds	r3, #6
 80017a4:	4a1d      	ldr	r2, [pc, #116]	@ (800181c <Create_Byte_Stream+0xac>)
 80017a6:	8892      	ldrh	r2, [r2, #4]
 80017a8:	801a      	strh	r2, [r3, #0]
	memcpy(txData + 8, &mouse_state.rpm.right_rpm, sizeof(uint16_t));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3308      	adds	r3, #8
 80017ae:	4a1b      	ldr	r2, [pc, #108]	@ (800181c <Create_Byte_Stream+0xac>)
 80017b0:	88d2      	ldrh	r2, [r2, #6]
 80017b2:	801a      	strh	r2, [r3, #0]
	memcpy(txData + 10, &mouse_state.mouse_direction, sizeof(uint8_t));
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	330a      	adds	r3, #10
 80017b8:	4a18      	ldr	r2, [pc, #96]	@ (800181c <Create_Byte_Stream+0xac>)
 80017ba:	78d2      	ldrb	r2, [r2, #3]
 80017bc:	701a      	strb	r2, [r3, #0]
	memset(txData + 11, ((mouse_state.mouse_position[0] << 4) | mouse_state.mouse_position[1]), sizeof(uint8_t));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f103 000b 	add.w	r0, r3, #11
 80017c4:	4b15      	ldr	r3, [pc, #84]	@ (800181c <Create_Byte_Stream+0xac>)
 80017c6:	785b      	ldrb	r3, [r3, #1]
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	4a14      	ldr	r2, [pc, #80]	@ (800181c <Create_Byte_Stream+0xac>)
 80017cc:	7892      	ldrb	r2, [r2, #2]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	2201      	movs	r2, #1
 80017d2:	4619      	mov	r1, r3
 80017d4:	f006 f8e8 	bl	80079a8 <memset>
	memcpy(txData + 12, &mouse_state.battery_voltage, sizeof(double));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f103 010c 	add.w	r1, r3, #12
 80017de:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <Create_Byte_Stream+0xac>)
 80017e0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80017e4:	600a      	str	r2, [r1, #0]
 80017e6:	604b      	str	r3, [r1, #4]
	memcpy(txData + 20, &mouse_state.raw.front_left, sizeof(uint16_t));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3314      	adds	r3, #20
 80017ec:	4a0b      	ldr	r2, [pc, #44]	@ (800181c <Create_Byte_Stream+0xac>)
 80017ee:	8912      	ldrh	r2, [r2, #8]
 80017f0:	801a      	strh	r2, [r3, #0]
	memcpy(txData + 22, &mouse_state.raw.left, sizeof(uint16_t));
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3316      	adds	r3, #22
 80017f6:	4a09      	ldr	r2, [pc, #36]	@ (800181c <Create_Byte_Stream+0xac>)
 80017f8:	8952      	ldrh	r2, [r2, #10]
 80017fa:	801a      	strh	r2, [r3, #0]
	memcpy(txData + 24, &mouse_state.raw.right, sizeof(uint16_t));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3318      	adds	r3, #24
 8001800:	4a06      	ldr	r2, [pc, #24]	@ (800181c <Create_Byte_Stream+0xac>)
 8001802:	8992      	ldrh	r2, [r2, #12]
 8001804:	801a      	strh	r2, [r3, #0]
	memcpy(txData + 26, &mouse_state.raw.front_right, sizeof(uint16_t));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	331a      	adds	r3, #26
 800180a:	4a04      	ldr	r2, [pc, #16]	@ (800181c <Create_Byte_Stream+0xac>)
 800180c:	89d2      	ldrh	r2, [r2, #14]
 800180e:	801a      	strh	r2, [r3, #0]
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	08007af4 	.word	0x08007af4
 800181c:	20000298 	.word	0x20000298

08001820 <Debug_Packet_Send>:

// When mouse in debug mode transmit above data.
//  Also transmit start identifier "Debug". This totals to 28 bytes of data transmitted every 50 ms.
void Debug_Packet_Send() {
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	Create_Byte_Stream(txDebug);                                  // Create byte stream
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <Debug_Packet_Send+0x18>)
 8001826:	f7ff ffa3 	bl	8001770 <Create_Byte_Stream>
	HAL_UART_Transmit_IT(&huart1, txDebug, sizeof(txDebug));      // Transmit data
 800182a:	221c      	movs	r2, #28
 800182c:	4902      	ldr	r1, [pc, #8]	@ (8001838 <Debug_Packet_Send+0x18>)
 800182e:	4803      	ldr	r0, [pc, #12]	@ (800183c <Debug_Packet_Send+0x1c>)
 8001830:	f005 fa90 	bl	8006d54 <HAL_UART_Transmit_IT>
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000c48 	.word	0x20000c48
 800183c:	2000024c 	.word	0x2000024c

08001840 <UART_Receive_Callback>:

void UART_Receive_Callback(UART_HandleTypeDef *huart) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a0a      	ldr	r2, [pc, #40]	@ (8001878 <UART_Receive_Callback+0x38>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d10e      	bne.n	8001870 <UART_Receive_Callback+0x30>
		Parse_Receive_Data(rxData);
 8001852:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <UART_Receive_Callback+0x3c>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ff32 	bl	80016c0 <Parse_Receive_Data>
		HAL_UART_Transmit_IT(&huart1, &txData, sizeof(txData));      // Transmit response ACK (0xFF)                          // Parse incoming command
 800185c:	2201      	movs	r2, #1
 800185e:	4908      	ldr	r1, [pc, #32]	@ (8001880 <UART_Receive_Callback+0x40>)
 8001860:	4808      	ldr	r0, [pc, #32]	@ (8001884 <UART_Receive_Callback+0x44>)
 8001862:	f005 fa77 	bl	8006d54 <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart1, &rxData, sizeof(rxData));       // Receive incoming command
 8001866:	2201      	movs	r2, #1
 8001868:	4904      	ldr	r1, [pc, #16]	@ (800187c <UART_Receive_Callback+0x3c>)
 800186a:	4806      	ldr	r0, [pc, #24]	@ (8001884 <UART_Receive_Callback+0x44>)
 800186c:	f005 faa7 	bl	8006dbe <HAL_UART_Receive_IT>
	}
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40013800 	.word	0x40013800
 800187c:	20000c44 	.word	0x20000c44
 8001880:	20000000 	.word	0x20000000
 8001884:	2000024c 	.word	0x2000024c

08001888 <HAL_TIM_IC_CaptureCallback>:
float mouse_position = 0;

uint32_t last_calculated_time[2] = { 0, 0 }; // { last calculated time left, last calculated time right }
uint32_t last_tick_count[2] = { 0, 0 };

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	uint16_t current_count = __HAL_TIM_GET_COUNTER(htim);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001896:	81fb      	strh	r3, [r7, #14]
	if (htim == &htim4) { // Motor right
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a14      	ldr	r2, [pc, #80]	@ (80018ec <HAL_TIM_IC_CaptureCallback+0x64>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d10d      	bne.n	80018bc <HAL_TIM_IC_CaptureCallback+0x34>
		objective_R -= (int16_t)(current_count - counter_R);
 80018a0:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <HAL_TIM_IC_CaptureCallback+0x68>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a13      	ldr	r2, [pc, #76]	@ (80018f4 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80018a6:	8812      	ldrh	r2, [r2, #0]
 80018a8:	89f9      	ldrh	r1, [r7, #14]
 80018aa:	1a8a      	subs	r2, r1, r2
 80018ac:	b292      	uxth	r2, r2
 80018ae:	b212      	sxth	r2, r2
 80018b0:	1a9b      	subs	r3, r3, r2
 80018b2:	4a0f      	ldr	r2, [pc, #60]	@ (80018f0 <HAL_TIM_IC_CaptureCallback+0x68>)
 80018b4:	6013      	str	r3, [r2, #0]
		counter_R = current_count;
 80018b6:	4a0f      	ldr	r2, [pc, #60]	@ (80018f4 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80018b8:	89fb      	ldrh	r3, [r7, #14]
 80018ba:	8013      	strh	r3, [r2, #0]
	}
	if (htim == &htim3) { // Motor left
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a0e      	ldr	r2, [pc, #56]	@ (80018f8 <HAL_TIM_IC_CaptureCallback+0x70>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d10d      	bne.n	80018e0 <HAL_TIM_IC_CaptureCallback+0x58>
		objective_L -= (int16_t)(current_count - counter_L);
 80018c4:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <HAL_TIM_IC_CaptureCallback+0x74>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001900 <HAL_TIM_IC_CaptureCallback+0x78>)
 80018ca:	8812      	ldrh	r2, [r2, #0]
 80018cc:	89f9      	ldrh	r1, [r7, #14]
 80018ce:	1a8a      	subs	r2, r1, r2
 80018d0:	b292      	uxth	r2, r2
 80018d2:	b212      	sxth	r2, r2
 80018d4:	1a9b      	subs	r3, r3, r2
 80018d6:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <HAL_TIM_IC_CaptureCallback+0x74>)
 80018d8:	6013      	str	r3, [r2, #0]
		counter_L = current_count;
 80018da:	4a09      	ldr	r2, [pc, #36]	@ (8001900 <HAL_TIM_IC_CaptureCallback+0x78>)
 80018dc:	89fb      	ldrh	r3, [r7, #14]
 80018de:	8013      	strh	r3, [r2, #0]
	}
}
 80018e0:	bf00      	nop
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000204 	.word	0x20000204
 80018f0:	200002c8 	.word	0x200002c8
 80018f4:	20000c68 	.word	0x20000c68
 80018f8:	200001bc 	.word	0x200001bc
 80018fc:	200002c4 	.word	0x200002c4
 8001900:	20000c66 	.word	0x20000c66

08001904 <Calculate_RPM>:

// LIKELY WILL HAVE TO CHANGE
uint16_t Calculate_RPM(int32_t current_ticks, uint8_t motor) {
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	70fb      	strb	r3, [r7, #3]
	uint32_t time_difference = global_time - last_calculated_time[motor];
 8001910:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <Calculate_RPM+0x90>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	4920      	ldr	r1, [pc, #128]	@ (8001998 <Calculate_RPM+0x94>)
 8001918:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	60fb      	str	r3, [r7, #12]
	last_calculated_time[motor] = global_time;
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	4a1c      	ldr	r2, [pc, #112]	@ (8001994 <Calculate_RPM+0x90>)
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	491c      	ldr	r1, [pc, #112]	@ (8001998 <Calculate_RPM+0x94>)
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	int32_t tick_difference = abs(current_ticks - last_tick_count[motor]);
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	78fb      	ldrb	r3, [r7, #3]
 8001930:	491a      	ldr	r1, [pc, #104]	@ (800199c <Calculate_RPM+0x98>)
 8001932:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	bfb8      	it	lt
 800193c:	425b      	neglt	r3, r3
 800193e:	60bb      	str	r3, [r7, #8]
	last_tick_count[motor] = current_ticks;
 8001940:	78fb      	ldrb	r3, [r7, #3]
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4915      	ldr	r1, [pc, #84]	@ (800199c <Calculate_RPM+0x98>)
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return ((MS_PER_SEC * SEC_PER_MIN * tick_difference) / (TICKS_PER_ROTATION * time_difference));
 800194a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800194e:	223c      	movs	r2, #60	@ 0x3c
 8001950:	fb02 f303 	mul.w	r3, r2, r3
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	fb02 f303 	mul.w	r3, r2, r3
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff f8f6 	bl	8000b4c <__aeabi_i2f>
 8001960:	4604      	mov	r4, r0
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f7ff f8ee 	bl	8000b44 <__aeabi_ui2f>
 8001968:	4603      	mov	r3, r0
 800196a:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <Calculate_RPM+0x9c>)
 800196c:	4611      	mov	r1, r2
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff f940 	bl	8000bf4 <__aeabi_fmul>
 8001974:	4603      	mov	r3, r0
 8001976:	4619      	mov	r1, r3
 8001978:	4620      	mov	r0, r4
 800197a:	f7ff f9ef 	bl	8000d5c <__aeabi_fdiv>
 800197e:	4603      	mov	r3, r0
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fafd 	bl	8000f80 <__aeabi_f2uiz>
 8001986:	4603      	mov	r3, r0
 8001988:	b29b      	uxth	r3, r3
}
 800198a:	4618      	mov	r0, r3
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bd90      	pop	{r4, r7, pc}
 8001992:	bf00      	nop
 8001994:	200002bc 	.word	0x200002bc
 8001998:	20000c7c 	.word	0x20000c7c
 800199c:	20000c84 	.word	0x20000c84
 80019a0:	43b328f6 	.word	0x43b328f6

080019a4 <Update_Encoders>:

void Update_Encoders() {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
	int32_t delta_tick_right = objective_R;
 80019aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001a60 <Update_Encoders+0xbc>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	60fb      	str	r3, [r7, #12]
	int32_t delta_tick_left = objective_L;
 80019b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a64 <Update_Encoders+0xc0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60bb      	str	r3, [r7, #8]
	objective_R = 0;
 80019b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <Update_Encoders+0xbc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
	objective_L = 0;
 80019bc:	4b29      	ldr	r3, [pc, #164]	@ (8001a64 <Update_Encoders+0xc0>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]

	float delta_position_right = delta_tick_right * MM_PER_TICK_LEFT;
 80019c2:	68f8      	ldr	r0, [r7, #12]
 80019c4:	f7ff f8c2 	bl	8000b4c <__aeabi_i2f>
 80019c8:	4603      	mov	r3, r0
 80019ca:	4a27      	ldr	r2, [pc, #156]	@ (8001a68 <Update_Encoders+0xc4>)
 80019cc:	4611      	mov	r1, r2
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f910 	bl	8000bf4 <__aeabi_fmul>
 80019d4:	4603      	mov	r3, r0
 80019d6:	607b      	str	r3, [r7, #4]
	float delta_position_left = delta_tick_left * MM_PER_TICK_RIGHT;
 80019d8:	68b8      	ldr	r0, [r7, #8]
 80019da:	f7ff f8b7 	bl	8000b4c <__aeabi_i2f>
 80019de:	4603      	mov	r3, r0
 80019e0:	4a22      	ldr	r2, [pc, #136]	@ (8001a6c <Update_Encoders+0xc8>)
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff f905 	bl	8000bf4 <__aeabi_fmul>
 80019ea:	4603      	mov	r3, r0
 80019ec:	603b      	str	r3, [r7, #0]
	delta_position_forward = (delta_position_right + delta_position_left) / 2; // average change in position
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7fe fff7 	bl	80009e4 <__addsf3>
 80019f6:	4603      	mov	r3, r0
 80019f8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff f9ad 	bl	8000d5c <__aeabi_fdiv>
 8001a02:	4603      	mov	r3, r0
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <Update_Encoders+0xcc>)
 8001a08:	601a      	str	r2, [r3, #0]
	mouse_position += delta_position_forward;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <Update_Encoders+0xd0>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a18      	ldr	r2, [pc, #96]	@ (8001a70 <Update_Encoders+0xcc>)
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe ffe5 	bl	80009e4 <__addsf3>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <Update_Encoders+0xd0>)
 8001a20:	601a      	str	r2, [r3, #0]
	delta_position_rotational = (delta_position_right - delta_position_left) * DEG_PER_MM_DIFFERENCE;
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7fe ffdb 	bl	80009e0 <__aeabi_fsub>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <Update_Encoders+0xd4>)
 8001a30:	4619      	mov	r1, r3
 8001a32:	4610      	mov	r0, r2
 8001a34:	f7ff f8de 	bl	8000bf4 <__aeabi_fmul>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <Update_Encoders+0xd8>)
 8001a3e:	601a      	str	r2, [r3, #0]
	mouse_angle += delta_position_rotational;
 8001a40:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <Update_Encoders+0xdc>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0d      	ldr	r2, [pc, #52]	@ (8001a7c <Update_Encoders+0xd8>)
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe ffca 	bl	80009e4 <__addsf3>
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	4b0a      	ldr	r3, [pc, #40]	@ (8001a80 <Update_Encoders+0xdc>)
 8001a56:	601a      	str	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200002c8 	.word	0x200002c8
 8001a64:	200002c4 	.word	0x200002c4
 8001a68:	3e834128 	.word	0x3e834128
 8001a6c:	3e970366 	.word	0x3e970366
 8001a70:	20000c6c 	.word	0x20000c6c
 8001a74:	20000c78 	.word	0x20000c78
 8001a78:	3f3f2f61 	.word	0x3f3f2f61
 8001a7c:	20000c70 	.word	0x20000c70
 8001a80:	20000c74 	.word	0x20000c74

08001a84 <Off_Maze>:
char dir_chars[4] = {'n', 'e', 's', 'w'};
enum DirectionBitmask mask_array[4] = {NORTH_MASK, EAST_MASK, SOUTH_MASK, WEST_MASK};

prev_action_t prev_action = ABOUT_FACE;

bool Off_Maze(int mouse_pos_x, int mouse_pos_y) {
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
    if (mouse_pos_x < 0 || mouse_pos_x > 15 || mouse_pos_y < 0 || mouse_pos_y > 15) {
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db08      	blt.n	8001aa6 <Off_Maze+0x22>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2b0f      	cmp	r3, #15
 8001a98:	dc05      	bgt.n	8001aa6 <Off_Maze+0x22>
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	db02      	blt.n	8001aa6 <Off_Maze+0x22>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b0f      	cmp	r3, #15
 8001aa4:	dd01      	ble.n	8001aaa <Off_Maze+0x26>
        return false; // False means a cell is off of the maze
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e000      	b.n	8001aac <Off_Maze+0x28>
    }
    return true;
 8001aaa:	2301      	movs	r3, #1
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr

08001ab6 <Get_Neighbor_Cells>:
param_t ROT_ABOUT = { .distance = 180,
					  .max_speed = 500,
					  .end_speed = 0,
					  .acceleration = 2500 };

struct CellList* Get_Neighbor_Cells(struct Maze* maze, struct Coord* pos) {
 8001ab6:	b590      	push	{r4, r7, lr}
 8001ab8:	b093      	sub	sp, #76	@ 0x4c
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
 8001abe:	6039      	str	r1, [r7, #0]
	struct CellList* cell_list = (struct CellList*)malloc(sizeof(struct CellList));
 8001ac0:	2008      	movs	r0, #8
 8001ac2:	f005 feb3 	bl	800782c <malloc>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    bool north_cell = false, east_cell = false, south_cell = false, west_cell = false;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8001adc:	2300      	movs	r3, #0
 8001ade:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t x_coord = pos->x, y_coord = pos->y;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    uint8_t num_cells = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    // If a cell is adjacent to the cell represented by pos, exists in the 16x16 maze, and is not blocked by a wall, add it to the cell list
    if (Off_Maze(x_coord, y_coord+1) && !(maze->cellWalls[y_coord][x_coord] & NORTH_MASK)) { north_cell = true; num_cells++; } // NORTH
 8001af8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001afc:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001b00:	3301      	adds	r3, #1
 8001b02:	4619      	mov	r1, r3
 8001b04:	4610      	mov	r0, r2
 8001b06:	f7ff ffbd 	bl	8001a84 <Off_Maze>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d017      	beq.n	8001b40 <Get_Neighbor_Cells+0x8a>
 8001b10:	f897 103a 	ldrb.w	r1, [r7, #58]	@ 0x3a
 8001b14:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	0109      	lsls	r1, r1, #4
 8001b1c:	440b      	add	r3, r1
 8001b1e:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0308 	and.w	r3, r3, #8
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d107      	bne.n	8001b40 <Get_Neighbor_Cells+0x8a>
 8001b30:	2301      	movs	r3, #1
 8001b32:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001b36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (Off_Maze(x_coord+1, y_coord) && !(maze->cellWalls[y_coord][x_coord] & EAST_MASK)) { east_cell = true; num_cells++; }   // EAST
 8001b40:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001b44:	3301      	adds	r3, #1
 8001b46:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff99 	bl	8001a84 <Off_Maze>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d017      	beq.n	8001b88 <Get_Neighbor_Cells+0xd2>
 8001b58:	f897 103a 	ldrb.w	r1, [r7, #58]	@ 0x3a
 8001b5c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	0109      	lsls	r1, r1, #4
 8001b64:	440b      	add	r3, r1
 8001b66:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d107      	bne.n	8001b88 <Get_Neighbor_Cells+0xd2>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001b7e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001b82:	3301      	adds	r3, #1
 8001b84:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (Off_Maze(x_coord, y_coord-1) && !(maze->cellWalls[y_coord][x_coord] & SOUTH_MASK)) { south_cell = true; num_cells++; } // SOUTH
 8001b88:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001b8c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001b90:	3b01      	subs	r3, #1
 8001b92:	4619      	mov	r1, r3
 8001b94:	4610      	mov	r0, r2
 8001b96:	f7ff ff75 	bl	8001a84 <Off_Maze>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d017      	beq.n	8001bd0 <Get_Neighbor_Cells+0x11a>
 8001ba0:	f897 103a 	ldrb.w	r1, [r7, #58]	@ 0x3a
 8001ba4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	0109      	lsls	r1, r1, #4
 8001bac:	440b      	add	r3, r1
 8001bae:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d107      	bne.n	8001bd0 <Get_Neighbor_Cells+0x11a>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8001bc6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001bca:	3301      	adds	r3, #1
 8001bcc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (Off_Maze(x_coord-1, y_coord) && !(maze->cellWalls[y_coord][x_coord] & WEST_MASK)) { west_cell = true; num_cells++; }   // WEST
 8001bd0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff51 	bl	8001a84 <Off_Maze>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d017      	beq.n	8001c18 <Get_Neighbor_Cells+0x162>
 8001be8:	f897 103a 	ldrb.w	r1, [r7, #58]	@ 0x3a
 8001bec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	0109      	lsls	r1, r1, #4
 8001bf4:	440b      	add	r3, r1
 8001bf6:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d107      	bne.n	8001c18 <Get_Neighbor_Cells+0x162>
 8001c08:	2301      	movs	r3, #1
 8001c0a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8001c0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001c12:	3301      	adds	r3, #1
 8001c14:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    cell_list->size = num_cells;
 8001c18:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8001c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1e:	601a      	str	r2, [r3, #0]
    cell_list->cells = (struct Cell*)malloc(num_cells*sizeof(struct Cell));
 8001c20:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f005 fdfd 	bl	800782c <malloc>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c38:	605a      	str	r2, [r3, #4]

    uint8_t i = 0; // Create new cells with appropriate coordinate and direction and add to the cell list if it is not blocked or off the maze
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    if (north_cell) {
 8001c40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d01e      	beq.n	8001c86 <Get_Neighbor_Cells+0x1d0>
    	struct Cell new_cell = {{x_coord, y_coord+1}, NORTH}; // NORTH
 8001c48:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c4e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001c52:	3301      	adds	r3, #1
 8001c54:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c56:	2300      	movs	r3, #0
 8001c58:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        cell_list->cells[i] = new_cell; i++;
 8001c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c5e:	6859      	ldr	r1, [r3, #4]
 8001c60:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8001c64:	4613      	mov	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	461c      	mov	r4, r3
 8001c70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c74:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001c7c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    }
    if (east_cell) {
 8001c86:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d01e      	beq.n	8001ccc <Get_Neighbor_Cells+0x216>
    	struct Cell new_cell = {{x_coord+1, y_coord}, EAST};  // EAST
 8001c8e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001c92:	3301      	adds	r3, #1
 8001c94:	623b      	str	r3, [r7, #32]
 8001c96:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        cell_list->cells[i] = new_cell; i++;
 8001ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ca4:	6859      	ldr	r1, [r3, #4]
 8001ca6:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8001caa:	4613      	mov	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	461c      	mov	r4, r3
 8001cb6:	f107 0320 	add.w	r3, r7, #32
 8001cba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001cc2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    }
    if (south_cell) {
 8001ccc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d01d      	beq.n	8001d10 <Get_Neighbor_Cells+0x25a>
    	struct Cell new_cell = {{x_coord, y_coord-1}, SOUTH}; // SOUTH
 8001cd4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	61bb      	str	r3, [r7, #24]
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	773b      	strb	r3, [r7, #28]
        cell_list->cells[i] = new_cell; i++;
 8001ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ce8:	6859      	ldr	r1, [r3, #4]
 8001cea:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	461c      	mov	r4, r3
 8001cfa:	f107 0314 	add.w	r3, r7, #20
 8001cfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001d06:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    }
    if (west_cell) {
 8001d10:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d01d      	beq.n	8001d54 <Get_Neighbor_Cells+0x29e>
    	struct Cell new_cell = {{x_coord-1, y_coord}, WEST}; // WEST
 8001d18:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	2303      	movs	r3, #3
 8001d28:	743b      	strb	r3, [r7, #16]
        cell_list->cells[i] = new_cell; i++;
 8001d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d2c:	6859      	ldr	r1, [r3, #4]
 8001d2e:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8001d32:	4613      	mov	r3, r2
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	4413      	add	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	461c      	mov	r4, r3
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001d4a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    }
    return cell_list;
 8001d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	374c      	adds	r7, #76	@ 0x4c
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd90      	pop	{r4, r7, pc}
	...

08001d60 <Scan_Walls>:

uint8_t Scan_Walls(struct Maze* maze) { // Checks wall information based on mouse's current position and updates maze walls. Returns an integer 0-3 depending on # of walls spotted
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
    enum Direction cur_dir = maze->mouse_dir;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7a1b      	ldrb	r3, [r3, #8]
 8001d6c:	75bb      	strb	r3, [r7, #22]
    struct Coord cur_pos = maze->mouse_pos;
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d78:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t walls_changed = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	75fb      	strb	r3, [r7, #23]

    if (Wall_Front()) {
 8001d80:	f001 fdbc 	bl	80038fc <Wall_Front>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f000 80d0 	beq.w	8001f2c <Scan_Walls+0x1cc>
        maze->cellWalls[cur_pos.y][cur_pos.x] |= mask_array[cur_dir];
 8001d8c:	6939      	ldr	r1, [r7, #16]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	0109      	lsls	r1, r1, #4
 8001d94:	440b      	add	r3, r1
 8001d96:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	7dbb      	ldrb	r3, [r7, #22]
 8001da2:	49a7      	ldr	r1, [pc, #668]	@ (8002040 <Scan_Walls+0x2e0>)
 8001da4:	5ccb      	ldrb	r3, [r1, r3]
 8001da6:	4619      	mov	r1, r3
 8001da8:	6938      	ldr	r0, [r7, #16]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	0100      	lsls	r0, r0, #4
 8001db2:	4403      	add	r3, r0
 8001db4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	440b      	add	r3, r1
 8001dbc:	605a      	str	r2, [r3, #4]
        walls_changed += 1;
 8001dbe:	7dfb      	ldrb	r3, [r7, #23]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	75fb      	strb	r3, [r7, #23]
        switch (cur_dir) { // Update adjacent walls with relevant wall information
 8001dc4:	7dbb      	ldrb	r3, [r7, #22]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	f200 80b0 	bhi.w	8001f2c <Scan_Walls+0x1cc>
 8001dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd4 <Scan_Walls+0x74>)
 8001dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd2:	bf00      	nop
 8001dd4:	08001de5 	.word	0x08001de5
 8001dd8:	08001e35 	.word	0x08001e35
 8001ddc:	08001e83 	.word	0x08001e83
 8001de0:	08001ed1 	.word	0x08001ed1
            case (NORTH):
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	3301      	adds	r3, #1
 8001dea:	4619      	mov	r1, r3
 8001dec:	4610      	mov	r0, r2
 8001dee:	f7ff fe49 	bl	8001a84 <Off_Maze>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f000 8092 	beq.w	8001f1e <Scan_Walls+0x1be>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	1c59      	adds	r1, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	0109      	lsls	r1, r1, #4
 8001e08:	440b      	add	r3, r1
 8001e0a:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	1c58      	adds	r0, r3, #1
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0202 	orr.w	r2, r2, #2
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	0100      	lsls	r0, r0, #4
 8001e26:	4403      	add	r3, r0
 8001e28:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	440b      	add	r3, r1
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	e074      	b.n	8001f1e <Scan_Walls+0x1be>
            case (EAST):
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3301      	adds	r3, #1
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff fe21 	bl	8001a84 <Off_Maze>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d06c      	beq.n	8001f22 <Scan_Walls+0x1c2>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6859      	ldr	r1, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3301      	adds	r3, #1
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	0109      	lsls	r1, r1, #4
 8001e56:	440b      	add	r3, r1
 8001e58:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6858      	ldr	r0, [r3, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f042 0201 	orr.w	r2, r2, #1
 8001e70:	6879      	ldr	r1, [r7, #4]
 8001e72:	0100      	lsls	r0, r0, #4
 8001e74:	4403      	add	r3, r0
 8001e76:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	e04f      	b.n	8001f22 <Scan_Walls+0x1c2>
            case (SOUTH):
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	f7ff fdfa 	bl	8001a84 <Off_Maze>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d047      	beq.n	8001f26 <Scan_Walls+0x1c6>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	1e59      	subs	r1, r3, #1
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	0109      	lsls	r1, r1, #4
 8001ea4:	440b      	add	r3, r1
 8001ea6:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	1e58      	subs	r0, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0208 	orr.w	r2, r2, #8
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	0100      	lsls	r0, r0, #4
 8001ec2:	4403      	add	r3, r0
 8001ec4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	440b      	add	r3, r1
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	e02a      	b.n	8001f26 <Scan_Walls+0x1c6>
            case (WEST):
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fdd3 	bl	8001a84 <Off_Maze>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d022      	beq.n	8001f2a <Scan_Walls+0x1ca>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6859      	ldr	r1, [r3, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	0109      	lsls	r1, r1, #4
 8001ef2:	440b      	add	r3, r1
 8001ef4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4413      	add	r3, r2
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6858      	ldr	r0, [r3, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	f042 0204 	orr.w	r2, r2, #4
 8001f0c:	6879      	ldr	r1, [r7, #4]
 8001f0e:	0100      	lsls	r0, r0, #4
 8001f10:	4403      	add	r3, r0
 8001f12:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	e005      	b.n	8001f2a <Scan_Walls+0x1ca>
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 8001f1e:	bf00      	nop
 8001f20:	e004      	b.n	8001f2c <Scan_Walls+0x1cc>
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 8001f22:	bf00      	nop
 8001f24:	e002      	b.n	8001f2c <Scan_Walls+0x1cc>
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 8001f26:	bf00      	nop
 8001f28:	e000      	b.n	8001f2c <Scan_Walls+0x1cc>
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 8001f2a:	bf00      	nop
        }
    }
    if (Wall_Left()) {
 8001f2c:	f001 fd1c 	bl	8003968 <Wall_Left>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 80db 	beq.w	80020ee <Scan_Walls+0x38e>
        maze->cellWalls[cur_pos.y][cur_pos.x] |= mask_array[(cur_dir + 3) % 4];
 8001f38:	6939      	ldr	r1, [r7, #16]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	0109      	lsls	r1, r1, #4
 8001f40:	440b      	add	r3, r1
 8001f42:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	7dbb      	ldrb	r3, [r7, #22]
 8001f4e:	3303      	adds	r3, #3
 8001f50:	4259      	negs	r1, r3
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	f001 0103 	and.w	r1, r1, #3
 8001f5a:	bf58      	it	pl
 8001f5c:	424b      	negpl	r3, r1
 8001f5e:	4938      	ldr	r1, [pc, #224]	@ (8002040 <Scan_Walls+0x2e0>)
 8001f60:	5ccb      	ldrb	r3, [r1, r3]
 8001f62:	4619      	mov	r1, r3
 8001f64:	6938      	ldr	r0, [r7, #16]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	0100      	lsls	r0, r0, #4
 8001f6e:	4403      	add	r3, r0
 8001f70:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	440b      	add	r3, r1
 8001f78:	605a      	str	r2, [r3, #4]
        walls_changed += 1;
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	75fb      	strb	r3, [r7, #23]
        switch (cur_dir) {
 8001f80:	7dbb      	ldrb	r3, [r7, #22]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	f200 80b3 	bhi.w	80020ee <Scan_Walls+0x38e>
 8001f88:	a201      	add	r2, pc, #4	@ (adr r2, 8001f90 <Scan_Walls+0x230>)
 8001f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f8e:	bf00      	nop
 8001f90:	08001fa1 	.word	0x08001fa1
 8001f94:	08001ff1 	.word	0x08001ff1
 8001f98:	08002045 	.word	0x08002045
 8001f9c:	08002093 	.word	0x08002093
            case (NORTH):
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fd6b 	bl	8001a84 <Off_Maze>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 8095 	beq.w	80020e0 <Scan_Walls+0x380>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6859      	ldr	r1, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	0109      	lsls	r1, r1, #4
 8001fc4:	440b      	add	r3, r1
 8001fc6:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6858      	ldr	r0, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	f042 0204 	orr.w	r2, r2, #4
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	0100      	lsls	r0, r0, #4
 8001fe2:	4403      	add	r3, r0
 8001fe4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	e077      	b.n	80020e0 <Scan_Walls+0x380>
            case (EAST):
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	f7ff fd43 	bl	8001a84 <Off_Maze>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d06f      	beq.n	80020e4 <Scan_Walls+0x384>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	1c59      	adds	r1, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	0109      	lsls	r1, r1, #4
 8002012:	440b      	add	r3, r1
 8002014:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	1c58      	adds	r0, r3, #1
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f042 0202 	orr.w	r2, r2, #2
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	0100      	lsls	r0, r0, #4
 8002030:	4403      	add	r3, r0
 8002032:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	e052      	b.n	80020e4 <Scan_Walls+0x384>
 800203e:	bf00      	nop
 8002040:	20000004 	.word	0x20000004
            case (SOUTH):
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3301      	adds	r3, #1
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fd19 	bl	8001a84 <Off_Maze>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d047      	beq.n	80020e8 <Scan_Walls+0x388>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6859      	ldr	r1, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3301      	adds	r3, #1
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	0109      	lsls	r1, r1, #4
 8002066:	440b      	add	r3, r1
 8002068:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6858      	ldr	r0, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	3301      	adds	r3, #1
 800207c:	f042 0201 	orr.w	r2, r2, #1
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	0100      	lsls	r0, r0, #4
 8002084:	4403      	add	r3, r0
 8002086:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	e02a      	b.n	80020e8 <Scan_Walls+0x388>
            case (WEST):
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	3b01      	subs	r3, #1
 8002098:	4619      	mov	r1, r3
 800209a:	4610      	mov	r0, r2
 800209c:	f7ff fcf2 	bl	8001a84 <Off_Maze>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d022      	beq.n	80020ec <Scan_Walls+0x38c>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	1e59      	subs	r1, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	0109      	lsls	r1, r1, #4
 80020b4:	440b      	add	r3, r1
 80020b6:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	1e58      	subs	r0, r3, #1
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0208 	orr.w	r2, r2, #8
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	0100      	lsls	r0, r0, #4
 80020d2:	4403      	add	r3, r0
 80020d4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	440b      	add	r3, r1
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	e005      	b.n	80020ec <Scan_Walls+0x38c>
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 80020e0:	bf00      	nop
 80020e2:	e004      	b.n	80020ee <Scan_Walls+0x38e>
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 80020e4:	bf00      	nop
 80020e6:	e002      	b.n	80020ee <Scan_Walls+0x38e>
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 80020e8:	bf00      	nop
 80020ea:	e000      	b.n	80020ee <Scan_Walls+0x38e>
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 80020ec:	bf00      	nop
        }
    }
    if (Wall_Right()) {
 80020ee:	f001 fc65 	bl	80039bc <Wall_Right>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 80d7 	beq.w	80022a8 <Scan_Walls+0x548>
        maze->cellWalls[cur_pos.y][cur_pos.x] |= mask_array[(cur_dir + 1) % 4];
 80020fa:	6939      	ldr	r1, [r7, #16]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	0109      	lsls	r1, r1, #4
 8002102:	440b      	add	r3, r1
 8002104:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	7dbb      	ldrb	r3, [r7, #22]
 8002110:	3301      	adds	r3, #1
 8002112:	4259      	negs	r1, r3
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	f001 0103 	and.w	r1, r1, #3
 800211c:	bf58      	it	pl
 800211e:	424b      	negpl	r3, r1
 8002120:	4964      	ldr	r1, [pc, #400]	@ (80022b4 <Scan_Walls+0x554>)
 8002122:	5ccb      	ldrb	r3, [r1, r3]
 8002124:	4619      	mov	r1, r3
 8002126:	6938      	ldr	r0, [r7, #16]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	430a      	orrs	r2, r1
 800212c:	6879      	ldr	r1, [r7, #4]
 800212e:	0100      	lsls	r0, r0, #4
 8002130:	4403      	add	r3, r0
 8002132:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	605a      	str	r2, [r3, #4]
        walls_changed += 1;
 800213c:	7dfb      	ldrb	r3, [r7, #23]
 800213e:	3301      	adds	r3, #1
 8002140:	75fb      	strb	r3, [r7, #23]
        switch (cur_dir) {
 8002142:	7dbb      	ldrb	r3, [r7, #22]
 8002144:	2b03      	cmp	r3, #3
 8002146:	f200 80af 	bhi.w	80022a8 <Scan_Walls+0x548>
 800214a:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <Scan_Walls+0x3f0>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002161 	.word	0x08002161
 8002154:	080021b1 	.word	0x080021b1
 8002158:	080021ff 	.word	0x080021ff
 800215c:	0800224d 	.word	0x0800224d
            case (NORTH):
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	3301      	adds	r3, #1
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fc8b 	bl	8001a84 <Off_Maze>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	f000 8092 	beq.w	800229a <Scan_Walls+0x53a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	3301      	adds	r3, #1
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	0109      	lsls	r1, r1, #4
 8002184:	440b      	add	r3, r1
 8002186:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6858      	ldr	r0, [r3, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	3301      	adds	r3, #1
 800219a:	f042 0201 	orr.w	r2, r2, #1
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	0100      	lsls	r0, r0, #4
 80021a2:	4403      	add	r3, r0
 80021a4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	e074      	b.n	800229a <Scan_Walls+0x53a>
            case (EAST):
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	4619      	mov	r1, r3
 80021b8:	4610      	mov	r0, r2
 80021ba:	f7ff fc63 	bl	8001a84 <Off_Maze>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d06c      	beq.n	800229e <Scan_Walls+0x53e>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	1e59      	subs	r1, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	0109      	lsls	r1, r1, #4
 80021d2:	440b      	add	r3, r1
 80021d4:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	1e58      	subs	r0, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f042 0208 	orr.w	r2, r2, #8
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	0100      	lsls	r0, r0, #4
 80021f0:	4403      	add	r3, r0
 80021f2:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	e04f      	b.n	800229e <Scan_Walls+0x53e>
            case (SOUTH):
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	3b01      	subs	r3, #1
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4611      	mov	r1, r2
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff fc3c 	bl	8001a84 <Off_Maze>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d047      	beq.n	80022a2 <Scan_Walls+0x542>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6859      	ldr	r1, [r3, #4]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	3b01      	subs	r3, #1
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	0109      	lsls	r1, r1, #4
 8002220:	440b      	add	r3, r1
 8002222:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6858      	ldr	r0, [r3, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	3b01      	subs	r3, #1
 8002236:	f042 0204 	orr.w	r2, r2, #4
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	0100      	lsls	r0, r0, #4
 800223e:	4403      	add	r3, r0
 8002240:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	e02a      	b.n	80022a2 <Scan_Walls+0x542>
            case (WEST):
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	3301      	adds	r3, #1
 8002252:	4619      	mov	r1, r3
 8002254:	4610      	mov	r0, r2
 8002256:	f7ff fc15 	bl	8001a84 <Off_Maze>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d022      	beq.n	80022a6 <Scan_Walls+0x546>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	1c59      	adds	r1, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	0109      	lsls	r1, r1, #4
 800226e:	440b      	add	r3, r1
 8002270:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	1c58      	adds	r0, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f042 0202 	orr.w	r2, r2, #2
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	0100      	lsls	r0, r0, #4
 800228c:	4403      	add	r3, r0
 800228e:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	e005      	b.n	80022a6 <Scan_Walls+0x546>
                if (Off_Maze(cur_pos.x + 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x + 1] |= WEST_MASK; }  break;
 800229a:	bf00      	nop
 800229c:	e004      	b.n	80022a8 <Scan_Walls+0x548>
                if (Off_Maze(cur_pos.x, cur_pos.y - 1)) { maze->cellWalls[maze->mouse_pos.y - 1][maze->mouse_pos.x] |= NORTH_MASK; } break;
 800229e:	bf00      	nop
 80022a0:	e002      	b.n	80022a8 <Scan_Walls+0x548>
                if (Off_Maze(cur_pos.x - 1, cur_pos.y)) { maze->cellWalls[maze->mouse_pos.y][maze->mouse_pos.x - 1] |= EAST_MASK; }  break;
 80022a2:	bf00      	nop
 80022a4:	e000      	b.n	80022a8 <Scan_Walls+0x548>
                if (Off_Maze(cur_pos.x, cur_pos.y + 1)) { maze->cellWalls[maze->mouse_pos.y + 1][maze->mouse_pos.x] |= SOUTH_MASK; } break;
 80022a6:	bf00      	nop
        }
    }
    return walls_changed;
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20000004 	.word	0x20000004

080022b8 <Update_Mouse_Pos>:

void Update_Mouse_Pos(struct Coord *pos, enum Direction dir)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	70fb      	strb	r3, [r7, #3]
	maze.exploredCells[pos->y][pos->x] = true;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	492b      	ldr	r1, [pc, #172]	@ (800237c <Update_Mouse_Pos+0xc4>)
 80022ce:	0112      	lsls	r2, r2, #4
 80022d0:	440a      	add	r2, r1
 80022d2:	4413      	add	r3, r2
 80022d4:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 80022d8:	2201      	movs	r2, #1
 80022da:	701a      	strb	r2, [r3, #0]

    if      (dir == NORTH) { pos->y++; }
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d105      	bne.n	80022ee <Update_Mouse_Pos+0x36>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	e019      	b.n	8002322 <Update_Mouse_Pos+0x6a>
    else if (dir == SOUTH) { pos->y--; }
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d105      	bne.n	8002300 <Update_Mouse_Pos+0x48>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	1e5a      	subs	r2, r3, #1
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	e010      	b.n	8002322 <Update_Mouse_Pos+0x6a>
    else if (dir == WEST)  { pos->x--; }
 8002300:	78fb      	ldrb	r3, [r7, #3]
 8002302:	2b03      	cmp	r3, #3
 8002304:	d105      	bne.n	8002312 <Update_Mouse_Pos+0x5a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	1e5a      	subs	r2, r3, #1
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	e007      	b.n	8002322 <Update_Mouse_Pos+0x6a>
    else if (dir == EAST)  { pos->x++; }
 8002312:	78fb      	ldrb	r3, [r7, #3]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d104      	bne.n	8002322 <Update_Mouse_Pos+0x6a>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	601a      	str	r2, [r3, #0]

    maze.exploredCells[pos->y][pos->x] = true;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4914      	ldr	r1, [pc, #80]	@ (800237c <Update_Mouse_Pos+0xc4>)
 800232c:	0112      	lsls	r2, r2, #4
 800232e:	440a      	add	r2, r1
 8002330:	4413      	add	r3, r2
 8002332:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]

    mouse_state.current_cell = maze.cellWalls[pos->y][pos->x];
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	490e      	ldr	r1, [pc, #56]	@ (800237c <Update_Mouse_Pos+0xc4>)
 8002344:	0112      	lsls	r2, r2, #4
 8002346:	4413      	add	r3, r2
 8002348:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	4b0a      	ldr	r3, [pc, #40]	@ (8002380 <Update_Mouse_Pos+0xc8>)
 8002356:	701a      	strb	r2, [r3, #0]
	mouse_state.mouse_position[0] = (uint8_t)pos->x;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	b2da      	uxtb	r2, r3
 800235e:	4b08      	ldr	r3, [pc, #32]	@ (8002380 <Update_Mouse_Pos+0xc8>)
 8002360:	705a      	strb	r2, [r3, #1]
	mouse_state.mouse_position[1] = (uint8_t)pos->y;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	b2da      	uxtb	r2, r3
 8002368:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <Update_Mouse_Pos+0xc8>)
 800236a:	709a      	strb	r2, [r3, #2]
	mouse_state.mouse_direction = dir;
 800236c:	4a04      	ldr	r2, [pc, #16]	@ (8002380 <Update_Mouse_Pos+0xc8>)
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	70d3      	strb	r3, [r2, #3]
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	200002cc 	.word	0x200002cc
 8002380:	20000298 	.word	0x20000298

08002384 <Set_Goal_Cell>:

void Set_Goal_Cell(struct Maze* maze, int num_of_goals) {
 8002384:	b480      	push	{r7}
 8002386:	b08d      	sub	sp, #52	@ 0x34
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
    if (num_of_goals == 1) {
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d108      	bne.n	80023a6 <Set_Goal_Cell+0x22>
		maze->goalPos[0] = (struct Coord){0, 0};
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f8c3 290c 	str.w	r2, [r3, #2316]	@ 0x90c
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c3 2910 	str.w	r2, [r3, #2320]	@ 0x910
    	maze->goalPos[0] = (struct Coord){7, 7};
		maze->goalPos[1] = (struct Coord){7, 8};
		maze->goalPos[2] = (struct Coord){8, 7};
		maze->goalPos[3] = (struct Coord){8, 8};
    }
}
 80023a4:	e022      	b.n	80023ec <Set_Goal_Cell+0x68>
    else if (num_of_goals == 4) {
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d11f      	bne.n	80023ec <Set_Goal_Cell+0x68>
    	maze->goalPos[0] = (struct Coord){7, 7};
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a12      	ldr	r2, [pc, #72]	@ (80023f8 <Set_Goal_Cell+0x74>)
 80023b0:	f603 130c 	addw	r3, r3, #2316	@ 0x90c
 80023b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023b8:	e883 0003 	stmia.w	r3, {r0, r1}
		maze->goalPos[1] = (struct Coord){7, 8};
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a0f      	ldr	r2, [pc, #60]	@ (80023fc <Set_Goal_Cell+0x78>)
 80023c0:	f603 1314 	addw	r3, r3, #2324	@ 0x914
 80023c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023c8:	e883 0003 	stmia.w	r3, {r0, r1}
		maze->goalPos[2] = (struct Coord){8, 7};
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002400 <Set_Goal_Cell+0x7c>)
 80023d0:	f603 131c 	addw	r3, r3, #2332	@ 0x91c
 80023d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023d8:	e883 0003 	stmia.w	r3, {r0, r1}
		maze->goalPos[3] = (struct Coord){8, 8};
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a09      	ldr	r2, [pc, #36]	@ (8002404 <Set_Goal_Cell+0x80>)
 80023e0:	f603 1324 	addw	r3, r3, #2340	@ 0x924
 80023e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023e8:	e883 0003 	stmia.w	r3, {r0, r1}
}
 80023ec:	bf00      	nop
 80023ee:	3734      	adds	r7, #52	@ 0x34
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	08007afc 	.word	0x08007afc
 80023fc:	08007b04 	.word	0x08007b04
 8002400:	08007b0c 	.word	0x08007b0c
 8002404:	08007b14 	.word	0x08007b14

08002408 <Floodfill>:

void Floodfill(struct Maze* maze) {
 8002408:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800240c:	b08d      	sub	sp, #52	@ 0x34
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	466b      	mov	r3, sp
 8002414:	461e      	mov	r6, r3
    for (uint8_t y=0; y<16; y++) { for (uint8_t x=0; x<16; x++) { maze->distances[y][x] = MAX_COST; } } // Initialize all maze costs/distances to the maximum = 255
 8002416:	2300      	movs	r3, #0
 8002418:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800241c:	e01f      	b.n	800245e <Floodfill+0x56>
 800241e:	2300      	movs	r3, #0
 8002420:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002424:	e012      	b.n	800244c <Floodfill+0x44>
 8002426:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800242a:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800242e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002432:	4610      	mov	r0, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	0109      	lsls	r1, r1, #4
 8002438:	440b      	add	r3, r1
 800243a:	3302      	adds	r3, #2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	6058      	str	r0, [r3, #4]
 8002442:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002446:	3301      	adds	r3, #1
 8002448:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800244c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d9e8      	bls.n	8002426 <Floodfill+0x1e>
 8002454:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002458:	3301      	adds	r3, #1
 800245a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800245e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002462:	2b0f      	cmp	r3, #15
 8002464:	d9db      	bls.n	800241e <Floodfill+0x16>

    uint8_t goal_count = 4;
 8002466:	2304      	movs	r3, #4
 8002468:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (maze->goalPos[0].x == 0) { goal_count = 1; }                                                    // Check if goal is maze center or start cell
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f8d3 390c 	ldr.w	r3, [r3, #2316]	@ 0x90c
 8002472:	2b00      	cmp	r3, #0
 8002474:	d102      	bne.n	800247c <Floodfill+0x74>
 8002476:	2301      	movs	r3, #1
 8002478:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    struct Coord queue[MAX_COST];                                                                       // Initialize queue
 800247c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002480:	3b01      	subs	r3, #1
 8002482:	623b      	str	r3, [r7, #32]
 8002484:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002488:	b29b      	uxth	r3, r3
 800248a:	2200      	movs	r2, #0
 800248c:	4698      	mov	r8, r3
 800248e:	4691      	mov	r9, r2
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800249c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024a0:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2200      	movs	r2, #0
 80024ac:	461c      	mov	r4, r3
 80024ae:	4615      	mov	r5, r2
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	01ab      	lsls	r3, r5, #6
 80024ba:	ea43 6394 	orr.w	r3, r3, r4, lsr #26
 80024be:	01a2      	lsls	r2, r4, #6
 80024c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024c4:	00db      	lsls	r3, r3, #3
 80024c6:	3307      	adds	r3, #7
 80024c8:	08db      	lsrs	r3, r3, #3
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	ebad 0d03 	sub.w	sp, sp, r3
 80024d0:	466b      	mov	r3, sp
 80024d2:	3303      	adds	r3, #3
 80024d4:	089b      	lsrs	r3, r3, #2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	61fb      	str	r3, [r7, #28]
    uint16_t head = 0, tail = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80024de:	2300      	movs	r3, #0
 80024e0:	853b      	strh	r3, [r7, #40]	@ 0x28
    for (uint8_t cell = 0; cell < goal_count; cell++) {
 80024e2:	2300      	movs	r3, #0
 80024e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80024e8:	e02f      	b.n	800254a <Floodfill+0x142>
        maze->distances[maze->goalPos[cell].y][maze->goalPos[cell].x] = 0;                              // Set goal cells to cost/distance minimum = 0
 80024ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	f203 1321 	addw	r3, r3, #289	@ 0x121
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	6899      	ldr	r1, [r3, #8]
 80024fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	f203 1321 	addw	r3, r3, #289	@ 0x121
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	4413      	add	r3, r2
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	0109      	lsls	r1, r1, #4
 800250e:	440b      	add	r3, r1
 8002510:	3302      	adds	r3, #2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	2200      	movs	r2, #0
 8002518:	605a      	str	r2, [r3, #4]
        queue[tail] = maze->goalPos[cell]; tail++;                                                      // Add goal cells to queue, increment tail
 800251a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800251e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002520:	69f9      	ldr	r1, [r7, #28]
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f202 1221 	addw	r2, r2, #289	@ 0x121
 8002528:	00d2      	lsls	r2, r2, #3
 800252a:	4402      	add	r2, r0
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	440b      	add	r3, r1
 8002530:	3204      	adds	r2, #4
 8002532:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002536:	e883 0003 	stmia.w	r3, {r0, r1}
 800253a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800253c:	3301      	adds	r3, #1
 800253e:	853b      	strh	r3, [r7, #40]	@ 0x28
    for (uint8_t cell = 0; cell < goal_count; cell++) {
 8002540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002544:	3301      	adds	r3, #1
 8002546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800254a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800254e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002552:	429a      	cmp	r2, r3
 8002554:	d3c9      	bcc.n	80024ea <Floodfill+0xe2>
    }

    struct Coord curr_pos;
    while (head != tail) {
 8002556:	e085      	b.n	8002664 <Floodfill+0x25c>
        curr_pos = queue[head];
 8002558:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800255a:	69f9      	ldr	r1, [r7, #28]
 800255c:	f107 020c 	add.w	r2, r7, #12
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	440b      	add	r3, r1
 8002564:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002568:	e882 0003 	stmia.w	r2, {r0, r1}
        head++;
 800256c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800256e:	3301      	adds	r3, #1
 8002570:	857b      	strh	r3, [r7, #42]	@ 0x2a
        uint8_t new_distance = maze->distances[curr_pos.y][curr_pos.x] + 1;                             // Calculate cost for adjacent cells
 8002572:	6939      	ldr	r1, [r7, #16]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	0109      	lsls	r1, r1, #4
 800257a:	440b      	add	r3, r1
 800257c:	3302      	adds	r3, #2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	3301      	adds	r3, #1
 8002588:	76fb      	strb	r3, [r7, #27]

        struct CellList* neighbors = Get_Neighbor_Cells(maze, &curr_pos);
 800258a:	f107 030c 	add.w	r3, r7, #12
 800258e:	4619      	mov	r1, r3
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff fa90 	bl	8001ab6 <Get_Neighbor_Cells>
 8002596:	6178      	str	r0, [r7, #20]

        for (uint8_t neighbor = 0; neighbor < neighbors->size; neighbor++) {                            // For each neighbor cell, check if its cost/distance is > new distance -- if so, update its value
 8002598:	2300      	movs	r3, #0
 800259a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800259e:	e053      	b.n	8002648 <Floodfill+0x240>
            if (maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] > new_distance) {
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025a8:	4613      	mov	r3, r2
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	6858      	ldr	r0, [r3, #4]
 80025b8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025bc:	4613      	mov	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4403      	add	r3, r0
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	0109      	lsls	r1, r1, #4
 80025cc:	440b      	add	r3, r1
 80025ce:	3302      	adds	r3, #2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	7efb      	ldrb	r3, [r7, #27]
 80025d8:	429a      	cmp	r2, r3
 80025da:	dd30      	ble.n	800263e <Floodfill+0x236>
                maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] = new_distance;
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	6859      	ldr	r1, [r3, #4]
 80025e0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	6858      	ldr	r0, [r3, #4]
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	6859      	ldr	r1, [r3, #4]
 80025f4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	7efa      	ldrb	r2, [r7, #27]
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	0100      	lsls	r0, r0, #4
 800260a:	4403      	add	r3, r0
 800260c:	3302      	adds	r3, #2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	605a      	str	r2, [r3, #4]
                queue[tail] = neighbors->cells[neighbor].pos; tail++;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	6859      	ldr	r1, [r3, #4]
 8002618:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800261c:	4613      	mov	r3, r2
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4419      	add	r1, r3
 8002626:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002628:	69fa      	ldr	r2, [r7, #28]
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	4413      	add	r3, r2
 800262e:	460a      	mov	r2, r1
 8002630:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002634:	e883 0003 	stmia.w	r3, {r0, r1}
 8002638:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800263a:	3301      	adds	r3, #1
 800263c:	853b      	strh	r3, [r7, #40]	@ 0x28
        for (uint8_t neighbor = 0; neighbor < neighbors->size; neighbor++) {                            // For each neighbor cell, check if its cost/distance is > new distance -- if so, update its value
 800263e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002642:	3301      	adds	r3, #1
 8002644:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002648:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	dba5      	blt.n	80025a0 <Floodfill+0x198>
            }
        }
        free(neighbors->cells); free(neighbors);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	4618      	mov	r0, r3
 800265a:	f005 f8ef 	bl	800783c <free>
 800265e:	6978      	ldr	r0, [r7, #20]
 8002660:	f005 f8ec 	bl	800783c <free>
    while (head != tail) {
 8002664:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002666:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002668:	429a      	cmp	r2, r3
 800266a:	f47f af75 	bne.w	8002558 <Floodfill+0x150>
 800266e:	46b5      	mov	sp, r6
    }
}
 8002670:	bf00      	nop
 8002672:	3734      	adds	r7, #52	@ 0x34
 8002674:	46bd      	mov	sp, r7
 8002676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800267a <Best_Cell>:

enum Direction Best_Cell(struct Maze* maze, struct Coord mouse_pos) {
 800267a:	b580      	push	{r7, lr}
 800267c:	b088      	sub	sp, #32
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	e883 0006 	stmia.w	r3, {r1, r2}
	struct CellList* neighbors = Get_Neighbor_Cells(maze, &mouse_pos);
 8002688:	1d3b      	adds	r3, r7, #4
 800268a:	4619      	mov	r1, r3
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f7ff fa12 	bl	8001ab6 <Get_Neighbor_Cells>
 8002692:	61b8      	str	r0, [r7, #24]

    uint8_t best_cell_index = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	77fb      	strb	r3, [r7, #31]
    uint8_t lowest_cost = maze->distances[mouse_pos.y][mouse_pos.x];
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	0109      	lsls	r1, r1, #4
 80026a0:	440b      	add	r3, r1
 80026a2:	3302      	adds	r3, #2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4413      	add	r3, r2
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	77bb      	strb	r3, [r7, #30]

    for (uint8_t neighbor = 0; neighbor < neighbors->size; neighbor++) {
 80026ac:	2300      	movs	r3, #0
 80026ae:	777b      	strb	r3, [r7, #29]
 80026b0:	e063      	b.n	800277a <Best_Cell+0x100>
        if ((maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] < lowest_cost) ||  // For each neighbor cell, check if its cost is the lowest seen
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	6859      	ldr	r1, [r3, #4]
 80026b6:	7f7a      	ldrb	r2, [r7, #29]
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	440b      	add	r3, r1
 80026c2:	6859      	ldr	r1, [r3, #4]
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	6858      	ldr	r0, [r3, #4]
 80026c8:	7f7a      	ldrb	r2, [r7, #29]
 80026ca:	4613      	mov	r3, r2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4413      	add	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4403      	add	r3, r0
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	0109      	lsls	r1, r1, #4
 80026da:	440b      	add	r3, r1
 80026dc:	3302      	adds	r3, #2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	7fbb      	ldrb	r3, [r7, #30]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	db28      	blt.n	800273c <Best_Cell+0xc2>
           ((maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] == lowest_cost) && // Or check cost == lowest and the dir of the cell matches that of the mouse (prioritize forward)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	6859      	ldr	r1, [r3, #4]
 80026ee:	7f7a      	ldrb	r2, [r7, #29]
 80026f0:	4613      	mov	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	6859      	ldr	r1, [r3, #4]
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	6858      	ldr	r0, [r3, #4]
 8002700:	7f7a      	ldrb	r2, [r7, #29]
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4403      	add	r3, r0
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	0109      	lsls	r1, r1, #4
 8002712:	440b      	add	r3, r1
 8002714:	3302      	adds	r3, #2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	7fbb      	ldrb	r3, [r7, #30]
        if ((maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] < lowest_cost) ||  // For each neighbor cell, check if its cost is the lowest seen
 800271e:	429a      	cmp	r2, r3
 8002720:	d128      	bne.n	8002774 <Best_Cell+0xfa>
           (maze->mouse_dir == neighbors->cells[neighbor].dir))) {
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	7a19      	ldrb	r1, [r3, #8]
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	6858      	ldr	r0, [r3, #4]
 800272a:	7f7a      	ldrb	r2, [r7, #29]
 800272c:	4613      	mov	r3, r2
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4403      	add	r3, r0
 8002736:	7a1b      	ldrb	r3, [r3, #8]
           ((maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x] == lowest_cost) && // Or check cost == lowest and the dir of the cell matches that of the mouse (prioritize forward)
 8002738:	4299      	cmp	r1, r3
 800273a:	d11b      	bne.n	8002774 <Best_Cell+0xfa>
                best_cell_index = neighbor;
 800273c:	7f7b      	ldrb	r3, [r7, #29]
 800273e:	77fb      	strb	r3, [r7, #31]
                lowest_cost = maze->distances[neighbors->cells[neighbor].pos.y][neighbors->cells[neighbor].pos.x];  // Update best cell index and lowest cost seen
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	6859      	ldr	r1, [r3, #4]
 8002744:	7f7a      	ldrb	r2, [r7, #29]
 8002746:	4613      	mov	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	4413      	add	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	6859      	ldr	r1, [r3, #4]
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	6858      	ldr	r0, [r3, #4]
 8002756:	7f7a      	ldrb	r2, [r7, #29]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4403      	add	r3, r0
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	0109      	lsls	r1, r1, #4
 8002768:	440b      	add	r3, r1
 800276a:	3302      	adds	r3, #2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	77bb      	strb	r3, [r7, #30]
    for (uint8_t neighbor = 0; neighbor < neighbors->size; neighbor++) {
 8002774:	7f7b      	ldrb	r3, [r7, #29]
 8002776:	3301      	adds	r3, #1
 8002778:	777b      	strb	r3, [r7, #29]
 800277a:	7f7a      	ldrb	r2, [r7, #29]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	db96      	blt.n	80026b2 <Best_Cell+0x38>
           }
    }
    enum Direction ret_dir = neighbors->cells[best_cell_index].dir;
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	6859      	ldr	r1, [r3, #4]
 8002788:	7ffa      	ldrb	r2, [r7, #31]
 800278a:	4613      	mov	r3, r2
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	4413      	add	r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	440b      	add	r3, r1
 8002794:	7a1b      	ldrb	r3, [r3, #8]
 8002796:	75fb      	strb	r3, [r7, #23]
    free(neighbors->cells); free(neighbors);
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	4618      	mov	r0, r3
 800279e:	f005 f84d 	bl	800783c <free>
 80027a2:	69b8      	ldr	r0, [r7, #24]
 80027a4:	f005 f84a 	bl	800783c <free>

    return ret_dir;                                                                                                 // Return direction of lowest cost cell
 80027a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3720      	adds	r7, #32
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <Maze_Init>:

void Maze_Init(struct Maze* maze) {
 80027b2:	b480      	push	{r7}
 80027b4:	b087      	sub	sp, #28
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
    for (uint8_t y = 0; y < 16; y++) { for (uint8_t x = 0; x < 16; x++) { maze->cellWalls[y][x] = 0; } }            // Initialize all wall values to 0
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]
 80027be:	e016      	b.n	80027ee <Maze_Init+0x3c>
 80027c0:	2300      	movs	r3, #0
 80027c2:	75bb      	strb	r3, [r7, #22]
 80027c4:	e00d      	b.n	80027e2 <Maze_Init+0x30>
 80027c6:	7df9      	ldrb	r1, [r7, #23]
 80027c8:	7dbb      	ldrb	r3, [r7, #22]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	0109      	lsls	r1, r1, #4
 80027ce:	440b      	add	r3, r1
 80027d0:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	2200      	movs	r2, #0
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	7dbb      	ldrb	r3, [r7, #22]
 80027de:	3301      	adds	r3, #1
 80027e0:	75bb      	strb	r3, [r7, #22]
 80027e2:	7dbb      	ldrb	r3, [r7, #22]
 80027e4:	2b0f      	cmp	r3, #15
 80027e6:	d9ee      	bls.n	80027c6 <Maze_Init+0x14>
 80027e8:	7dfb      	ldrb	r3, [r7, #23]
 80027ea:	3301      	adds	r3, #1
 80027ec:	75fb      	strb	r3, [r7, #23]
 80027ee:	7dfb      	ldrb	r3, [r7, #23]
 80027f0:	2b0f      	cmp	r3, #15
 80027f2:	d9e5      	bls.n	80027c0 <Maze_Init+0xe>
    maze->mouse_dir = NORTH;                                                                                        // Mouse starting direction/pos always NORTH/{0,0}
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	721a      	strb	r2, [r3, #8]
    maze->mouse_pos = (struct Coord){0,0};
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	605a      	str	r2, [r3, #4]
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <Search_Mode>:

void Search_Mode(struct Maze* maze) {
 8002810:	b5b0      	push	{r4, r5, r7, lr}
 8002812:	b08a      	sub	sp, #40	@ 0x28
 8002814:	af06      	add	r7, sp, #24
 8002816:	6078      	str	r0, [r7, #4]
	Scan_Walls(maze);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff faa1 	bl	8001d60 <Scan_Walls>
	Floodfill(maze);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff fdf2 	bl	8002408 <Floodfill>

	enum Direction best_dir = Best_Cell(maze, maze->mouse_pos);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	e893 0006 	ldmia.w	r3, {r1, r2}
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff25 	bl	800267a <Best_Cell>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]

	if (best_dir == (enum Direction)((maze->mouse_dir + 1) % 4)) { // Right Turn
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	7a1b      	ldrb	r3, [r3, #8]
 8002838:	3301      	adds	r3, #1
 800283a:	425a      	negs	r2, r3
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	f002 0203 	and.w	r2, r2, #3
 8002844:	bf58      	it	pl
 8002846:	4253      	negpl	r3, r2
 8002848:	b2db      	uxtb	r3, r3
 800284a:	7bfa      	ldrb	r2, [r7, #15]
 800284c:	429a      	cmp	r2, r3
 800284e:	d11e      	bne.n	800288e <Search_Mode+0x7e>
			Smooth_Turn_Container(SEARCH_FWD, SEARCH_ROT_RIGHT, &forward_profile, &rotational_profile);
 8002850:	4d83      	ldr	r5, [pc, #524]	@ (8002a60 <Search_Mode+0x250>)
 8002852:	4b84      	ldr	r3, [pc, #528]	@ (8002a64 <Search_Mode+0x254>)
 8002854:	9305      	str	r3, [sp, #20]
 8002856:	4b84      	ldr	r3, [pc, #528]	@ (8002a68 <Search_Mode+0x258>)
 8002858:	9304      	str	r3, [sp, #16]
 800285a:	4b84      	ldr	r3, [pc, #528]	@ (8002a6c <Search_Mode+0x25c>)
 800285c:	466c      	mov	r4, sp
 800285e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002860:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002864:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002868:	f000 fc06 	bl	8003078 <Smooth_Turn_Container>
			maze->mouse_dir = (enum Direction)((maze->mouse_dir + 1) % 4);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	7a1b      	ldrb	r3, [r3, #8]
 8002870:	3301      	adds	r3, #1
 8002872:	425a      	negs	r2, r3
 8002874:	f003 0303 	and.w	r3, r3, #3
 8002878:	f002 0203 	and.w	r2, r2, #3
 800287c:	bf58      	it	pl
 800287e:	4253      	negpl	r3, r2
 8002880:	b2da      	uxtb	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	721a      	strb	r2, [r3, #8]
			prev_action = RIGHT_TURN;
 8002886:	4b7a      	ldr	r3, [pc, #488]	@ (8002a70 <Search_Mode+0x260>)
 8002888:	2201      	movs	r2, #1
 800288a:	701a      	strb	r2, [r3, #0]
 800288c:	e087      	b.n	800299e <Search_Mode+0x18e>
		}
	else if (best_dir == (enum Direction)((maze->mouse_dir + 3) % 4)) { // Left Turn
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7a1b      	ldrb	r3, [r3, #8]
 8002892:	3303      	adds	r3, #3
 8002894:	425a      	negs	r2, r3
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	f002 0203 	and.w	r2, r2, #3
 800289e:	bf58      	it	pl
 80028a0:	4253      	negpl	r3, r2
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	7bfa      	ldrb	r2, [r7, #15]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d11e      	bne.n	80028e8 <Search_Mode+0xd8>
			Smooth_Turn_Container(SEARCH_TURN_FWD, SEARCH_ROT_LEFT, &forward_profile, &rotational_profile);
 80028aa:	4d72      	ldr	r5, [pc, #456]	@ (8002a74 <Search_Mode+0x264>)
 80028ac:	4b6d      	ldr	r3, [pc, #436]	@ (8002a64 <Search_Mode+0x254>)
 80028ae:	9305      	str	r3, [sp, #20]
 80028b0:	4b6d      	ldr	r3, [pc, #436]	@ (8002a68 <Search_Mode+0x258>)
 80028b2:	9304      	str	r3, [sp, #16]
 80028b4:	4b70      	ldr	r3, [pc, #448]	@ (8002a78 <Search_Mode+0x268>)
 80028b6:	466c      	mov	r4, sp
 80028b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80028be:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80028c2:	f000 fbd9 	bl	8003078 <Smooth_Turn_Container>
			maze->mouse_dir = (enum Direction)((maze->mouse_dir + 3) % 4);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	7a1b      	ldrb	r3, [r3, #8]
 80028ca:	3303      	adds	r3, #3
 80028cc:	425a      	negs	r2, r3
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	f002 0203 	and.w	r2, r2, #3
 80028d6:	bf58      	it	pl
 80028d8:	4253      	negpl	r3, r2
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	721a      	strb	r2, [r3, #8]
			prev_action = LEFT_TURN;
 80028e0:	4b63      	ldr	r3, [pc, #396]	@ (8002a70 <Search_Mode+0x260>)
 80028e2:	2202      	movs	r2, #2
 80028e4:	701a      	strb	r2, [r3, #0]
 80028e6:	e05a      	b.n	800299e <Search_Mode+0x18e>
		}
	else if (best_dir == (enum Direction)((maze->mouse_dir + 2) % 4)) { // About turn
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	7a1b      	ldrb	r3, [r3, #8]
 80028ec:	3302      	adds	r3, #2
 80028ee:	425a      	negs	r2, r3
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	f002 0203 	and.w	r2, r2, #3
 80028f8:	bf58      	it	pl
 80028fa:	4253      	negpl	r3, r2
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	7bfa      	ldrb	r2, [r7, #15]
 8002900:	429a      	cmp	r2, r3
 8002902:	d14c      	bne.n	800299e <Search_Mode+0x18e>
		if (wall_front) { // Back up into wall to realign, continue from there
 8002904:	4b5d      	ldr	r3, [pc, #372]	@ (8002a7c <Search_Mode+0x26c>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d032      	beq.n	8002972 <Search_Mode+0x162>
				Profile_Container(SEARCH_STOP_FWD, &forward_profile);
 800290c:	4b5c      	ldr	r3, [pc, #368]	@ (8002a80 <Search_Mode+0x270>)
 800290e:	4a56      	ldr	r2, [pc, #344]	@ (8002a68 <Search_Mode+0x258>)
 8002910:	9200      	str	r2, [sp, #0]
 8002912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002914:	f000 fb82 	bl	800301c <Profile_Container>
				Profile_Container(ROT_ABOUT, &rotational_profile);
 8002918:	4b5a      	ldr	r3, [pc, #360]	@ (8002a84 <Search_Mode+0x274>)
 800291a:	4a52      	ldr	r2, [pc, #328]	@ (8002a64 <Search_Mode+0x254>)
 800291c:	9200      	str	r2, [sp, #0]
 800291e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002920:	f000 fb7c 	bl	800301c <Profile_Container>
				Clear_Profile(&rotational_profile);
 8002924:	484f      	ldr	r0, [pc, #316]	@ (8002a64 <Search_Mode+0x254>)
 8002926:	f000 fad5 	bl	8002ed4 <Clear_Profile>
				Profile_Container(SEARCH_REVERSE_FWD, &forward_profile);
 800292a:	4b57      	ldr	r3, [pc, #348]	@ (8002a88 <Search_Mode+0x278>)
 800292c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a68 <Search_Mode+0x258>)
 800292e:	9200      	str	r2, [sp, #0]
 8002930:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002932:	f000 fb73 	bl	800301c <Profile_Container>
				forward_profile.direction *= -1;
 8002936:	4b4c      	ldr	r3, [pc, #304]	@ (8002a68 <Search_Mode+0x258>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	425b      	negs	r3, r3
 800293c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a68 <Search_Mode+0x258>)
 800293e:	6213      	str	r3, [r2, #32]
				forward_profile.position = 0;
 8002940:	4b49      	ldr	r3, [pc, #292]	@ (8002a68 <Search_Mode+0x258>)
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
				HAL_Delay(500);
 8002948:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800294c:	f001 fbd4 	bl	80040f8 <HAL_Delay>
				maze->mouse_dir = (enum Direction)((maze->mouse_dir + 2) % 4);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	7a1b      	ldrb	r3, [r3, #8]
 8002954:	3302      	adds	r3, #2
 8002956:	425a      	negs	r2, r3
 8002958:	f003 0303 	and.w	r3, r3, #3
 800295c:	f002 0203 	and.w	r2, r2, #3
 8002960:	bf58      	it	pl
 8002962:	4253      	negpl	r3, r2
 8002964:	b2da      	uxtb	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	721a      	strb	r2, [r3, #8]
				prev_action = ABOUT_FACE;
 800296a:	4b41      	ldr	r3, [pc, #260]	@ (8002a70 <Search_Mode+0x260>)
 800296c:	2203      	movs	r2, #3
 800296e:	701a      	strb	r2, [r3, #0]
 8002970:	e015      	b.n	800299e <Search_Mode+0x18e>
			}
		else { // If no wall, simply turn 180 degrees
				Profile_Container(ROT_ABOUT, &rotational_profile);
 8002972:	4b44      	ldr	r3, [pc, #272]	@ (8002a84 <Search_Mode+0x274>)
 8002974:	4a3b      	ldr	r2, [pc, #236]	@ (8002a64 <Search_Mode+0x254>)
 8002976:	9200      	str	r2, [sp, #0]
 8002978:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800297a:	f000 fb4f 	bl	800301c <Profile_Container>
				maze->mouse_dir = (enum Direction)((maze->mouse_dir + 2) % 4);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	7a1b      	ldrb	r3, [r3, #8]
 8002982:	3302      	adds	r3, #2
 8002984:	425a      	negs	r2, r3
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	f002 0203 	and.w	r2, r2, #3
 800298e:	bf58      	it	pl
 8002990:	4253      	negpl	r3, r2
 8002992:	b2da      	uxtb	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	721a      	strb	r2, [r3, #8]
				prev_action = NONE;
 8002998:	4b35      	ldr	r3, [pc, #212]	@ (8002a70 <Search_Mode+0x260>)
 800299a:	2204      	movs	r2, #4
 800299c:	701a      	strb	r2, [r3, #0]
			}
	}

	if (prev_action == FORWARD_DRIVE) { // Normal forward movement
 800299e:	4b34      	ldr	r3, [pc, #208]	@ (8002a70 <Search_Mode+0x260>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d106      	bne.n	80029b4 <Search_Mode+0x1a4>
		Profile_Container(SEARCH_FWD, &forward_profile);
 80029a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002a60 <Search_Mode+0x250>)
 80029a8:	4a2f      	ldr	r2, [pc, #188]	@ (8002a68 <Search_Mode+0x258>)
 80029aa:	9200      	str	r2, [sp, #0]
 80029ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ae:	f000 fb35 	bl	800301c <Profile_Container>
 80029b2:	e009      	b.n	80029c8 <Search_Mode+0x1b8>
	}
	else if (prev_action == ABOUT_FACE){ // Distance to travel is less than after a forward movement or turn
 80029b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002a70 <Search_Mode+0x260>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	d105      	bne.n	80029c8 <Search_Mode+0x1b8>
		Profile_Container(SEARCH_BACK_TO_WALL_FWD, &forward_profile);
 80029bc:	4b33      	ldr	r3, [pc, #204]	@ (8002a8c <Search_Mode+0x27c>)
 80029be:	4a2a      	ldr	r2, [pc, #168]	@ (8002a68 <Search_Mode+0x258>)
 80029c0:	9200      	str	r2, [sp, #0]
 80029c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029c4:	f000 fb2a 	bl	800301c <Profile_Container>
	}
	else { // On a turn don't make any additional movement

	}

	prev_action = FORWARD_DRIVE;
 80029c8:	4b29      	ldr	r3, [pc, #164]	@ (8002a70 <Search_Mode+0x260>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]

	Update_Mouse_Pos(&maze->mouse_pos, maze->mouse_dir);
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7a1b      	ldrb	r3, [r3, #8]
 80029d4:	4619      	mov	r1, r3
 80029d6:	4610      	mov	r0, r2
 80029d8:	f7ff fc6e 	bl	80022b8 <Update_Mouse_Pos>

	// Check if mouse is in goal, if so change goal back to start location
	if (maze->distances[maze->mouse_pos.y][maze->mouse_pos.x] == 0) {
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	0109      	lsls	r1, r1, #4
 80029e8:	440b      	add	r3, r1
 80029ea:	3302      	adds	r3, #2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d130      	bne.n	8002a58 <Search_Mode+0x248>
		if (!((maze->goalPos[0].x == 0) && (maze->goalPos[0].y == 0))) {
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f8d3 390c 	ldr.w	r3, [r3, #2316]	@ 0x90c
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d104      	bne.n	8002a0a <Search_Mode+0x1fa>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f8d3 3910 	ldr.w	r3, [r3, #2320]	@ 0x910
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d004      	beq.n	8002a14 <Search_Mode+0x204>
			Set_Goal_Cell(maze, 1); // Change goal cell back to origin
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff fcb9 	bl	8002384 <Set_Goal_Cell>
			maze->mouse_dir = NORTH;
			prev_action = ABOUT_FACE;
		}
	}

}
 8002a12:	e021      	b.n	8002a58 <Search_Mode+0x248>
			armed = false;
 8002a14:	4b1e      	ldr	r3, [pc, #120]	@ (8002a90 <Search_Mode+0x280>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]
			Set_Goal_Cell(maze, 4); // Change goal cell back to center of maze
 8002a1a:	2104      	movs	r1, #4
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7ff fcb1 	bl	8002384 <Set_Goal_Cell>
			maze->mouse_dir = NORTH;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	721a      	strb	r2, [r3, #8]
			Profile_Container(SEARCH_STOP_FWD, &forward_profile);
 8002a28:	4b15      	ldr	r3, [pc, #84]	@ (8002a80 <Search_Mode+0x270>)
 8002a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002a68 <Search_Mode+0x258>)
 8002a2c:	9200      	str	r2, [sp, #0]
 8002a2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a30:	f000 faf4 	bl	800301c <Profile_Container>
			Profile_Container(ROT_ABOUT, &rotational_profile);
 8002a34:	4b13      	ldr	r3, [pc, #76]	@ (8002a84 <Search_Mode+0x274>)
 8002a36:	4a0b      	ldr	r2, [pc, #44]	@ (8002a64 <Search_Mode+0x254>)
 8002a38:	9200      	str	r2, [sp, #0]
 8002a3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a3c:	f000 faee 	bl	800301c <Profile_Container>
			Profile_Container(SEARCH_REVERSE_FWD, &forward_profile);
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <Search_Mode+0x278>)
 8002a42:	4a09      	ldr	r2, [pc, #36]	@ (8002a68 <Search_Mode+0x258>)
 8002a44:	9200      	str	r2, [sp, #0]
 8002a46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a48:	f000 fae8 	bl	800301c <Profile_Container>
			maze->mouse_dir = NORTH;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	721a      	strb	r2, [r3, #8]
			prev_action = ABOUT_FACE;
 8002a52:	4b07      	ldr	r3, [pc, #28]	@ (8002a70 <Search_Mode+0x260>)
 8002a54:	2203      	movs	r2, #3
 8002a56:	701a      	strb	r2, [r3, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a60:	2000001c 	.word	0x2000001c
 8002a64:	20000c20 	.word	0x20000c20
 8002a68:	20000bfc 	.word	0x20000bfc
 8002a6c:	2000006c 	.word	0x2000006c
 8002a70:	20000008 	.word	0x20000008
 8002a74:	2000002c 	.word	0x2000002c
 8002a78:	2000005c 	.word	0x2000005c
 8002a7c:	20000ca8 	.word	0x20000ca8
 8002a80:	2000003c 	.word	0x2000003c
 8002a84:	2000007c 	.word	0x2000007c
 8002a88:	2000004c 	.word	0x2000004c
 8002a8c:	2000000c 	.word	0x2000000c
 8002a90:	200002c0 	.word	0x200002c0

08002a94 <Set_Motor_Volts>:
float motor_left_previous_speed = 0;
float motor_right_previous_speed = 0;

bool motor_controller_enabled = true;

void Set_Motor_Volts(motor_t motor, float voltage_to_translate) {
 8002a94:	b590      	push	{r4, r7, lr}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	6039      	str	r1, [r7, #0]
 8002a9e:	71fb      	strb	r3, [r7, #7]
	voltage_to_translate = voltage_to_translate > MAX_MOTOR_VOLTAGE ? MAX_MOTOR_VOLTAGE : voltage_to_translate;
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	@ (8002b60 <Set_Motor_Volts+0xcc>)
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	6838      	ldr	r0, [r7, #0]
 8002aa6:	f7fe fa61 	bl	8000f6c <__aeabi_fcmpgt>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <Set_Motor_Volts+0x20>
 8002ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b60 <Set_Motor_Volts+0xcc>)
 8002ab2:	e000      	b.n	8002ab6 <Set_Motor_Volts+0x22>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	603b      	str	r3, [r7, #0]
	voltage_to_translate = voltage_to_translate < -MAX_MOTOR_VOLTAGE ? -MAX_MOTOR_VOLTAGE : voltage_to_translate;
 8002ab8:	4b29      	ldr	r3, [pc, #164]	@ (8002b60 <Set_Motor_Volts+0xcc>)
 8002aba:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002abe:	4619      	mov	r1, r3
 8002ac0:	6838      	ldr	r0, [r7, #0]
 8002ac2:	f7fe fa35 	bl	8000f30 <__aeabi_fcmplt>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <Set_Motor_Volts+0x40>
 8002acc:	4b24      	ldr	r3, [pc, #144]	@ (8002b60 <Set_Motor_Volts+0xcc>)
 8002ace:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002ad2:	e000      	b.n	8002ad6 <Set_Motor_Volts+0x42>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	603b      	str	r3, [r7, #0]

	int counter_period = MAX_PWM * (voltage_to_translate + Calculate_Battery_Bias(voltage_to_translate)) / mouse_state.battery_voltage;
 8002ad8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe f835 	bl	8000b4c <__aeabi_i2f>
 8002ae2:	4604      	mov	r4, r0
 8002ae4:	6838      	ldr	r0, [r7, #0]
 8002ae6:	f000 fc37 	bl	8003358 <Calculate_Battery_Bias>
 8002aea:	4603      	mov	r3, r0
 8002aec:	6839      	ldr	r1, [r7, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd ff78 	bl	80009e4 <__addsf3>
 8002af4:	4603      	mov	r3, r0
 8002af6:	4619      	mov	r1, r3
 8002af8:	4620      	mov	r0, r4
 8002afa:	f7fe f87b 	bl	8000bf4 <__aeabi_fmul>
 8002afe:	4603      	mov	r3, r0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fd fc87 	bl	8000414 <__aeabi_f2d>
 8002b06:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <Set_Motor_Volts+0xd0>)
 8002b08:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002b0c:	f7fd fe04 	bl	8000718 <__aeabi_ddiv>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	4610      	mov	r0, r2
 8002b16:	4619      	mov	r1, r3
 8002b18:	f7fd fee6 	bl	80008e8 <__aeabi_d2iz>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	60fb      	str	r3, [r7, #12]
	if (counter_period < 0) {
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	da08      	bge.n	8002b38 <Set_Motor_Volts+0xa4>
		Set_Direction(motor, REVERSE);
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	2101      	movs	r1, #1
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f848 	bl	8002bc0 <Set_Direction>
		counter_period = -counter_period;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	425b      	negs	r3, r3
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	e007      	b.n	8002b48 <Set_Motor_Volts+0xb4>
	}
	else if (counter_period > 0) {
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	dd04      	ble.n	8002b48 <Set_Motor_Volts+0xb4>
		Set_Direction(motor, FORWARD);
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	2100      	movs	r1, #0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f83c 	bl	8002bc0 <Set_Direction>
	}

	Set_PWM(motor, counter_period);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	4611      	mov	r1, r2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 f809 	bl	8002b68 <Set_PWM>
}
 8002b56:	bf00      	nop
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd90      	pop	{r4, r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40c00000 	.word	0x40c00000
 8002b64:	20000298 	.word	0x20000298

08002b68 <Set_PWM>:

void Set_PWM(motor_t motor, uint16_t counter_period) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	460a      	mov	r2, r1
 8002b72:	71fb      	strb	r3, [r7, #7]
 8002b74:	4613      	mov	r3, r2
 8002b76:	80bb      	strh	r3, [r7, #4]
	// Software limit for motor voltage ~6V
	counter_period = counter_period > PWM_LIMIT ? PWM_LIMIT: counter_period;
 8002b78:	f240 6271 	movw	r2, #1649	@ 0x671
 8002b7c:	88bb      	ldrh	r3, [r7, #4]
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	bf28      	it	cs
 8002b82:	4613      	movcs	r3, r2
 8002b84:	80bb      	strh	r3, [r7, #4]
	counter_period = counter_period < 50 ? 0: counter_period;
 8002b86:	88bb      	ldrh	r3, [r7, #4]
 8002b88:	2b31      	cmp	r3, #49	@ 0x31
 8002b8a:	d901      	bls.n	8002b90 <Set_PWM+0x28>
 8002b8c:	88bb      	ldrh	r3, [r7, #4]
 8002b8e:	e000      	b.n	8002b92 <Set_PWM+0x2a>
 8002b90:	2300      	movs	r3, #0
 8002b92:	80bb      	strh	r3, [r7, #4]
	switch(motor) {
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <Set_PWM+0x38>
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d005      	beq.n	8002baa <Set_PWM+0x42>
			break;
		case MOTOR_RIGHT:
			TIM2->CCR3 = counter_period;
			break;
	}
}
 8002b9e:	e009      	b.n	8002bb4 <Set_PWM+0x4c>
			TIM2->CCR4 = counter_period;
 8002ba0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ba4:	88bb      	ldrh	r3, [r7, #4]
 8002ba6:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8002ba8:	e004      	b.n	8002bb4 <Set_PWM+0x4c>
			TIM2->CCR3 = counter_period;
 8002baa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002bae:	88bb      	ldrh	r3, [r7, #4]
 8002bb0:	63d3      	str	r3, [r2, #60]	@ 0x3c
			break;
 8002bb2:	bf00      	nop
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bc80      	pop	{r7}
 8002bbc:	4770      	bx	lr
	...

08002bc0 <Set_Direction>:

void Set_Direction(motor_t motor, motor_direction_t direction) {
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	460a      	mov	r2, r1
 8002bca:	71fb      	strb	r3, [r7, #7]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	71bb      	strb	r3, [r7, #6]
	switch(motor) {
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d002      	beq.n	8002bdc <Set_Direction+0x1c>
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d032      	beq.n	8002c40 <Set_Direction+0x80>
					HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 0);
					break;
			}
			break;
	}
}
 8002bda:	e066      	b.n	8002caa <Set_Direction+0xea>
			switch(direction) {
 8002bdc:	79bb      	ldrb	r3, [r7, #6]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d020      	beq.n	8002c24 <Set_Direction+0x64>
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	dc5e      	bgt.n	8002ca4 <Set_Direction+0xe4>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <Set_Direction+0x30>
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d00d      	beq.n	8002c0a <Set_Direction+0x4a>
			break;
 8002bee:	e059      	b.n	8002ca4 <Set_Direction+0xe4>
					HAL_GPIO_WritePin(ML_FWD_GPIO_Port,  ML_FWD_Pin, 1);
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bf6:	482f      	ldr	r0, [pc, #188]	@ (8002cb4 <Set_Direction+0xf4>)
 8002bf8:	f002 fa3e 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, 0);
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c02:	482d      	ldr	r0, [pc, #180]	@ (8002cb8 <Set_Direction+0xf8>)
 8002c04:	f002 fa38 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002c08:	e019      	b.n	8002c3e <Set_Direction+0x7e>
					HAL_GPIO_WritePin(ML_FWD_GPIO_Port,  ML_FWD_Pin, 0);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c10:	4828      	ldr	r0, [pc, #160]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c12:	f002 fa31 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, 1);
 8002c16:	2201      	movs	r2, #1
 8002c18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c1c:	4826      	ldr	r0, [pc, #152]	@ (8002cb8 <Set_Direction+0xf8>)
 8002c1e:	f002 fa2b 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002c22:	e00c      	b.n	8002c3e <Set_Direction+0x7e>
					HAL_GPIO_WritePin(ML_FWD_GPIO_Port,  ML_FWD_Pin, 0);
 8002c24:	2200      	movs	r2, #0
 8002c26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c2a:	4822      	ldr	r0, [pc, #136]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c2c:	f002 fa24 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, 0);
 8002c30:	2200      	movs	r2, #0
 8002c32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c36:	4820      	ldr	r0, [pc, #128]	@ (8002cb8 <Set_Direction+0xf8>)
 8002c38:	f002 fa1e 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002c3c:	bf00      	nop
			break;
 8002c3e:	e031      	b.n	8002ca4 <Set_Direction+0xe4>
			switch(direction) {
 8002c40:	79bb      	ldrb	r3, [r7, #6]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d020      	beq.n	8002c88 <Set_Direction+0xc8>
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	dc2e      	bgt.n	8002ca8 <Set_Direction+0xe8>
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <Set_Direction+0x94>
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d00d      	beq.n	8002c6e <Set_Direction+0xae>
			break;
 8002c52:	e029      	b.n	8002ca8 <Set_Direction+0xe8>
					HAL_GPIO_WritePin(MR_FWD_GPIO_Port,  MR_FWD_Pin, 1);
 8002c54:	2201      	movs	r2, #1
 8002c56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c5a:	4816      	ldr	r0, [pc, #88]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c5c:	f002 fa0c 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 0);
 8002c60:	2200      	movs	r2, #0
 8002c62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c66:	4813      	ldr	r0, [pc, #76]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c68:	f002 fa06 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002c6c:	e019      	b.n	8002ca2 <Set_Direction+0xe2>
					HAL_GPIO_WritePin(MR_FWD_GPIO_Port,  MR_FWD_Pin, 0);
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c74:	480f      	ldr	r0, [pc, #60]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c76:	f002 f9ff 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 1);
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c80:	480c      	ldr	r0, [pc, #48]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c82:	f002 f9f9 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002c86:	e00c      	b.n	8002ca2 <Set_Direction+0xe2>
					HAL_GPIO_WritePin(MR_FWD_GPIO_Port,  MR_FWD_Pin, 0);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c8e:	4809      	ldr	r0, [pc, #36]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c90:	f002 f9f2 	bl	8005078 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 0);
 8002c94:	2200      	movs	r2, #0
 8002c96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c9a:	4806      	ldr	r0, [pc, #24]	@ (8002cb4 <Set_Direction+0xf4>)
 8002c9c:	f002 f9ec 	bl	8005078 <HAL_GPIO_WritePin>
					break;
 8002ca0:	bf00      	nop
			break;
 8002ca2:	e001      	b.n	8002ca8 <Set_Direction+0xe8>
			break;
 8002ca4:	bf00      	nop
 8002ca6:	e000      	b.n	8002caa <Set_Direction+0xea>
			break;
 8002ca8:	bf00      	nop
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40010c00 	.word	0x40010c00
 8002cb8:	40010800 	.word	0x40010800

08002cbc <Position_Controller>:

float Position_Controller(float velocity) {
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	float increment = velocity * SYSTICK_INTERVAL;
 8002cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d44 <Position_Controller+0x88>)
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7fd ff93 	bl	8000bf4 <__aeabi_fmul>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	60fb      	str	r3, [r7, #12]
	forward_error += increment - delta_position_forward;
 8002cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d48 <Position_Controller+0x8c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f7fd fe81 	bl	80009e0 <__aeabi_fsub>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <Position_Controller+0x90>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4610      	mov	r0, r2
 8002cea:	f7fd fe7b 	bl	80009e4 <__addsf3>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4b16      	ldr	r3, [pc, #88]	@ (8002d4c <Position_Controller+0x90>)
 8002cf4:	601a      	str	r2, [r3, #0]
	float forward_error_difference = forward_error - previous_forward_error;
 8002cf6:	4b15      	ldr	r3, [pc, #84]	@ (8002d4c <Position_Controller+0x90>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a15      	ldr	r2, [pc, #84]	@ (8002d50 <Position_Controller+0x94>)
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7fd fe6d 	bl	80009e0 <__aeabi_fsub>
 8002d06:	4603      	mov	r3, r0
 8002d08:	60bb      	str	r3, [r7, #8]
	previous_forward_error = forward_error;
 8002d0a:	4b10      	ldr	r3, [pc, #64]	@ (8002d4c <Position_Controller+0x90>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a10      	ldr	r2, [pc, #64]	@ (8002d50 <Position_Controller+0x94>)
 8002d10:	6013      	str	r3, [r2, #0]

	return FWD_KP * forward_error + FWD_KD * forward_error_difference;
 8002d12:	4a10      	ldr	r2, [pc, #64]	@ (8002d54 <Position_Controller+0x98>)
 8002d14:	4b0d      	ldr	r3, [pc, #52]	@ (8002d4c <Position_Controller+0x90>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	f7fd ff6a 	bl	8000bf4 <__aeabi_fmul>
 8002d20:	4603      	mov	r3, r0
 8002d22:	461c      	mov	r4, r3
 8002d24:	4b0c      	ldr	r3, [pc, #48]	@ (8002d58 <Position_Controller+0x9c>)
 8002d26:	68b9      	ldr	r1, [r7, #8]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fd ff63 	bl	8000bf4 <__aeabi_fmul>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	4619      	mov	r1, r3
 8002d32:	4620      	mov	r0, r4
 8002d34:	f7fd fe56 	bl	80009e4 <__addsf3>
 8002d38:	4603      	mov	r3, r0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd90      	pop	{r4, r7, pc}
 8002d42:	bf00      	nop
 8002d44:	3a83126f 	.word	0x3a83126f
 8002d48:	20000c6c 	.word	0x20000c6c
 8002d4c:	20000c8c 	.word	0x20000c8c
 8002d50:	20000c90 	.word	0x20000c90
 8002d54:	3ef04ea3 	.word	0x3ef04ea3
 8002d58:	41b4a52a 	.word	0x41b4a52a

08002d5c <Rotational_Controller>:

float Rotational_Controller(float steering_adjustment, float omega) {
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
	float increment = omega * SYSTICK_INTERVAL;
 8002d66:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <Rotational_Controller+0x9c>)
 8002d68:	4619      	mov	r1, r3
 8002d6a:	6838      	ldr	r0, [r7, #0]
 8002d6c:	f7fd ff42 	bl	8000bf4 <__aeabi_fmul>
 8002d70:	4603      	mov	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]
	rotational_error += increment - delta_position_rotational;
 8002d74:	4b21      	ldr	r3, [pc, #132]	@ (8002dfc <Rotational_Controller+0xa0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f7fd fe30 	bl	80009e0 <__aeabi_fsub>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b1e      	ldr	r3, [pc, #120]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	f7fd fe2a 	bl	80009e4 <__addsf3>
 8002d90:	4603      	mov	r3, r0
 8002d92:	461a      	mov	r2, r3
 8002d94:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002d96:	601a      	str	r2, [r3, #0]
	rotational_error += steering_adjustment;
 8002d98:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fe20 	bl	80009e4 <__addsf3>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	4b15      	ldr	r3, [pc, #84]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002daa:	601a      	str	r2, [r3, #0]
	float rotational_error_difference = rotational_error - previous_rotational_error;
 8002dac:	4b14      	ldr	r3, [pc, #80]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a14      	ldr	r2, [pc, #80]	@ (8002e04 <Rotational_Controller+0xa8>)
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	4611      	mov	r1, r2
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fd fe12 	bl	80009e0 <__aeabi_fsub>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	60bb      	str	r3, [r7, #8]
	previous_rotational_error = rotational_error;
 8002dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8002e04 <Rotational_Controller+0xa8>)
 8002dc6:	6013      	str	r3, [r2, #0]

	return ROT_KP * rotational_error + ROT_KD * rotational_error_difference;
 8002dc8:	4a0f      	ldr	r2, [pc, #60]	@ (8002e08 <Rotational_Controller+0xac>)
 8002dca:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <Rotational_Controller+0xa4>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	f7fd ff0f 	bl	8000bf4 <__aeabi_fmul>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461c      	mov	r4, r3
 8002dda:	4b0c      	ldr	r3, [pc, #48]	@ (8002e0c <Rotational_Controller+0xb0>)
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fd ff08 	bl	8000bf4 <__aeabi_fmul>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4619      	mov	r1, r3
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7fd fdfb 	bl	80009e4 <__addsf3>
 8002dee:	4603      	mov	r3, r0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd90      	pop	{r4, r7, pc}
 8002df8:	3a83126f 	.word	0x3a83126f
 8002dfc:	20000c70 	.word	0x20000c70
 8002e00:	20000c94 	.word	0x20000c94
 8002e04:	20000c98 	.word	0x20000c98
 8002e08:	3eb8da06 	.word	0x3eb8da06
 8002e0c:	418af534 	.word	0x418af534

08002e10 <Update_Motors>:
	feedforward += acceleration_feedforward;

	return feedforward;
}

void Update_Motors(float velocity, float omega, float steering_adjustment) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08c      	sub	sp, #48	@ 0x30
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
	steering_adjustment = rotational_profile.state == IDLE || rotational_profile.state == COMPLETE ? steering_adjustment : 0;
 8002e1c:	4b29      	ldr	r3, [pc, #164]	@ (8002ec4 <Update_Motors+0xb4>)
 8002e1e:	7c1b      	ldrb	r3, [r3, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d003      	beq.n	8002e2c <Update_Motors+0x1c>
 8002e24:	4b27      	ldr	r3, [pc, #156]	@ (8002ec4 <Update_Motors+0xb4>)
 8002e26:	7c1b      	ldrb	r3, [r3, #16]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d101      	bne.n	8002e30 <Update_Motors+0x20>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	e001      	b.n	8002e34 <Update_Motors+0x24>
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	607b      	str	r3, [r7, #4]

	float position_output = Position_Controller(velocity);
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f7ff ff40 	bl	8002cbc <Position_Controller>
 8002e3c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	float rotational_output = Rotational_Controller(steering_adjustment, omega);
 8002e3e:	68b9      	ldr	r1, [r7, #8]
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f7ff ff8b 	bl	8002d5c <Rotational_Controller>
 8002e46:	62b8      	str	r0, [r7, #40]	@ 0x28

	float motor_left_voltage = 0;
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
	float motor_right_voltage = 0;
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	623b      	str	r3, [r7, #32]
	motor_left_voltage = position_output - rotational_output;
 8002e54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e58:	f7fd fdc2 	bl	80009e0 <__aeabi_fsub>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	627b      	str	r3, [r7, #36]	@ 0x24
	motor_right_voltage = position_output + rotational_output;
 8002e60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e64:	f7fd fdbe 	bl	80009e4 <__addsf3>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	623b      	str	r3, [r7, #32]

	float tangent_speed = omega * MOUSE_RADIUS * RADIANS_PER_DEGREE;
 8002e6c:	4b16      	ldr	r3, [pc, #88]	@ (8002ec8 <Update_Motors+0xb8>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68b9      	ldr	r1, [r7, #8]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fd febe 	bl	8000bf4 <__aeabi_fmul>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	4b13      	ldr	r3, [pc, #76]	@ (8002ecc <Update_Motors+0xbc>)
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4610      	mov	r0, r2
 8002e82:	f7fd feb7 	bl	8000bf4 <__aeabi_fmul>
 8002e86:	4603      	mov	r3, r0
 8002e88:	61fb      	str	r3, [r7, #28]
	float motor_left_speed = velocity - tangent_speed;
 8002e8a:	69f9      	ldr	r1, [r7, #28]
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f7fd fda7 	bl	80009e0 <__aeabi_fsub>
 8002e92:	4603      	mov	r3, r0
 8002e94:	61bb      	str	r3, [r7, #24]
	float motor_right_speed = velocity + tangent_speed;
 8002e96:	69f9      	ldr	r1, [r7, #28]
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7fd fda3 	bl	80009e4 <__addsf3>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	617b      	str	r3, [r7, #20]
	#ifdef FEEDFORWARD_ENABLE
		motor_left_voltage += Feed_Forward(MOTOR_LEFT, motor_left_speed);
		motor_right_voltage += Feed_Forward(MOTOR_RIGHT, motor_right_speed);
	#endif
	if (motor_controller_enabled) {
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <Update_Motors+0xc0>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d007      	beq.n	8002eba <Update_Motors+0xaa>
		Set_Motor_Volts(MOTOR_LEFT, motor_left_voltage);
 8002eaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002eac:	2000      	movs	r0, #0
 8002eae:	f7ff fdf1 	bl	8002a94 <Set_Motor_Volts>
		Set_Motor_Volts(MOTOR_RIGHT, motor_right_voltage);
 8002eb2:	6a39      	ldr	r1, [r7, #32]
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	f7ff fded 	bl	8002a94 <Set_Motor_Volts>
	}
}
 8002eba:	bf00      	nop
 8002ebc:	3730      	adds	r7, #48	@ 0x30
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000c20 	.word	0x20000c20
 8002ec8:	08007b1c 	.word	0x08007b1c
 8002ecc:	3c8efa35 	.word	0x3c8efa35
 8002ed0:	2000008c 	.word	0x2000008c

08002ed4 <Clear_Profile>:
extern float mouse_angle;

float on_completion_error_forward = 0;
float on_completion_error_rotational = 0;

void Clear_Profile(profile_t* profile) {
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
	bzero(profile, sizeof(profile_t));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	2324      	movs	r3, #36	@ 0x24
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	f004 fd5f 	bl	80079a8 <memset>
	profile->state = IDLE; // Should be handled above, just make sure it's IDLE
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	741a      	strb	r2, [r3, #16]
	profile->direction = 1;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	621a      	str	r2, [r3, #32]
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <Start_Profile>:

void Start_Profile(param_t parameters, profile_t* profile) {
 8002f00:	b590      	push	{r4, r7, lr}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	463c      	mov	r4, r7
 8002f08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (parameters.distance < 0) {
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f04f 0100 	mov.w	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7fe f80c 	bl	8000f30 <__aeabi_fcmplt>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d007      	beq.n	8002f2e <Start_Profile+0x2e>
		profile->direction = -1;
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	f04f 32ff 	mov.w	r2, #4294967295
 8002f24:	621a      	str	r2, [r3, #32]
		parameters.distance *= -1;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002f2c:	603b      	str	r3, [r7, #0]
	}
	if (parameters.distance < 1.0) {
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fd fffb 	bl	8000f30 <__aeabi_fcmplt>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <Start_Profile+0x48>
		profile->state = COMPLETE;
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	2203      	movs	r2, #3
 8002f44:	741a      	strb	r2, [r3, #16]
		return;
 8002f46:	e062      	b.n	800300e <Start_Profile+0x10e>
	}
	if (parameters.end_speed > parameters.max_speed) {
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	4611      	mov	r1, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe f80c 	bl	8000f6c <__aeabi_fcmpgt>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <Start_Profile+0x5e>
		parameters.end_speed = parameters.max_speed;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	60bb      	str	r3, [r7, #8]
	}

	profile->position = 0;
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	619a      	str	r2, [r3, #24]
	profile->parameters.distance += profile == &forward_profile ? on_completion_error_forward : 0;
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	4929      	ldr	r1, [pc, #164]	@ (8003014 <Start_Profile+0x114>)
 8002f6e:	428b      	cmp	r3, r1
 8002f70:	d102      	bne.n	8002f78 <Start_Profile+0x78>
 8002f72:	4b29      	ldr	r3, [pc, #164]	@ (8003018 <Start_Profile+0x118>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	e001      	b.n	8002f7c <Start_Profile+0x7c>
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd fd30 	bl	80009e4 <__addsf3>
 8002f84:	4603      	mov	r3, r0
 8002f86:	461a      	mov	r2, r3
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	601a      	str	r2, [r3, #0]
	parameters.max_speed = profile->direction * fabsf(parameters.max_speed);
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fd fddb 	bl	8000b4c <__aeabi_i2f>
 8002f96:	4602      	mov	r2, r0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f7fd fe27 	bl	8000bf4 <__aeabi_fmul>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	607b      	str	r3, [r7, #4]
	parameters.end_speed = profile->direction * fabsf(parameters.end_speed);
 8002faa:	6a3b      	ldr	r3, [r7, #32]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd fdcc 	bl	8000b4c <__aeabi_i2f>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4610      	mov	r0, r2
 8002fc0:	f7fd fe18 	bl	8000bf4 <__aeabi_fmul>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	60bb      	str	r3, [r7, #8]
	parameters.acceleration = fabsf(parameters.acceleration);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fce:	60fb      	str	r3, [r7, #12]
	memcpy(&(profile->parameters), &parameters, sizeof(param_t));
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	4639      	mov	r1, r7
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f004 fd2a 	bl	8007a30 <memcpy>
	profile->inverse_acceleration = parameters.acceleration >= 1 ? (1.0f / parameters.acceleration) : 1.0;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fd ffb8 	bl	8000f58 <__aeabi_fcmpge>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d008      	beq.n	8003000 <Start_Profile+0x100>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002ff6:	f7fd feb1 	bl	8000d5c <__aeabi_fdiv>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	e001      	b.n	8003004 <Start_Profile+0x104>
 8003000:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003004:	6a3b      	ldr	r3, [r7, #32]
 8003006:	61da      	str	r2, [r3, #28]

	profile->state = ACCELERATING;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	2201      	movs	r2, #1
 800300c:	741a      	strb	r2, [r3, #16]
}
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	bd90      	pop	{r4, r7, pc}
 8003014:	20000bfc 	.word	0x20000bfc
 8003018:	20000c9c 	.word	0x20000c9c

0800301c <Profile_Container>:

void Profile_Container(param_t parameters, profile_t* profile) {
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b089      	sub	sp, #36	@ 0x24
 8003020:	af02      	add	r7, sp, #8
 8003022:	463c      	mov	r4, r7
 8003024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float original_position = mouse_position;
 8003028:	4b11      	ldr	r3, [pc, #68]	@ (8003070 <Profile_Container+0x54>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	617b      	str	r3, [r7, #20]
	Start_Profile(parameters, profile);
 800302e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	463b      	mov	r3, r7
 8003034:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003036:	f7ff ff63 	bl	8002f00 <Start_Profile>
	while (profile->state != COMPLETE);
 800303a:	bf00      	nop
 800303c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303e:	7c1b      	ldrb	r3, [r3, #16]
 8003040:	2b03      	cmp	r3, #3
 8003042:	d1fb      	bne.n	800303c <Profile_Container+0x20>
	float delta_position = mouse_position - original_position;
 8003044:	4b0a      	ldr	r3, [pc, #40]	@ (8003070 <Profile_Container+0x54>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6979      	ldr	r1, [r7, #20]
 800304a:	4618      	mov	r0, r3
 800304c:	f7fd fcc8 	bl	80009e0 <__aeabi_fsub>
 8003050:	4603      	mov	r3, r0
 8003052:	613b      	str	r3, [r7, #16]
	on_completion_error_forward = parameters.distance - delta_position;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	6939      	ldr	r1, [r7, #16]
 8003058:	4618      	mov	r0, r3
 800305a:	f7fd fcc1 	bl	80009e0 <__aeabi_fsub>
 800305e:	4603      	mov	r3, r0
 8003060:	461a      	mov	r2, r3
 8003062:	4b04      	ldr	r3, [pc, #16]	@ (8003074 <Profile_Container+0x58>)
 8003064:	601a      	str	r2, [r3, #0]
}
 8003066:	bf00      	nop
 8003068:	371c      	adds	r7, #28
 800306a:	46bd      	mov	sp, r7
 800306c:	bd90      	pop	{r4, r7, pc}
 800306e:	bf00      	nop
 8003070:	20000c78 	.word	0x20000c78
 8003074:	20000c9c 	.word	0x20000c9c

08003078 <Smooth_Turn_Container>:

void Smooth_Turn_Container(param_t fwd_parameters, param_t rot_parameters, profile_t* fwd_profile, profile_t* rot_profile) {
 8003078:	b590      	push	{r4, r7, lr}
 800307a:	b087      	sub	sp, #28
 800307c:	af02      	add	r7, sp, #8
 800307e:	463c      	mov	r4, r7
 8003080:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	adjust_steering = false;
 8003084:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <Smooth_Turn_Container+0x58>)
 8003086:	2200      	movs	r2, #0
 8003088:	701a      	strb	r2, [r3, #0]
	Start_Profile(fwd_parameters, fwd_profile);
 800308a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	463b      	mov	r3, r7
 8003090:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003092:	f7ff ff35 	bl	8002f00 <Start_Profile>
	Start_Profile(rot_parameters, rot_profile);
 8003096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	f107 0320 	add.w	r3, r7, #32
 800309e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030a0:	f7ff ff2e 	bl	8002f00 <Start_Profile>
	while (rot_profile->state != COMPLETE);
 80030a4:	bf00      	nop
 80030a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a8:	7c1b      	ldrb	r3, [r3, #16]
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d1fb      	bne.n	80030a6 <Smooth_Turn_Container+0x2e>
	Clear_Profile(rot_profile);
 80030ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80030b0:	f7ff ff10 	bl	8002ed4 <Clear_Profile>
	adjust_steering = true;
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <Smooth_Turn_Container+0x58>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	701a      	strb	r2, [r3, #0]
	while (fwd_profile->state != COMPLETE);
 80030ba:	bf00      	nop
 80030bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030be:	7c1b      	ldrb	r3, [r3, #16]
 80030c0:	2b03      	cmp	r3, #3
 80030c2:	d1fb      	bne.n	80030bc <Smooth_Turn_Container+0x44>
}
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd90      	pop	{r4, r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20000cab 	.word	0x20000cab

080030d4 <Calculate_Braking_Distance>:

float Calculate_Braking_Distance(float current_speed, float end_speed, float inverse_acceleration) {
 80030d4:	b5b0      	push	{r4, r5, r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
	return fabsf(current_speed * current_speed - end_speed * end_speed) * 0.5 * inverse_acceleration;
 80030e0:	68f9      	ldr	r1, [r7, #12]
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f7fd fd86 	bl	8000bf4 <__aeabi_fmul>
 80030e8:	4603      	mov	r3, r0
 80030ea:	461c      	mov	r4, r3
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	68b8      	ldr	r0, [r7, #8]
 80030f0:	f7fd fd80 	bl	8000bf4 <__aeabi_fmul>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4619      	mov	r1, r3
 80030f8:	4620      	mov	r0, r4
 80030fa:	f7fd fc71 	bl	80009e0 <__aeabi_fsub>
 80030fe:	4603      	mov	r3, r0
 8003100:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003104:	4618      	mov	r0, r3
 8003106:	f7fd f985 	bl	8000414 <__aeabi_f2d>
 800310a:	f04f 0200 	mov.w	r2, #0
 800310e:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <Calculate_Braking_Distance+0x70>)
 8003110:	f7fd f9d8 	bl	80004c4 <__aeabi_dmul>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	4614      	mov	r4, r2
 800311a:	461d      	mov	r5, r3
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7fd f979 	bl	8000414 <__aeabi_f2d>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4620      	mov	r0, r4
 8003128:	4629      	mov	r1, r5
 800312a:	f7fd f9cb 	bl	80004c4 <__aeabi_dmul>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4610      	mov	r0, r2
 8003134:	4619      	mov	r1, r3
 8003136:	f7fd fbff 	bl	8000938 <__aeabi_d2f>
 800313a:	4603      	mov	r3, r0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bdb0      	pop	{r4, r5, r7, pc}
 8003144:	3fe00000 	.word	0x3fe00000

08003148 <Update_Profile>:

void Update_Profile(profile_t* profile) {
 8003148:	b590      	push	{r4, r7, lr}
 800314a:	b087      	sub	sp, #28
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
	if (profile->state == IDLE) {
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7c1b      	ldrb	r3, [r3, #16]
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 80bc 	beq.w	80032d2 <Update_Profile+0x18a>
		return;
	}

	float delta_v = profile->parameters.acceleration * SYSTICK_INTERVAL;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	4a5f      	ldr	r2, [pc, #380]	@ (80032dc <Update_Profile+0x194>)
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	4611      	mov	r1, r2
 8003164:	4618      	mov	r0, r3
 8003166:	f7fd fd45 	bl	8000bf4 <__aeabi_fmul>
 800316a:	4603      	mov	r3, r0
 800316c:	617b      	str	r3, [r7, #20]
	float remaining_distance = fabsf(profile->parameters.distance) - fabsf(profile->position);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800317e:	4619      	mov	r1, r3
 8003180:	4610      	mov	r0, r2
 8003182:	f7fd fc2d 	bl	80009e0 <__aeabi_fsub>
 8003186:	4603      	mov	r3, r0
 8003188:	613b      	str	r3, [r7, #16]
	if (profile->state == ACCELERATING) {
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	7c1b      	ldrb	r3, [r3, #16]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d130      	bne.n	80031f4 <Update_Profile+0xac>
		float braking_distance = Calculate_Braking_Distance(profile->speed, profile->parameters.end_speed, profile->inverse_acceleration);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6958      	ldr	r0, [r3, #20]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6899      	ldr	r1, [r3, #8]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	461a      	mov	r2, r3
 80031a0:	f7ff ff98 	bl	80030d4 <Calculate_Braking_Distance>
 80031a4:	60f8      	str	r0, [r7, #12]
		if (remaining_distance < braking_distance) {
 80031a6:	68f9      	ldr	r1, [r7, #12]
 80031a8:	6938      	ldr	r0, [r7, #16]
 80031aa:	f7fd fec1 	bl	8000f30 <__aeabi_fcmplt>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d01f      	beq.n	80031f4 <Update_Profile+0xac>
			profile->state = BRAKING;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	741a      	strb	r2, [r3, #16]
			if (profile->parameters.end_speed == 0) {
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f04f 0100 	mov.w	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fd feaa 	bl	8000f1c <__aeabi_fcmpeq>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00e      	beq.n	80031ec <Update_Profile+0xa4>
				profile->parameters.max_speed = profile->direction * 5.0f;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd fcba 	bl	8000b4c <__aeabi_i2f>
 80031d8:	4603      	mov	r3, r0
 80031da:	4941      	ldr	r1, [pc, #260]	@ (80032e0 <Update_Profile+0x198>)
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fd fd09 	bl	8000bf4 <__aeabi_fmul>
 80031e2:	4603      	mov	r3, r0
 80031e4:	461a      	mov	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	605a      	str	r2, [r3, #4]
 80031ea:	e003      	b.n	80031f4 <Update_Profile+0xac>
			}
			else {
				profile->parameters.max_speed = profile->parameters.end_speed;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	605a      	str	r2, [r3, #4]
			}
		}
	}

	if (profile->speed < profile->parameters.max_speed) {
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	695a      	ldr	r2, [r3, #20]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4619      	mov	r1, r3
 80031fe:	4610      	mov	r0, r2
 8003200:	f7fd fe96 	bl	8000f30 <__aeabi_fcmplt>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d018      	beq.n	800323c <Update_Profile+0xf4>
		profile->speed += delta_v;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	6979      	ldr	r1, [r7, #20]
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd fbe7 	bl	80009e4 <__addsf3>
 8003216:	4603      	mov	r3, r0
 8003218:	461a      	mov	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	615a      	str	r2, [r3, #20]
		if (profile->speed > profile->parameters.max_speed) {
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4619      	mov	r1, r3
 8003228:	4610      	mov	r0, r2
 800322a:	f7fd fe9f 	bl	8000f6c <__aeabi_fcmpgt>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <Update_Profile+0xf4>
			profile->speed = profile->parameters.max_speed;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	615a      	str	r2, [r3, #20]
		}
	}
	if (profile->speed > profile->parameters.max_speed) {
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	695a      	ldr	r2, [r3, #20]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4619      	mov	r1, r3
 8003246:	4610      	mov	r0, r2
 8003248:	f7fd fe90 	bl	8000f6c <__aeabi_fcmpgt>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d018      	beq.n	8003284 <Update_Profile+0x13c>
		profile->speed -= delta_v;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	6979      	ldr	r1, [r7, #20]
 8003258:	4618      	mov	r0, r3
 800325a:	f7fd fbc1 	bl	80009e0 <__aeabi_fsub>
 800325e:	4603      	mov	r3, r0
 8003260:	461a      	mov	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	615a      	str	r2, [r3, #20]
		if (profile->speed < profile->parameters.max_speed) {
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4619      	mov	r1, r3
 8003270:	4610      	mov	r0, r2
 8003272:	f7fd fe5d 	bl	8000f30 <__aeabi_fcmplt>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <Update_Profile+0x13c>
			profile->speed = profile->parameters.max_speed;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	615a      	str	r2, [r3, #20]
		}
	}

	profile->position += profile->speed * SYSTICK_INTERVAL;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	699c      	ldr	r4, [r3, #24]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	4a13      	ldr	r2, [pc, #76]	@ (80032dc <Update_Profile+0x194>)
 800328e:	6812      	ldr	r2, [r2, #0]
 8003290:	4611      	mov	r1, r2
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd fcae 	bl	8000bf4 <__aeabi_fmul>
 8003298:	4603      	mov	r3, r0
 800329a:	4619      	mov	r1, r3
 800329c:	4620      	mov	r0, r4
 800329e:	f7fd fba1 	bl	80009e4 <__addsf3>
 80032a2:	4603      	mov	r3, r0
 80032a4:	461a      	mov	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	619a      	str	r2, [r3, #24]
	if (profile->state != COMPLETE && remaining_distance < 0.125) {
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	7c1b      	ldrb	r3, [r3, #16]
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d010      	beq.n	80032d4 <Update_Profile+0x18c>
 80032b2:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80032b6:	6938      	ldr	r0, [r7, #16]
 80032b8:	f7fd fe3a 	bl	8000f30 <__aeabi_fcmplt>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d008      	beq.n	80032d4 <Update_Profile+0x18c>
		profile->state = COMPLETE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2203      	movs	r2, #3
 80032c6:	741a      	strb	r2, [r3, #16]
		profile->parameters.max_speed = profile->parameters.end_speed;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	605a      	str	r2, [r3, #4]
 80032d0:	e000      	b.n	80032d4 <Update_Profile+0x18c>
		return;
 80032d2:	bf00      	nop
	}
}
 80032d4:	371c      	adds	r7, #28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd90      	pop	{r4, r7, pc}
 80032da:	bf00      	nop
 80032dc:	08007b20 	.word	0x08007b20
 80032e0:	40a00000 	.word	0x40a00000

080032e4 <LED_Power_Init>:
const float ADC_MAX_READING = 4096.0;
const float ADC_REFERENCE_V = 3.3;

const float BATTERY_MULTIPLIER = (ADC_REFERENCE_V / ADC_MAX_READING / DIVIDER_RATIO);

void LED_Power_Init() {
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_Power_GPIO_Port, LED_Power_Pin);
 80032e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032ec:	4802      	ldr	r0, [pc, #8]	@ (80032f8 <LED_Power_Init+0x14>)
 80032ee:	f001 fedb 	bl	80050a8 <HAL_GPIO_TogglePin>
}
 80032f2:	bf00      	nop
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40011000 	.word	0x40011000

080032fc <Pulse_Buzzer>:
void Reset_Buffers(uint8_t rxBuff, uint8_t txBuff) {
	rxBuff = 0;
	txBuff = 0;
}

void Pulse_Buzzer(uint16_t delay) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8003306:	2201      	movs	r2, #1
 8003308:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800330c:	4804      	ldr	r0, [pc, #16]	@ (8003320 <Pulse_Buzzer+0x24>)
 800330e:	f001 feb3 	bl	8005078 <HAL_GPIO_WritePin>
	buzzerDelay = delay;
 8003312:	4a04      	ldr	r2, [pc, #16]	@ (8003324 <Pulse_Buzzer+0x28>)
 8003314:	88fb      	ldrh	r3, [r7, #6]
 8003316:	8013      	strh	r3, [r2, #0]
}
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40010c00 	.word	0x40010c00
 8003324:	20000ca0 	.word	0x20000ca0

08003328 <LED_Red_Toggle>:

void LED_Red_Toggle() {
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);
 800332c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003330:	4802      	ldr	r0, [pc, #8]	@ (800333c <LED_Red_Toggle+0x14>)
 8003332:	f001 feb9 	bl	80050a8 <HAL_GPIO_TogglePin>
}
 8003336:	bf00      	nop
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	40010800 	.word	0x40010800

08003340 <LED_Blue_Toggle>:

void LED_Green_Toggle() {
	HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
}

void LED_Blue_Toggle() {
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 8003344:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003348:	4802      	ldr	r0, [pc, #8]	@ (8003354 <LED_Blue_Toggle+0x14>)
 800334a:	f001 fead 	bl	80050a8 <HAL_GPIO_TogglePin>
}
 800334e:	bf00      	nop
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40010800 	.word	0x40010800

08003358 <Calculate_Battery_Bias>:

float Calculate_Battery_Bias(float commanded_voltage) {
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
	return (BATTERY_BIAS_SLOPE * commanded_voltage + BATTERY_BIAS_OFFSET) / BATTERY_RATIO;
 8003360:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <Calculate_Battery_Bias+0x38>)
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4618      	mov	r0, r3
 8003366:	f7fd fc45 	bl	8000bf4 <__aeabi_fmul>
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	4b09      	ldr	r3, [pc, #36]	@ (8003394 <Calculate_Battery_Bias+0x3c>)
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f7fd fb36 	bl	80009e4 <__addsf3>
 8003378:	4603      	mov	r3, r0
 800337a:	461a      	mov	r2, r3
 800337c:	4b06      	ldr	r3, [pc, #24]	@ (8003398 <Calculate_Battery_Bias+0x40>)
 800337e:	4619      	mov	r1, r3
 8003380:	4610      	mov	r0, r2
 8003382:	f7fd fceb 	bl	8000d5c <__aeabi_fdiv>
 8003386:	4603      	mov	r3, r0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	3d9b089a 	.word	0x3d9b089a
 8003394:	3cbb98c8 	.word	0x3cbb98c8
 8003398:	3f69ba5e 	.word	0x3f69ba5e

0800339c <Read_Battery>:

double Read_Battery() {
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 80033a2:	4815      	ldr	r0, [pc, #84]	@ (80033f8 <Read_Battery+0x5c>)
 80033a4:	f000 ffa4 	bl	80042f0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80033a8:	f04f 31ff 	mov.w	r1, #4294967295
 80033ac:	4812      	ldr	r0, [pc, #72]	@ (80033f8 <Read_Battery+0x5c>)
 80033ae:	f001 f879 	bl	80044a4 <HAL_ADC_PollForConversion>
	uint16_t raw_adc = HAL_ADC_GetValue(&hadc2);
 80033b2:	4811      	ldr	r0, [pc, #68]	@ (80033f8 <Read_Battery+0x5c>)
 80033b4:	f001 f97c 	bl	80046b0 <HAL_ADC_GetValue>
 80033b8:	4603      	mov	r3, r0
 80033ba:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc2);
 80033bc:	480e      	ldr	r0, [pc, #56]	@ (80033f8 <Read_Battery+0x5c>)
 80033be:	f001 f845 	bl	800444c <HAL_ADC_Stop>

	return raw_adc * BATTERY_MULTIPLIER + 1.0;
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fd fbc1 	bl	8000b4c <__aeabi_i2f>
 80033ca:	4603      	mov	r3, r0
 80033cc:	4a0b      	ldr	r2, [pc, #44]	@ (80033fc <Read_Battery+0x60>)
 80033ce:	4611      	mov	r1, r2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd fc0f 	bl	8000bf4 <__aeabi_fmul>
 80033d6:	4603      	mov	r3, r0
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fd f81b 	bl	8000414 <__aeabi_f2d>
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	4b07      	ldr	r3, [pc, #28]	@ (8003400 <Read_Battery+0x64>)
 80033e4:	f7fc feb8 	bl	8000158 <__adddf3>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
}
 80033ec:	4610      	mov	r0, r2
 80033ee:	4619      	mov	r1, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000144 	.word	0x20000144
 80033fc:	3b1e6666 	.word	0x3b1e6666
 8003400:	3ff00000 	.word	0x3ff00000

08003404 <ARM_Button>:

void ARM_Button() {
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
	for (uint8_t i=0; i < 5; i++) {
 800340a:	2300      	movs	r3, #0
 800340c:	71fb      	strb	r3, [r7, #7]
 800340e:	e008      	b.n	8003422 <ARM_Button+0x1e>
		LED_Red_Toggle();
 8003410:	f7ff ff8a 	bl	8003328 <LED_Red_Toggle>
		HAL_Delay(1000);
 8003414:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003418:	f000 fe6e 	bl	80040f8 <HAL_Delay>
	for (uint8_t i=0; i < 5; i++) {
 800341c:	79fb      	ldrb	r3, [r7, #7]
 800341e:	3301      	adds	r3, #1
 8003420:	71fb      	strb	r3, [r7, #7]
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	2b04      	cmp	r3, #4
 8003426:	d9f3      	bls.n	8003410 <ARM_Button+0xc>
	}
	armed = true;
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <ARM_Button+0x34>)
 800342a:	2201      	movs	r2, #1
 800342c:	701a      	strb	r2, [r3, #0]
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	200002c0 	.word	0x200002c0

0800343c <RACE_Button>:

void RACE_Button() {
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
	switch (mouse_mode) {
 8003440:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <RACE_Button+0x30>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <RACE_Button+0x12>
 8003448:	2b01      	cmp	r3, #1
 800344a:	d004      	beq.n	8003456 <RACE_Button+0x1a>
			break;
		case RACING:
			mouse_mode = SEARCHING;
			break;
		default:
			return;
 800344c:	e00d      	b.n	800346a <RACE_Button+0x2e>
			mouse_mode = RACING;
 800344e:	4b07      	ldr	r3, [pc, #28]	@ (800346c <RACE_Button+0x30>)
 8003450:	2201      	movs	r2, #1
 8003452:	701a      	strb	r2, [r3, #0]
			break;
 8003454:	e003      	b.n	800345e <RACE_Button+0x22>
			mouse_mode = SEARCHING;
 8003456:	4b05      	ldr	r3, [pc, #20]	@ (800346c <RACE_Button+0x30>)
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
			break;
 800345c:	bf00      	nop
	}

	LED_Blue_Toggle();
 800345e:	f7ff ff6f 	bl	8003340 <LED_Blue_Toggle>
	HAL_Delay(1000);
 8003462:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003466:	f000 fe47 	bl	80040f8 <HAL_Delay>
}
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000bf8 	.word	0x20000bf8

08003470 <LOADMAZE_Button>:

void LOADMAZE_Button() {
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
	// TODO: Implement load from flash
}
 8003474:	bf00      	nop
 8003476:	46bd      	mov	sp, r7
 8003478:	bc80      	pop	{r7}
 800347a:	4770      	bx	lr

0800347c <Systick>:

extern float steering_adjustment;

uint32_t time_last_updated_ms = 0;

void Systick() {
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	af00      	add	r7, sp, #0
	global_time = HAL_GetTick();
 8003480:	f000 fe30 	bl	80040e4 <HAL_GetTick>
 8003484:	4603      	mov	r3, r0
 8003486:	4a27      	ldr	r2, [pc, #156]	@ (8003524 <Systick+0xa8>)
 8003488:	6013      	str	r3, [r2, #0]

	Debug_Mode();
 800348a:	f000 f85b 	bl	8003544 <Debug_Mode>
	Buzzer_Check();
 800348e:	f000 f897 	bl	80035c0 <Buzzer_Check>

	if (global_time > time_last_updated_ms + (SYSTICK_INTERVAL * 1000)) {
 8003492:	4b24      	ldr	r3, [pc, #144]	@ (8003524 <Systick+0xa8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fd fb54 	bl	8000b44 <__aeabi_ui2f>
 800349c:	4604      	mov	r4, r0
 800349e:	4b22      	ldr	r3, [pc, #136]	@ (8003528 <Systick+0xac>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fd fb4e 	bl	8000b44 <__aeabi_ui2f>
 80034a8:	4605      	mov	r5, r0
 80034aa:	4b20      	ldr	r3, [pc, #128]	@ (800352c <Systick+0xb0>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4920      	ldr	r1, [pc, #128]	@ (8003530 <Systick+0xb4>)
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7fd fb9f 	bl	8000bf4 <__aeabi_fmul>
 80034b6:	4603      	mov	r3, r0
 80034b8:	4619      	mov	r1, r3
 80034ba:	4628      	mov	r0, r5
 80034bc:	f7fd fa92 	bl	80009e4 <__addsf3>
 80034c0:	4603      	mov	r3, r0
 80034c2:	4619      	mov	r1, r3
 80034c4:	4620      	mov	r0, r4
 80034c6:	f7fd fd51 	bl	8000f6c <__aeabi_fcmpgt>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d100      	bne.n	80034d2 <Systick+0x56>
		// Update motor voltages
		Update_Motors(forward_profile.speed, rotational_profile.speed, steering_adjustment);

		time_last_updated_ms = global_time;
	}
}
 80034d0:	e026      	b.n	8003520 <Systick+0xa4>
		Update_Encoders();
 80034d2:	f7fe fa67 	bl	80019a4 <Update_Encoders>
		Update_Profile(&forward_profile);
 80034d6:	4817      	ldr	r0, [pc, #92]	@ (8003534 <Systick+0xb8>)
 80034d8:	f7ff fe36 	bl	8003148 <Update_Profile>
		Update_Profile(&rotational_profile);
 80034dc:	4816      	ldr	r0, [pc, #88]	@ (8003538 <Systick+0xbc>)
 80034de:	f7ff fe33 	bl	8003148 <Update_Profile>
		Poll_Sensors(&mouse_state);
 80034e2:	4816      	ldr	r0, [pc, #88]	@ (800353c <Systick+0xc0>)
 80034e4:	f000 f9e2 	bl	80038ac <Poll_Sensors>
		Wall_Front();
 80034e8:	f000 fa08 	bl	80038fc <Wall_Front>
		Wall_Left();
 80034ec:	f000 fa3c 	bl	8003968 <Wall_Left>
		Wall_Right();
 80034f0:	f000 fa64 	bl	80039bc <Wall_Right>
		Calculate_Error();
 80034f4:	f000 fad2 	bl	8003a9c <Calculate_Error>
		mouse_state.battery_voltage = Read_Battery();
 80034f8:	f7ff ff50 	bl	800339c <Read_Battery>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	490e      	ldr	r1, [pc, #56]	@ (800353c <Systick+0xc0>)
 8003502:	e9c1 2306 	strd	r2, r3, [r1, #24]
		Update_Motors(forward_profile.speed, rotational_profile.speed, steering_adjustment);
 8003506:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <Systick+0xb8>)
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	4a0b      	ldr	r2, [pc, #44]	@ (8003538 <Systick+0xbc>)
 800350c:	6951      	ldr	r1, [r2, #20]
 800350e:	4a0c      	ldr	r2, [pc, #48]	@ (8003540 <Systick+0xc4>)
 8003510:	6812      	ldr	r2, [r2, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fc7c 	bl	8002e10 <Update_Motors>
		time_last_updated_ms = global_time;
 8003518:	4b02      	ldr	r3, [pc, #8]	@ (8003524 <Systick+0xa8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a02      	ldr	r2, [pc, #8]	@ (8003528 <Systick+0xac>)
 800351e:	6013      	str	r3, [r2, #0]
}
 8003520:	bf00      	nop
 8003522:	bdb0      	pop	{r4, r5, r7, pc}
 8003524:	200002bc 	.word	0x200002bc
 8003528:	20000ca4 	.word	0x20000ca4
 800352c:	08007b20 	.word	0x08007b20
 8003530:	447a0000 	.word	0x447a0000
 8003534:	20000bfc 	.word	0x20000bfc
 8003538:	20000c20 	.word	0x20000c20
 800353c:	20000298 	.word	0x20000298
 8003540:	20000cac 	.word	0x20000cac

08003544 <Debug_Mode>:

void Debug_Mode() {
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
	if (debugMode) {
 8003548:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <Debug_Mode+0x64>)
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d029      	beq.n	80035a4 <Debug_Mode+0x60>
		debugCounter = (debugCounter + 1) % DEBUG_PERIOD;
 8003550:	4b16      	ldr	r3, [pc, #88]	@ (80035ac <Debug_Mode+0x68>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	3301      	adds	r3, #1
 8003556:	4a16      	ldr	r2, [pc, #88]	@ (80035b0 <Debug_Mode+0x6c>)
 8003558:	fb82 1203 	smull	r1, r2, r2, r3
 800355c:	1111      	asrs	r1, r2, #4
 800355e:	17da      	asrs	r2, r3, #31
 8003560:	1a8a      	subs	r2, r1, r2
 8003562:	2132      	movs	r1, #50	@ 0x32
 8003564:	fb01 f202 	mul.w	r2, r1, r2
 8003568:	1a9a      	subs	r2, r3, r2
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	4b0f      	ldr	r3, [pc, #60]	@ (80035ac <Debug_Mode+0x68>)
 800356e:	701a      	strb	r2, [r3, #0]
		if (debugCounter == 0) {
 8003570:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <Debug_Mode+0x68>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d115      	bne.n	80035a4 <Debug_Mode+0x60>
			mouse_state.rpm.left_rpm = Calculate_RPM(objective_L, MOTOR_LEFT);
 8003578:	4b0e      	ldr	r3, [pc, #56]	@ (80035b4 <Debug_Mode+0x70>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2100      	movs	r1, #0
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe f9c0 	bl	8001904 <Calculate_RPM>
 8003584:	4603      	mov	r3, r0
 8003586:	461a      	mov	r2, r3
 8003588:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <Debug_Mode+0x74>)
 800358a:	809a      	strh	r2, [r3, #4]
			mouse_state.rpm.right_rpm  = Calculate_RPM(objective_R, MOTOR_RIGHT);
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <Debug_Mode+0x78>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f7fe f9b6 	bl	8001904 <Calculate_RPM>
 8003598:	4603      	mov	r3, r0
 800359a:	461a      	mov	r2, r3
 800359c:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <Debug_Mode+0x74>)
 800359e:	80da      	strh	r2, [r3, #6]

			Debug_Packet_Send();
 80035a0:	f7fe f93e 	bl	8001820 <Debug_Packet_Send>
		}
	}
}
 80035a4:	bf00      	nop
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	200002b8 	.word	0x200002b8
 80035ac:	200002b9 	.word	0x200002b9
 80035b0:	51eb851f 	.word	0x51eb851f
 80035b4:	200002c4 	.word	0x200002c4
 80035b8:	20000298 	.word	0x20000298
 80035bc:	200002c8 	.word	0x200002c8

080035c0 <Buzzer_Check>:

void Buzzer_Check() {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	if (buzzerDelay > 0) {
 80035c4:	4b0a      	ldr	r3, [pc, #40]	@ (80035f0 <Buzzer_Check+0x30>)
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d007      	beq.n	80035de <Buzzer_Check+0x1e>
		buzzerDelay--;
 80035ce:	4b08      	ldr	r3, [pc, #32]	@ (80035f0 <Buzzer_Check+0x30>)
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <Buzzer_Check+0x30>)
 80035da:	801a      	strh	r2, [r3, #0]
	}
	else {
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
	}
}
 80035dc:	e005      	b.n	80035ea <Buzzer_Check+0x2a>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80035de:	2200      	movs	r2, #0
 80035e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035e4:	4803      	ldr	r0, [pc, #12]	@ (80035f4 <Buzzer_Check+0x34>)
 80035e6:	f001 fd47 	bl	8005078 <HAL_GPIO_WritePin>
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000ca0 	.word	0x20000ca0
 80035f4:	40010c00 	.word	0x40010c00

080035f8 <ADC1_Select_CH9>:
bool wall_right = false;

bool adjust_steering = false;
float steering_adjustment = 0;

static void ADC1_Select_CH9(void) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_9;
 8003608:	2309      	movs	r3, #9
 800360a:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800360c:	2301      	movs	r3, #1
 800360e:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8003610:	2301      	movs	r3, #1
 8003612:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel (&hadc1, &sConfig) != HAL_OK) {
 8003614:	1d3b      	adds	r3, r7, #4
 8003616:	4619      	mov	r1, r3
 8003618:	4805      	ldr	r0, [pc, #20]	@ (8003630 <ADC1_Select_CH9+0x38>)
 800361a:	f001 f855 	bl	80046c8 <HAL_ADC_ConfigChannel>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <ADC1_Select_CH9+0x30>
		Error_Handler();
 8003624:	f7fe f845 	bl	80016b2 <Error_Handler>
	}
}
 8003628:	bf00      	nop
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000114 	.word	0x20000114

08003634 <ADC1_Select_CH8>:

static void ADC1_Select_CH8(void) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800363a:	1d3b      	adds	r3, r7, #4
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_8;
 8003644:	2308      	movs	r3, #8
 8003646:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003648:	2301      	movs	r3, #1
 800364a:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 800364c:	2301      	movs	r3, #1
 800364e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003650:	1d3b      	adds	r3, r7, #4
 8003652:	4619      	mov	r1, r3
 8003654:	4805      	ldr	r0, [pc, #20]	@ (800366c <ADC1_Select_CH8+0x38>)
 8003656:	f001 f837 	bl	80046c8 <HAL_ADC_ConfigChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <ADC1_Select_CH8+0x30>
		Error_Handler();
 8003660:	f7fe f827 	bl	80016b2 <Error_Handler>
	}
}
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	20000114 	.word	0x20000114

08003670 <ADC1_Select_CH5>:

static void ADC1_Select_CH5(void) {
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8003676:	1d3b      	adds	r3, r7, #4
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	605a      	str	r2, [r3, #4]
 800367e:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_5;
 8003680:	2305      	movs	r3, #5
 8003682:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003684:	2301      	movs	r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8003688:	2301      	movs	r3, #1
 800368a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800368c:	1d3b      	adds	r3, r7, #4
 800368e:	4619      	mov	r1, r3
 8003690:	4805      	ldr	r0, [pc, #20]	@ (80036a8 <ADC1_Select_CH5+0x38>)
 8003692:	f001 f819 	bl	80046c8 <HAL_ADC_ConfigChannel>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <ADC1_Select_CH5+0x30>
		Error_Handler();
 800369c:	f7fe f809 	bl	80016b2 <Error_Handler>
	}
}
 80036a0:	bf00      	nop
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20000114 	.word	0x20000114

080036ac <ADC1_Select_CH4>:

static void ADC1_Select_CH4(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80036b2:	1d3b      	adds	r3, r7, #4
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	605a      	str	r2, [r3, #4]
 80036ba:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_4;
 80036bc:	2304      	movs	r3, #4
 80036be:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80036c0:	2301      	movs	r3, #1
 80036c2:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80036c4:	2301      	movs	r3, #1
 80036c6:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel (&hadc1, &sConfig) != HAL_OK) {
 80036c8:	1d3b      	adds	r3, r7, #4
 80036ca:	4619      	mov	r1, r3
 80036cc:	4805      	ldr	r0, [pc, #20]	@ (80036e4 <ADC1_Select_CH4+0x38>)
 80036ce:	f000 fffb 	bl	80046c8 <HAL_ADC_ConfigChannel>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <ADC1_Select_CH4+0x30>
		Error_Handler();
 80036d8:	f7fd ffeb 	bl	80016b2 <Error_Handler>
	}
}
 80036dc:	bf00      	nop
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20000114 	.word	0x20000114

080036e8 <Measure_Dist>:

uint16_t Measure_Dist(dist_t dist) { // Poll raw IR sensors
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
	GPIO_TypeDef* emitter_port;
	uint16_t emitter_pin;

	switch(dist) {
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d82a      	bhi.n	800374e <Measure_Dist+0x66>
 80036f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003700 <Measure_Dist+0x18>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	08003711 	.word	0x08003711
 8003704:	0800371f 	.word	0x0800371f
 8003708:	0800372f 	.word	0x0800372f
 800370c:	0800373f 	.word	0x0800373f
	case DIST_FL:
		emitter_port = EMIT_FL_GPIO_Port;
 8003710:	4b20      	ldr	r3, [pc, #128]	@ (8003794 <Measure_Dist+0xac>)
 8003712:	60fb      	str	r3, [r7, #12]
		emitter_pin = EMIT_FL_Pin;
 8003714:	2320      	movs	r3, #32
 8003716:	817b      	strh	r3, [r7, #10]
		ADC1_Select_CH4();
 8003718:	f7ff ffc8 	bl	80036ac <ADC1_Select_CH4>
		break;
 800371c:	e018      	b.n	8003750 <Measure_Dist+0x68>
	case DIST_L:
		emitter_port = EMIT_L_GPIO_Port;
 800371e:	4b1d      	ldr	r3, [pc, #116]	@ (8003794 <Measure_Dist+0xac>)
 8003720:	60fb      	str	r3, [r7, #12]
		emitter_pin = EMIT_L_Pin;
 8003722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003726:	817b      	strh	r3, [r7, #10]
		ADC1_Select_CH5();
 8003728:	f7ff ffa2 	bl	8003670 <ADC1_Select_CH5>
		break;
 800372c:	e010      	b.n	8003750 <Measure_Dist+0x68>
	case DIST_R:
		emitter_port = EMIT_R_GPIO_Port;
 800372e:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <Measure_Dist+0xac>)
 8003730:	60fb      	str	r3, [r7, #12]
		emitter_pin = EMIT_R_Pin;
 8003732:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003736:	817b      	strh	r3, [r7, #10]
		ADC1_Select_CH8();
 8003738:	f7ff ff7c 	bl	8003634 <ADC1_Select_CH8>
		break;
 800373c:	e008      	b.n	8003750 <Measure_Dist+0x68>
	case DIST_FR:
		emitter_port = EMIT_FR_GPIO_Port;
 800373e:	4b15      	ldr	r3, [pc, #84]	@ (8003794 <Measure_Dist+0xac>)
 8003740:	60fb      	str	r3, [r7, #12]
		emitter_pin = EMIT_FR_Pin;
 8003742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003746:	817b      	strh	r3, [r7, #10]
		ADC1_Select_CH9();
 8003748:	f7ff ff56 	bl	80035f8 <ADC1_Select_CH9>
		break;
 800374c:	e000      	b.n	8003750 <Measure_Dist+0x68>
	default:
		break;
 800374e:	bf00      	nop
	}
	HAL_GPIO_WritePin(emitter_port, emitter_pin, GPIO_PIN_SET);
 8003750:	897b      	ldrh	r3, [r7, #10]
 8003752:	2201      	movs	r2, #1
 8003754:	4619      	mov	r1, r3
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f001 fc8e 	bl	8005078 <HAL_GPIO_WritePin>

	HAL_ADC_Start(&hadc1);
 800375c:	480e      	ldr	r0, [pc, #56]	@ (8003798 <Measure_Dist+0xb0>)
 800375e:	f000 fdc7 	bl	80042f0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003762:	f04f 31ff 	mov.w	r1, #4294967295
 8003766:	480c      	ldr	r0, [pc, #48]	@ (8003798 <Measure_Dist+0xb0>)
 8003768:	f000 fe9c 	bl	80044a4 <HAL_ADC_PollForConversion>
	uint16_t adc_val = HAL_ADC_GetValue(&hadc1);
 800376c:	480a      	ldr	r0, [pc, #40]	@ (8003798 <Measure_Dist+0xb0>)
 800376e:	f000 ff9f 	bl	80046b0 <HAL_ADC_GetValue>
 8003772:	4603      	mov	r3, r0
 8003774:	813b      	strh	r3, [r7, #8]
	HAL_ADC_Stop(&hadc1);
 8003776:	4808      	ldr	r0, [pc, #32]	@ (8003798 <Measure_Dist+0xb0>)
 8003778:	f000 fe68 	bl	800444c <HAL_ADC_Stop>

	HAL_GPIO_WritePin(emitter_port, emitter_pin, GPIO_PIN_RESET);
 800377c:	897b      	ldrh	r3, [r7, #10]
 800377e:	2200      	movs	r2, #0
 8003780:	4619      	mov	r1, r3
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f001 fc78 	bl	8005078 <HAL_GPIO_WritePin>

	return adc_val;
 8003788:	893b      	ldrh	r3, [r7, #8]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40010c00 	.word	0x40010c00
 8003798:	20000114 	.word	0x20000114

0800379c <Calibrate_Readings>:

void Calibrate_Readings(mouse_state_t* mouse_state) { // Normalize raw IR values
 800379c:	b590      	push	{r4, r7, lr}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
	mouse_state->cal.front_left  = 200 * ((float)mouse_state->raw.front_left / (float)translation_FL);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	891b      	ldrh	r3, [r3, #8]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7fd f9cb 	bl	8000b44 <__aeabi_ui2f>
 80037ae:	4604      	mov	r4, r0
 80037b0:	4b38      	ldr	r3, [pc, #224]	@ (8003894 <Calibrate_Readings+0xf8>)
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fd f9c5 	bl	8000b44 <__aeabi_ui2f>
 80037ba:	4603      	mov	r3, r0
 80037bc:	4619      	mov	r1, r3
 80037be:	4620      	mov	r0, r4
 80037c0:	f7fd facc 	bl	8000d5c <__aeabi_fdiv>
 80037c4:	4603      	mov	r3, r0
 80037c6:	4934      	ldr	r1, [pc, #208]	@ (8003898 <Calibrate_Readings+0xfc>)
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fd fa13 	bl	8000bf4 <__aeabi_fmul>
 80037ce:	4603      	mov	r3, r0
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fd fbd5 	bl	8000f80 <__aeabi_f2uiz>
 80037d6:	4603      	mov	r3, r0
 80037d8:	b29a      	uxth	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	821a      	strh	r2, [r3, #16]
	mouse_state->cal.left        = 100 * ((float)mouse_state->raw.left / (float)translation_L);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	895b      	ldrh	r3, [r3, #10]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fd f9ae 	bl	8000b44 <__aeabi_ui2f>
 80037e8:	4604      	mov	r4, r0
 80037ea:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <Calibrate_Readings+0x100>)
 80037ec:	881b      	ldrh	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fd f9a8 	bl	8000b44 <__aeabi_ui2f>
 80037f4:	4603      	mov	r3, r0
 80037f6:	4619      	mov	r1, r3
 80037f8:	4620      	mov	r0, r4
 80037fa:	f7fd faaf 	bl	8000d5c <__aeabi_fdiv>
 80037fe:	4603      	mov	r3, r0
 8003800:	4927      	ldr	r1, [pc, #156]	@ (80038a0 <Calibrate_Readings+0x104>)
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd f9f6 	bl	8000bf4 <__aeabi_fmul>
 8003808:	4603      	mov	r3, r0
 800380a:	4618      	mov	r0, r3
 800380c:	f7fd fbb8 	bl	8000f80 <__aeabi_f2uiz>
 8003810:	4603      	mov	r3, r0
 8003812:	b29a      	uxth	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	825a      	strh	r2, [r3, #18]
	mouse_state->cal.right       = 100 * ((float)mouse_state->raw.right / (float)translation_R);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	899b      	ldrh	r3, [r3, #12]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fd f991 	bl	8000b44 <__aeabi_ui2f>
 8003822:	4604      	mov	r4, r0
 8003824:	4b1f      	ldr	r3, [pc, #124]	@ (80038a4 <Calibrate_Readings+0x108>)
 8003826:	881b      	ldrh	r3, [r3, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f7fd f98b 	bl	8000b44 <__aeabi_ui2f>
 800382e:	4603      	mov	r3, r0
 8003830:	4619      	mov	r1, r3
 8003832:	4620      	mov	r0, r4
 8003834:	f7fd fa92 	bl	8000d5c <__aeabi_fdiv>
 8003838:	4603      	mov	r3, r0
 800383a:	4919      	ldr	r1, [pc, #100]	@ (80038a0 <Calibrate_Readings+0x104>)
 800383c:	4618      	mov	r0, r3
 800383e:	f7fd f9d9 	bl	8000bf4 <__aeabi_fmul>
 8003842:	4603      	mov	r3, r0
 8003844:	4618      	mov	r0, r3
 8003846:	f7fd fb9b 	bl	8000f80 <__aeabi_f2uiz>
 800384a:	4603      	mov	r3, r0
 800384c:	b29a      	uxth	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	829a      	strh	r2, [r3, #20]
	mouse_state->cal.front_right = 200 * ((float)mouse_state->raw.front_right / (float)translation_FR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	89db      	ldrh	r3, [r3, #14]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd f974 	bl	8000b44 <__aeabi_ui2f>
 800385c:	4604      	mov	r4, r0
 800385e:	4b12      	ldr	r3, [pc, #72]	@ (80038a8 <Calibrate_Readings+0x10c>)
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f7fd f96e 	bl	8000b44 <__aeabi_ui2f>
 8003868:	4603      	mov	r3, r0
 800386a:	4619      	mov	r1, r3
 800386c:	4620      	mov	r0, r4
 800386e:	f7fd fa75 	bl	8000d5c <__aeabi_fdiv>
 8003872:	4603      	mov	r3, r0
 8003874:	4908      	ldr	r1, [pc, #32]	@ (8003898 <Calibrate_Readings+0xfc>)
 8003876:	4618      	mov	r0, r3
 8003878:	f7fd f9bc 	bl	8000bf4 <__aeabi_fmul>
 800387c:	4603      	mov	r3, r0
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd fb7e 	bl	8000f80 <__aeabi_f2uiz>
 8003884:	4603      	mov	r3, r0
 8003886:	b29a      	uxth	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	82da      	strh	r2, [r3, #22]
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	bd90      	pop	{r4, r7, pc}
 8003894:	2000008e 	.word	0x2000008e
 8003898:	43480000 	.word	0x43480000
 800389c:	20000090 	.word	0x20000090
 80038a0:	42c80000 	.word	0x42c80000
 80038a4:	20000092 	.word	0x20000092
 80038a8:	20000094 	.word	0x20000094

080038ac <Poll_Sensors>:

void Poll_Sensors(mouse_state_t* mouse_state){ // Gather all raw IR values
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
	mouse_state->raw.front_left = Measure_Dist(DIST_FL);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f7ff ff17 	bl	80036e8 <Measure_Dist>
 80038ba:	4603      	mov	r3, r0
 80038bc:	461a      	mov	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	811a      	strh	r2, [r3, #8]
	mouse_state->raw.left = Measure_Dist(DIST_L);
 80038c2:	2001      	movs	r0, #1
 80038c4:	f7ff ff10 	bl	80036e8 <Measure_Dist>
 80038c8:	4603      	mov	r3, r0
 80038ca:	461a      	mov	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	815a      	strh	r2, [r3, #10]
	mouse_state->raw.right = Measure_Dist(DIST_R);
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7ff ff09 	bl	80036e8 <Measure_Dist>
 80038d6:	4603      	mov	r3, r0
 80038d8:	461a      	mov	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	819a      	strh	r2, [r3, #12]
	mouse_state->raw.front_right = Measure_Dist(DIST_FR);
 80038de:	2003      	movs	r0, #3
 80038e0:	f7ff ff02 	bl	80036e8 <Measure_Dist>
 80038e4:	4603      	mov	r3, r0
 80038e6:	461a      	mov	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	81da      	strh	r2, [r3, #14]

	Calibrate_Readings(mouse_state);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff ff55 	bl	800379c <Calibrate_Readings>
}
 80038f2:	bf00      	nop
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <Wall_Front>:

bool Wall_Front() {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
	Poll_Sensors(&mouse_state);
 8003902:	4815      	ldr	r0, [pc, #84]	@ (8003958 <Wall_Front+0x5c>)
 8003904:	f7ff ffd2 	bl	80038ac <Poll_Sensors>
	uint16_t front_avg = (mouse_state.cal.front_left + mouse_state.cal.front_right) / 2;
 8003908:	4b13      	ldr	r3, [pc, #76]	@ (8003958 <Wall_Front+0x5c>)
 800390a:	8a1b      	ldrh	r3, [r3, #16]
 800390c:	461a      	mov	r2, r3
 800390e:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <Wall_Front+0x5c>)
 8003910:	8adb      	ldrh	r3, [r3, #22]
 8003912:	4413      	add	r3, r2
 8003914:	0fda      	lsrs	r2, r3, #31
 8003916:	4413      	add	r3, r2
 8003918:	105b      	asrs	r3, r3, #1
 800391a:	80fb      	strh	r3, [r7, #6]
	if (front_avg > wall_front_thresh) {
 800391c:	4b0f      	ldr	r3, [pc, #60]	@ (800395c <Wall_Front+0x60>)
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	88fa      	ldrh	r2, [r7, #6]
 8003922:	429a      	cmp	r2, r3
 8003924:	d909      	bls.n	800393a <Wall_Front+0x3e>
		wall_front = true;
 8003926:	4b0e      	ldr	r3, [pc, #56]	@ (8003960 <Wall_Front+0x64>)
 8003928:	2201      	movs	r2, #1
 800392a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 800392c:	2200      	movs	r2, #0
 800392e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003932:	480c      	ldr	r0, [pc, #48]	@ (8003964 <Wall_Front+0x68>)
 8003934:	f001 fba0 	bl	8005078 <HAL_GPIO_WritePin>
 8003938:	e008      	b.n	800394c <Wall_Front+0x50>

	}
	else {
		wall_front = false;
 800393a:	4b09      	ldr	r3, [pc, #36]	@ (8003960 <Wall_Front+0x64>)
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);
 8003940:	2201      	movs	r2, #1
 8003942:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003946:	4807      	ldr	r0, [pc, #28]	@ (8003964 <Wall_Front+0x68>)
 8003948:	f001 fb96 	bl	8005078 <HAL_GPIO_WritePin>
	}
	return wall_front;
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <Wall_Front+0x64>)
 800394e:	781b      	ldrb	r3, [r3, #0]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	20000298 	.word	0x20000298
 800395c:	20000096 	.word	0x20000096
 8003960:	20000ca8 	.word	0x20000ca8
 8003964:	40010800 	.word	0x40010800

08003968 <Wall_Left>:

bool Wall_Left() {
 8003968:	b580      	push	{r7, lr}
 800396a:	af00      	add	r7, sp, #0
	Poll_Sensors(&mouse_state);
 800396c:	480f      	ldr	r0, [pc, #60]	@ (80039ac <Wall_Left+0x44>)
 800396e:	f7ff ff9d 	bl	80038ac <Poll_Sensors>
	if (mouse_state.cal.left > wall_left_thresh) {
 8003972:	4b0e      	ldr	r3, [pc, #56]	@ (80039ac <Wall_Left+0x44>)
 8003974:	8a5a      	ldrh	r2, [r3, #18]
 8003976:	4b0e      	ldr	r3, [pc, #56]	@ (80039b0 <Wall_Left+0x48>)
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d909      	bls.n	8003992 <Wall_Left+0x2a>
		wall_left = true;
 800397e:	4b0d      	ldr	r3, [pc, #52]	@ (80039b4 <Wall_Left+0x4c>)
 8003980:	2201      	movs	r2, #1
 8003982:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8003984:	2200      	movs	r2, #0
 8003986:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800398a:	480b      	ldr	r0, [pc, #44]	@ (80039b8 <Wall_Left+0x50>)
 800398c:	f001 fb74 	bl	8005078 <HAL_GPIO_WritePin>
 8003990:	e008      	b.n	80039a4 <Wall_Left+0x3c>
	}
	else {
		wall_left = false;
 8003992:	4b08      	ldr	r3, [pc, #32]	@ (80039b4 <Wall_Left+0x4c>)
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8003998:	2201      	movs	r2, #1
 800399a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800399e:	4806      	ldr	r0, [pc, #24]	@ (80039b8 <Wall_Left+0x50>)
 80039a0:	f001 fb6a 	bl	8005078 <HAL_GPIO_WritePin>
	}
	return wall_left;
 80039a4:	4b03      	ldr	r3, [pc, #12]	@ (80039b4 <Wall_Left+0x4c>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000298 	.word	0x20000298
 80039b0:	20000098 	.word	0x20000098
 80039b4:	20000ca9 	.word	0x20000ca9
 80039b8:	40010800 	.word	0x40010800

080039bc <Wall_Right>:

bool Wall_Right() {
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
	Poll_Sensors(&mouse_state);
 80039c0:	480f      	ldr	r0, [pc, #60]	@ (8003a00 <Wall_Right+0x44>)
 80039c2:	f7ff ff73 	bl	80038ac <Poll_Sensors>
	if (mouse_state.cal.right > wall_right_thresh) {
 80039c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a00 <Wall_Right+0x44>)
 80039c8:	8a9a      	ldrh	r2, [r3, #20]
 80039ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003a04 <Wall_Right+0x48>)
 80039cc:	881b      	ldrh	r3, [r3, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d909      	bls.n	80039e6 <Wall_Right+0x2a>
		wall_right = true;
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <Wall_Right+0x4c>)
 80039d4:	2201      	movs	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 80039d8:	2200      	movs	r2, #0
 80039da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80039de:	480b      	ldr	r0, [pc, #44]	@ (8003a0c <Wall_Right+0x50>)
 80039e0:	f001 fb4a 	bl	8005078 <HAL_GPIO_WritePin>
 80039e4:	e008      	b.n	80039f8 <Wall_Right+0x3c>

	}
	else {
		wall_right = false;
 80039e6:	4b08      	ldr	r3, [pc, #32]	@ (8003a08 <Wall_Right+0x4c>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 80039ec:	2201      	movs	r2, #1
 80039ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80039f2:	4806      	ldr	r0, [pc, #24]	@ (8003a0c <Wall_Right+0x50>)
 80039f4:	f001 fb40 	bl	8005078 <HAL_GPIO_WritePin>
	}
	return wall_right;
 80039f8:	4b03      	ldr	r3, [pc, #12]	@ (8003a08 <Wall_Right+0x4c>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	20000298 	.word	0x20000298
 8003a04:	2000009a 	.word	0x2000009a
 8003a08:	20000caa 	.word	0x20000caa
 8003a0c:	40010800 	.word	0x40010800

08003a10 <Calculate_Steering_Adjustment>:

void Calculate_Steering_Adjustment(int error) {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	float adjustment = IR_KP * error;
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7fd f897 	bl	8000b4c <__aeabi_i2f>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4a1a      	ldr	r2, [pc, #104]	@ (8003a8c <Calculate_Steering_Adjustment+0x7c>)
 8003a22:	4611      	mov	r1, r2
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fd f8e5 	bl	8000bf4 <__aeabi_fmul>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	60fb      	str	r3, [r7, #12]

	adjustment = adjustment > STEERING_ADJUSTMENT_LIMIT ? STEERING_ADJUSTMENT_LIMIT: adjustment;
 8003a2e:	4b18      	ldr	r3, [pc, #96]	@ (8003a90 <Calculate_Steering_Adjustment+0x80>)
 8003a30:	4619      	mov	r1, r3
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7fd fa9a 	bl	8000f6c <__aeabi_fcmpgt>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <Calculate_Steering_Adjustment+0x32>
 8003a3e:	4b14      	ldr	r3, [pc, #80]	@ (8003a90 <Calculate_Steering_Adjustment+0x80>)
 8003a40:	e000      	b.n	8003a44 <Calculate_Steering_Adjustment+0x34>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	60fb      	str	r3, [r7, #12]
	adjustment = adjustment < -STEERING_ADJUSTMENT_LIMIT ? -STEERING_ADJUSTMENT_LIMIT: adjustment;
 8003a46:	4b12      	ldr	r3, [pc, #72]	@ (8003a90 <Calculate_Steering_Adjustment+0x80>)
 8003a48:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f7fd fa6e 	bl	8000f30 <__aeabi_fcmplt>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <Calculate_Steering_Adjustment+0x52>
 8003a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a90 <Calculate_Steering_Adjustment+0x80>)
 8003a5c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003a60:	e000      	b.n	8003a64 <Calculate_Steering_Adjustment+0x54>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	60fb      	str	r3, [r7, #12]

	steering_adjustment = rotational_profile.state == COMPLETE || rotational_profile.state == IDLE ? adjustment : 0;
 8003a66:	4b0b      	ldr	r3, [pc, #44]	@ (8003a94 <Calculate_Steering_Adjustment+0x84>)
 8003a68:	7c1b      	ldrb	r3, [r3, #16]
 8003a6a:	2b03      	cmp	r3, #3
 8003a6c:	d003      	beq.n	8003a76 <Calculate_Steering_Adjustment+0x66>
 8003a6e:	4b09      	ldr	r3, [pc, #36]	@ (8003a94 <Calculate_Steering_Adjustment+0x84>)
 8003a70:	7c1b      	ldrb	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <Calculate_Steering_Adjustment+0x6a>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	e001      	b.n	8003a7e <Calculate_Steering_Adjustment+0x6e>
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	4a06      	ldr	r2, [pc, #24]	@ (8003a98 <Calculate_Steering_Adjustment+0x88>)
 8003a80:	6013      	str	r3, [r2, #0]
}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	3b03126f 	.word	0x3b03126f
 8003a90:	40a00000 	.word	0x40a00000
 8003a94:	20000c20 	.word	0x20000c20
 8003a98:	20000cac 	.word	0x20000cac

08003a9c <Calculate_Error>:

void Calculate_Error() {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
	int error = 0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
	int right_error = 100 - mouse_state.cal.right;
 8003aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b10 <Calculate_Error+0x74>)
 8003aa8:	8a9b      	ldrh	r3, [r3, #20]
 8003aaa:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8003aae:	60bb      	str	r3, [r7, #8]
	int left_error = 100 - mouse_state.cal.left;
 8003ab0:	4b17      	ldr	r3, [pc, #92]	@ (8003b10 <Calculate_Error+0x74>)
 8003ab2:	8a5b      	ldrh	r3, [r3, #18]
 8003ab4:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8003ab8:	607b      	str	r3, [r7, #4]

	if (adjust_steering) {
 8003aba:	4b16      	ldr	r3, [pc, #88]	@ (8003b14 <Calculate_Error+0x78>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d01e      	beq.n	8003b00 <Calculate_Error+0x64>
		if (wall_left && wall_right) {
 8003ac2:	4b15      	ldr	r3, [pc, #84]	@ (8003b18 <Calculate_Error+0x7c>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <Calculate_Error+0x40>
 8003aca:	4b14      	ldr	r3, [pc, #80]	@ (8003b1c <Calculate_Error+0x80>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d004      	beq.n	8003adc <Calculate_Error+0x40>
			error = right_error - left_error;
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	60fb      	str	r3, [r7, #12]
 8003ada:	e011      	b.n	8003b00 <Calculate_Error+0x64>
		}
		else if (wall_left) {
 8003adc:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <Calculate_Error+0x7c>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d006      	beq.n	8003af2 <Calculate_Error+0x56>
			error = -2 * left_error;
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	07db      	lsls	r3, r3, #31
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	e006      	b.n	8003b00 <Calculate_Error+0x64>
		}
		else if (wall_right) {
 8003af2:	4b0a      	ldr	r3, [pc, #40]	@ (8003b1c <Calculate_Error+0x80>)
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <Calculate_Error+0x64>
			error = 2 * right_error;
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
		}
	}

	Calculate_Steering_Adjustment(error);
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f7ff ff85 	bl	8003a10 <Calculate_Steering_Adjustment>
}
 8003b06:	bf00      	nop
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	20000298 	.word	0x20000298
 8003b14:	20000cab 	.word	0x20000cab
 8003b18:	20000ca9 	.word	0x20000ca9
 8003b1c:	20000caa 	.word	0x20000caa

08003b20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003b26:	4b15      	ldr	r3, [pc, #84]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	4a14      	ldr	r2, [pc, #80]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	6193      	str	r3, [r2, #24]
 8003b32:	4b12      	ldr	r3, [pc, #72]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	60bb      	str	r3, [r7, #8]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4a0e      	ldr	r2, [pc, #56]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b48:	61d3      	str	r3, [r2, #28]
 8003b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b7c <HAL_MspInit+0x5c>)
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b52:	607b      	str	r3, [r7, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003b56:	4b0a      	ldr	r3, [pc, #40]	@ (8003b80 <HAL_MspInit+0x60>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	4a04      	ldr	r2, [pc, #16]	@ (8003b80 <HAL_MspInit+0x60>)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	40010000 	.word	0x40010000

08003b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08c      	sub	sp, #48	@ 0x30
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b8c:	f107 0320 	add.w	r3, r7, #32
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	609a      	str	r2, [r3, #8]
 8003b98:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a33      	ldr	r2, [pc, #204]	@ (8003c6c <HAL_ADC_MspInit+0xe8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d138      	bne.n	8003c16 <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ba4:	4b32      	ldr	r3, [pc, #200]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	4a31      	ldr	r2, [pc, #196]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bae:	6193      	str	r3, [r2, #24]
 8003bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb8:	61fb      	str	r3, [r7, #28]
 8003bba:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bc2:	f043 0304 	orr.w	r3, r3, #4
 8003bc6:	6193      	str	r3, [r2, #24]
 8003bc8:	4b29      	ldr	r3, [pc, #164]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	61bb      	str	r3, [r7, #24]
 8003bd2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd4:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	4a25      	ldr	r2, [pc, #148]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003bda:	f043 0308 	orr.w	r3, r3, #8
 8003bde:	6193      	str	r3, [r2, #24]
 8003be0:	4b23      	ldr	r3, [pc, #140]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	697b      	ldr	r3, [r7, #20]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = RECIV_FL_Pin|RECIV_L_Pin;
 8003bec:	2330      	movs	r3, #48	@ 0x30
 8003bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf4:	f107 0320 	add.w	r3, r7, #32
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	481e      	ldr	r0, [pc, #120]	@ (8003c74 <HAL_ADC_MspInit+0xf0>)
 8003bfc:	f001 f8b8 	bl	8004d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RECIV_R_Pin|RECIV_FR_Pin;
 8003c00:	2303      	movs	r3, #3
 8003c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c04:	2303      	movs	r3, #3
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c08:	f107 0320 	add.w	r3, r7, #32
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	481a      	ldr	r0, [pc, #104]	@ (8003c78 <HAL_ADC_MspInit+0xf4>)
 8003c10:	f001 f8ae 	bl	8004d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003c14:	e026      	b.n	8003c64 <HAL_ADC_MspInit+0xe0>
  else if(hadc->Instance==ADC2)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a18      	ldr	r2, [pc, #96]	@ (8003c7c <HAL_ADC_MspInit+0xf8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d121      	bne.n	8003c64 <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003c20:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	4a12      	ldr	r2, [pc, #72]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c2a:	6193      	str	r3, [r2, #24]
 8003c2c:	4b10      	ldr	r3, [pc, #64]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c34:	613b      	str	r3, [r7, #16]
 8003c36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c38:	4b0d      	ldr	r3, [pc, #52]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c3e:	f043 0304 	orr.w	r3, r3, #4
 8003c42:	6193      	str	r3, [r2, #24]
 8003c44:	4b0a      	ldr	r3, [pc, #40]	@ (8003c70 <HAL_ADC_MspInit+0xec>)
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = V_METER_Pin;
 8003c50:	2302      	movs	r3, #2
 8003c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c54:	2303      	movs	r3, #3
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(V_METER_GPIO_Port, &GPIO_InitStruct);
 8003c58:	f107 0320 	add.w	r3, r7, #32
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4805      	ldr	r0, [pc, #20]	@ (8003c74 <HAL_ADC_MspInit+0xf0>)
 8003c60:	f001 f886 	bl	8004d70 <HAL_GPIO_Init>
}
 8003c64:	bf00      	nop
 8003c66:	3730      	adds	r7, #48	@ 0x30
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40012400 	.word	0x40012400
 8003c70:	40021000 	.word	0x40021000
 8003c74:	40010800 	.word	0x40010800
 8003c78:	40010c00 	.word	0x40010c00
 8003c7c:	40012800 	.word	0x40012800

08003c80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c90:	d10b      	bne.n	8003caa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c92:	4b08      	ldr	r3, [pc, #32]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x34>)
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	4a07      	ldr	r2, [pc, #28]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x34>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	61d3      	str	r3, [r2, #28]
 8003c9e:	4b05      	ldr	r3, [pc, #20]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x34>)
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003caa:	bf00      	nop
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	40021000 	.word	0x40021000

08003cb8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b08a      	sub	sp, #40	@ 0x28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc0:	f107 0318 	add.w	r3, r7, #24
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a32      	ldr	r2, [pc, #200]	@ (8003d9c <HAL_TIM_Encoder_MspInit+0xe4>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d12c      	bne.n	8003d32 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cd8:	4b31      	ldr	r3, [pc, #196]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	4a30      	ldr	r2, [pc, #192]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003cde:	f043 0302 	orr.w	r3, r3, #2
 8003ce2:	61d3      	str	r3, [r2, #28]
 8003ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	617b      	str	r3, [r7, #20]
 8003cee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	4a2a      	ldr	r2, [pc, #168]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003cf6:	f043 0304 	orr.w	r3, r3, #4
 8003cfa:	6193      	str	r3, [r2, #24]
 8003cfc:	4b28      	ldr	r3, [pc, #160]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	613b      	str	r3, [r7, #16]
 8003d06:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ML_ENC_A_Pin|ML_ENC_B_Pin;
 8003d08:	23c0      	movs	r3, #192	@ 0xc0
 8003d0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d10:	2300      	movs	r3, #0
 8003d12:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d14:	f107 0318 	add.w	r3, r7, #24
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4822      	ldr	r0, [pc, #136]	@ (8003da4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d1c:	f001 f828 	bl	8004d70 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003d20:	2200      	movs	r2, #0
 8003d22:	2100      	movs	r1, #0
 8003d24:	201d      	movs	r0, #29
 8003d26:	f000 ff3a 	bl	8004b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003d2a:	201d      	movs	r0, #29
 8003d2c:	f000 ff53 	bl	8004bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003d30:	e030      	b.n	8003d94 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1c      	ldr	r2, [pc, #112]	@ (8003da8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d12b      	bne.n	8003d94 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d3c:	4b18      	ldr	r3, [pc, #96]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	4a17      	ldr	r2, [pc, #92]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d42:	f043 0304 	orr.w	r3, r3, #4
 8003d46:	61d3      	str	r3, [r2, #28]
 8003d48:	4b15      	ldr	r3, [pc, #84]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d54:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	4a11      	ldr	r2, [pc, #68]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d5a:	f043 0308 	orr.w	r3, r3, #8
 8003d5e:	6193      	str	r3, [r2, #24]
 8003d60:	4b0f      	ldr	r3, [pc, #60]	@ (8003da0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MR_ENC_B_Pin|MR_ENC_A_Pin;
 8003d6c:	23c0      	movs	r3, #192	@ 0xc0
 8003d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d70:	2300      	movs	r3, #0
 8003d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d78:	f107 0318 	add.w	r3, r7, #24
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	480b      	ldr	r0, [pc, #44]	@ (8003dac <HAL_TIM_Encoder_MspInit+0xf4>)
 8003d80:	f000 fff6 	bl	8004d70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003d84:	2200      	movs	r2, #0
 8003d86:	2100      	movs	r1, #0
 8003d88:	201e      	movs	r0, #30
 8003d8a:	f000 ff08 	bl	8004b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003d8e:	201e      	movs	r0, #30
 8003d90:	f000 ff21 	bl	8004bd6 <HAL_NVIC_EnableIRQ>
}
 8003d94:	bf00      	nop
 8003d96:	3728      	adds	r7, #40	@ 0x28
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40000400 	.word	0x40000400
 8003da0:	40021000 	.word	0x40021000
 8003da4:	40010800 	.word	0x40010800
 8003da8:	40000800 	.word	0x40000800
 8003dac:	40010c00 	.word	0x40010c00

08003db0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b088      	sub	sp, #32
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	f107 0310 	add.w	r3, r7, #16
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dce:	d117      	bne.n	8003e00 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003e08 <HAL_TIM_MspPostInit+0x58>)
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	4a0c      	ldr	r2, [pc, #48]	@ (8003e08 <HAL_TIM_MspPostInit+0x58>)
 8003dd6:	f043 0304 	orr.w	r3, r3, #4
 8003dda:	6193      	str	r3, [r2, #24]
 8003ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e08 <HAL_TIM_MspPostInit+0x58>)
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ML_PWM_Pin|MR_PWM_Pin;
 8003de8:	230c      	movs	r3, #12
 8003dea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dec:	2302      	movs	r3, #2
 8003dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df0:	2302      	movs	r3, #2
 8003df2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df4:	f107 0310 	add.w	r3, r7, #16
 8003df8:	4619      	mov	r1, r3
 8003dfa:	4804      	ldr	r0, [pc, #16]	@ (8003e0c <HAL_TIM_MspPostInit+0x5c>)
 8003dfc:	f000 ffb8 	bl	8004d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003e00:	bf00      	nop
 8003e02:	3720      	adds	r7, #32
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	40010800 	.word	0x40010800

08003e10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e18:	f107 0310 	add.w	r3, r7, #16
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	605a      	str	r2, [r3, #4]
 8003e22:	609a      	str	r2, [r3, #8]
 8003e24:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a20      	ldr	r2, [pc, #128]	@ (8003eac <HAL_UART_MspInit+0x9c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d139      	bne.n	8003ea4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e30:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e3a:	6193      	str	r3, [r2, #24]
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e44:	60fb      	str	r3, [r7, #12]
 8003e46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e48:	4b19      	ldr	r3, [pc, #100]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	4a18      	ldr	r2, [pc, #96]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e4e:	f043 0304 	orr.w	r3, r3, #4
 8003e52:	6193      	str	r3, [r2, #24]
 8003e54:	4b16      	ldr	r3, [pc, #88]	@ (8003eb0 <HAL_UART_MspInit+0xa0>)
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e66:	2302      	movs	r3, #2
 8003e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e6e:	f107 0310 	add.w	r3, r7, #16
 8003e72:	4619      	mov	r1, r3
 8003e74:	480f      	ldr	r0, [pc, #60]	@ (8003eb4 <HAL_UART_MspInit+0xa4>)
 8003e76:	f000 ff7b 	bl	8004d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e88:	f107 0310 	add.w	r3, r7, #16
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	4809      	ldr	r0, [pc, #36]	@ (8003eb4 <HAL_UART_MspInit+0xa4>)
 8003e90:	f000 ff6e 	bl	8004d70 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003e94:	2200      	movs	r2, #0
 8003e96:	2100      	movs	r1, #0
 8003e98:	2025      	movs	r0, #37	@ 0x25
 8003e9a:	f000 fe80 	bl	8004b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003e9e:	2025      	movs	r0, #37	@ 0x25
 8003ea0:	f000 fe99 	bl	8004bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003ea4:	bf00      	nop
 8003ea6:	3720      	adds	r7, #32
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	40013800 	.word	0x40013800
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40010800 	.word	0x40010800

08003eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ebc:	bf00      	nop
 8003ebe:	e7fd      	b.n	8003ebc <NMI_Handler+0x4>

08003ec0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ec4:	bf00      	nop
 8003ec6:	e7fd      	b.n	8003ec4 <HardFault_Handler+0x4>

08003ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ecc:	bf00      	nop
 8003ece:	e7fd      	b.n	8003ecc <MemManage_Handler+0x4>

08003ed0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ed4:	bf00      	nop
 8003ed6:	e7fd      	b.n	8003ed4 <BusFault_Handler+0x4>

08003ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003edc:	bf00      	nop
 8003ede:	e7fd      	b.n	8003edc <UsageFault_Handler+0x4>

08003ee0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ef0:	bf00      	nop
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f08:	f000 f8da 	bl	80040c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Systick();
 8003f0c:	f7ff fab6 	bl	800347c <Systick>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003f10:	bf00      	nop
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ARM_SW1_Pin);
 8003f18:	2010      	movs	r0, #16
 8003f1a:	f001 f8df 	bl	80050dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003f1e:	bf00      	nop
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f28:	4802      	ldr	r0, [pc, #8]	@ (8003f34 <TIM3_IRQHandler+0x10>)
 8003f2a:	f002 f905 	bl	8006138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200001bc 	.word	0x200001bc

08003f38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f3c:	4802      	ldr	r0, [pc, #8]	@ (8003f48 <TIM4_IRQHandler+0x10>)
 8003f3e:	f002 f8fb 	bl	8006138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20000204 	.word	0x20000204

08003f4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f50:	4802      	ldr	r0, [pc, #8]	@ (8003f5c <USART1_IRQHandler+0x10>)
 8003f52:	f002 ff59 	bl	8006e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f56:	bf00      	nop
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	2000024c 	.word	0x2000024c

08003f60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RACE_SW2_Pin);
 8003f64:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003f68:	f001 f8b8 	bl	80050dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f6c:	bf00      	nop
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f78:	4a14      	ldr	r2, [pc, #80]	@ (8003fcc <_sbrk+0x5c>)
 8003f7a:	4b15      	ldr	r3, [pc, #84]	@ (8003fd0 <_sbrk+0x60>)
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f84:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <_sbrk+0x64>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d102      	bne.n	8003f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f8c:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <_sbrk+0x64>)
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <_sbrk+0x68>)
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f92:	4b10      	ldr	r3, [pc, #64]	@ (8003fd4 <_sbrk+0x64>)
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4413      	add	r3, r2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d207      	bcs.n	8003fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003fa0:	f003 fd1a 	bl	80079d8 <__errno>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	220c      	movs	r2, #12
 8003fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003faa:	f04f 33ff 	mov.w	r3, #4294967295
 8003fae:	e009      	b.n	8003fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fb0:	4b08      	ldr	r3, [pc, #32]	@ (8003fd4 <_sbrk+0x64>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003fb6:	4b07      	ldr	r3, [pc, #28]	@ (8003fd4 <_sbrk+0x64>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <_sbrk+0x64>)
 8003fc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	20005000 	.word	0x20005000
 8003fd0:	00000400 	.word	0x00000400
 8003fd4:	20000cb0 	.word	0x20000cb0
 8003fd8:	20000e00 	.word	0x20000e00

08003fdc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fe0:	bf00      	nop
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003fe8:	f7ff fff8 	bl	8003fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fec:	480b      	ldr	r0, [pc, #44]	@ (800401c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003fee:	490c      	ldr	r1, [pc, #48]	@ (8004020 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8004024 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ff4:	e002      	b.n	8003ffc <LoopCopyDataInit>

08003ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ffa:	3304      	adds	r3, #4

08003ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004000:	d3f9      	bcc.n	8003ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004002:	4a09      	ldr	r2, [pc, #36]	@ (8004028 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004004:	4c09      	ldr	r4, [pc, #36]	@ (800402c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004008:	e001      	b.n	800400e <LoopFillZerobss>

0800400a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800400a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800400c:	3204      	adds	r2, #4

0800400e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800400e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004010:	d3fb      	bcc.n	800400a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004012:	f003 fce7 	bl	80079e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004016:	f7fc ffd3 	bl	8000fc0 <main>
  bx lr
 800401a:	4770      	bx	lr
  ldr r0, =_sdata
 800401c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004020:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8004024:	08007b6c 	.word	0x08007b6c
  ldr r2, =_sbss
 8004028:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 800402c:	20000e00 	.word	0x20000e00

08004030 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004030:	e7fe      	b.n	8004030 <ADC1_2_IRQHandler>
	...

08004034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004038:	4b08      	ldr	r3, [pc, #32]	@ (800405c <HAL_Init+0x28>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a07      	ldr	r2, [pc, #28]	@ (800405c <HAL_Init+0x28>)
 800403e:	f043 0310 	orr.w	r3, r3, #16
 8004042:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004044:	2003      	movs	r0, #3
 8004046:	f000 fd9f 	bl	8004b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800404a:	200e      	movs	r0, #14
 800404c:	f000 f808 	bl	8004060 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004050:	f7ff fd66 	bl	8003b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40022000 	.word	0x40022000

08004060 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004068:	4b12      	ldr	r3, [pc, #72]	@ (80040b4 <HAL_InitTick+0x54>)
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	4b12      	ldr	r3, [pc, #72]	@ (80040b8 <HAL_InitTick+0x58>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	4619      	mov	r1, r3
 8004072:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004076:	fbb3 f3f1 	udiv	r3, r3, r1
 800407a:	fbb2 f3f3 	udiv	r3, r2, r3
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fdb7 	bl	8004bf2 <HAL_SYSTICK_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e00e      	b.n	80040ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b0f      	cmp	r3, #15
 8004092:	d80a      	bhi.n	80040aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004094:	2200      	movs	r2, #0
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	f04f 30ff 	mov.w	r0, #4294967295
 800409c:	f000 fd7f 	bl	8004b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040a0:	4a06      	ldr	r2, [pc, #24]	@ (80040bc <HAL_InitTick+0x5c>)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	e000      	b.n	80040ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	2000009c 	.word	0x2000009c
 80040b8:	200000a4 	.word	0x200000a4
 80040bc:	200000a0 	.word	0x200000a0

080040c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040c0:	b480      	push	{r7}
 80040c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040c4:	4b05      	ldr	r3, [pc, #20]	@ (80040dc <HAL_IncTick+0x1c>)
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	461a      	mov	r2, r3
 80040ca:	4b05      	ldr	r3, [pc, #20]	@ (80040e0 <HAL_IncTick+0x20>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4413      	add	r3, r2
 80040d0:	4a03      	ldr	r2, [pc, #12]	@ (80040e0 <HAL_IncTick+0x20>)
 80040d2:	6013      	str	r3, [r2, #0]
}
 80040d4:	bf00      	nop
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bc80      	pop	{r7}
 80040da:	4770      	bx	lr
 80040dc:	200000a4 	.word	0x200000a4
 80040e0:	20000cb4 	.word	0x20000cb4

080040e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  return uwTick;
 80040e8:	4b02      	ldr	r3, [pc, #8]	@ (80040f4 <HAL_GetTick+0x10>)
 80040ea:	681b      	ldr	r3, [r3, #0]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	20000cb4 	.word	0x20000cb4

080040f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004100:	f7ff fff0 	bl	80040e4 <HAL_GetTick>
 8004104:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d005      	beq.n	800411e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004112:	4b0a      	ldr	r3, [pc, #40]	@ (800413c <HAL_Delay+0x44>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4413      	add	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800411e:	bf00      	nop
 8004120:	f7ff ffe0 	bl	80040e4 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	429a      	cmp	r2, r3
 800412e:	d8f7      	bhi.n	8004120 <HAL_Delay+0x28>
  {
  }
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	200000a4 	.word	0x200000a4

08004140 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004148:	2300      	movs	r3, #0
 800414a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e0be      	b.n	80042e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	2b00      	cmp	r3, #0
 800416e:	d109      	bne.n	8004184 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7ff fd00 	bl	8003b84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 fbf1 	bl	800496c <ADC_ConversionStop_Disable>
 800418a:	4603      	mov	r3, r0
 800418c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004192:	f003 0310 	and.w	r3, r3, #16
 8004196:	2b00      	cmp	r3, #0
 8004198:	f040 8099 	bne.w	80042ce <HAL_ADC_Init+0x18e>
 800419c:	7dfb      	ldrb	r3, [r7, #23]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f040 8095 	bne.w	80042ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041ac:	f023 0302 	bic.w	r3, r3, #2
 80041b0:	f043 0202 	orr.w	r2, r3, #2
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80041c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7b1b      	ldrb	r3, [r3, #12]
 80041c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80041c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041d8:	d003      	beq.n	80041e2 <HAL_ADC_Init+0xa2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d102      	bne.n	80041e8 <HAL_ADC_Init+0xa8>
 80041e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041e6:	e000      	b.n	80041ea <HAL_ADC_Init+0xaa>
 80041e8:	2300      	movs	r3, #0
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	7d1b      	ldrb	r3, [r3, #20]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d119      	bne.n	800422c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	7b1b      	ldrb	r3, [r3, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d109      	bne.n	8004214 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	3b01      	subs	r3, #1
 8004206:	035a      	lsls	r2, r3, #13
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	e00b      	b.n	800422c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004218:	f043 0220 	orr.w	r2, r3, #32
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	f043 0201 	orr.w	r2, r3, #1
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	430a      	orrs	r2, r1
 800423e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	4b28      	ldr	r3, [pc, #160]	@ (80042e8 <HAL_ADC_Init+0x1a8>)
 8004248:	4013      	ands	r3, r2
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6812      	ldr	r2, [r2, #0]
 800424e:	68b9      	ldr	r1, [r7, #8]
 8004250:	430b      	orrs	r3, r1
 8004252:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800425c:	d003      	beq.n	8004266 <HAL_ADC_Init+0x126>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d104      	bne.n	8004270 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	3b01      	subs	r3, #1
 800426c:	051b      	lsls	r3, r3, #20
 800426e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004276:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	430a      	orrs	r2, r1
 8004282:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	4b18      	ldr	r3, [pc, #96]	@ (80042ec <HAL_ADC_Init+0x1ac>)
 800428c:	4013      	ands	r3, r2
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	429a      	cmp	r2, r3
 8004292:	d10b      	bne.n	80042ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429e:	f023 0303 	bic.w	r3, r3, #3
 80042a2:	f043 0201 	orr.w	r2, r3, #1
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80042aa:	e018      	b.n	80042de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b0:	f023 0312 	bic.w	r3, r3, #18
 80042b4:	f043 0210 	orr.w	r2, r3, #16
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c0:	f043 0201 	orr.w	r2, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80042cc:	e007      	b.n	80042de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d2:	f043 0210 	orr.w	r2, r3, #16
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80042de:	7dfb      	ldrb	r3, [r7, #23]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3718      	adds	r7, #24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	ffe1f7fd 	.word	0xffe1f7fd
 80042ec:	ff1f0efe 	.word	0xff1f0efe

080042f0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004302:	2b01      	cmp	r3, #1
 8004304:	d101      	bne.n	800430a <HAL_ADC_Start+0x1a>
 8004306:	2302      	movs	r3, #2
 8004308:	e098      	b.n	800443c <HAL_ADC_Start+0x14c>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 fad0 	bl	80048b8 <ADC_Enable>
 8004318:	4603      	mov	r3, r0
 800431a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	2b00      	cmp	r3, #0
 8004320:	f040 8087 	bne.w	8004432 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a41      	ldr	r2, [pc, #260]	@ (8004444 <HAL_ADC_Start+0x154>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d105      	bne.n	800434e <HAL_ADC_Start+0x5e>
 8004342:	4b41      	ldr	r3, [pc, #260]	@ (8004448 <HAL_ADC_Start+0x158>)
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d115      	bne.n	800437a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004352:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004364:	2b00      	cmp	r3, #0
 8004366:	d026      	beq.n	80043b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004370:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004378:	e01d      	b.n	80043b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2f      	ldr	r2, [pc, #188]	@ (8004448 <HAL_ADC_Start+0x158>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d004      	beq.n	800439a <HAL_ADC_Start+0xaa>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a2b      	ldr	r2, [pc, #172]	@ (8004444 <HAL_ADC_Start+0x154>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d10d      	bne.n	80043b6 <HAL_ADC_Start+0xc6>
 800439a:	4b2b      	ldr	r3, [pc, #172]	@ (8004448 <HAL_ADC_Start+0x158>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d006      	beq.n	80043d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c6:	f023 0206 	bic.w	r2, r3, #6
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043ce:	e002      	b.n	80043d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f06f 0202 	mvn.w	r2, #2
 80043e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80043f2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80043f6:	d113      	bne.n	8004420 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80043fc:	4a11      	ldr	r2, [pc, #68]	@ (8004444 <HAL_ADC_Start+0x154>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d105      	bne.n	800440e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004402:	4b11      	ldr	r3, [pc, #68]	@ (8004448 <HAL_ADC_Start+0x158>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800440a:	2b00      	cmp	r3, #0
 800440c:	d108      	bne.n	8004420 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800441c:	609a      	str	r2, [r3, #8]
 800441e:	e00c      	b.n	800443a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	e003      	b.n	800443a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800443a:	7bfb      	ldrb	r3, [r7, #15]
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40012800 	.word	0x40012800
 8004448:	40012400 	.word	0x40012400

0800444c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004454:	2300      	movs	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800445e:	2b01      	cmp	r3, #1
 8004460:	d101      	bne.n	8004466 <HAL_ADC_Stop+0x1a>
 8004462:	2302      	movs	r3, #2
 8004464:	e01a      	b.n	800449c <HAL_ADC_Stop+0x50>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 fa7c 	bl	800496c <ADC_ConversionStop_Disable>
 8004474:	4603      	mov	r3, r0
 8004476:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004478:	7bfb      	ldrb	r3, [r7, #15]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d109      	bne.n	8004492 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004482:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004486:	f023 0301 	bic.w	r3, r3, #1
 800448a:	f043 0201 	orr.w	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800449a:	7bfb      	ldrb	r3, [r7, #15]
}
 800449c:	4618      	mov	r0, r3
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80044a4:	b590      	push	{r4, r7, lr}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80044ae:	2300      	movs	r3, #0
 80044b0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80044ba:	f7ff fe13 	bl	80040e4 <HAL_GetTick>
 80044be:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00b      	beq.n	80044e6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d2:	f043 0220 	orr.w	r2, r3, #32
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e0d3      	b.n	800468e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d131      	bne.n	8004558 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d12a      	bne.n	8004558 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004502:	e021      	b.n	8004548 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450a:	d01d      	beq.n	8004548 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <HAL_ADC_PollForConversion+0x7e>
 8004512:	f7ff fde7 	bl	80040e4 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d212      	bcs.n	8004548 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10b      	bne.n	8004548 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004534:	f043 0204 	orr.w	r2, r3, #4
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e0a2      	b.n	800468e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0d6      	beq.n	8004504 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004556:	e070      	b.n	800463a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004558:	4b4f      	ldr	r3, [pc, #316]	@ (8004698 <HAL_ADC_PollForConversion+0x1f4>)
 800455a:	681c      	ldr	r4, [r3, #0]
 800455c:	2002      	movs	r0, #2
 800455e:	f001 fa9b 	bl	8005a98 <HAL_RCCEx_GetPeriphCLKFreq>
 8004562:	4603      	mov	r3, r0
 8004564:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6919      	ldr	r1, [r3, #16]
 800456e:	4b4b      	ldr	r3, [pc, #300]	@ (800469c <HAL_ADC_PollForConversion+0x1f8>)
 8004570:	400b      	ands	r3, r1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d118      	bne.n	80045a8 <HAL_ADC_PollForConversion+0x104>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68d9      	ldr	r1, [r3, #12]
 800457c:	4b48      	ldr	r3, [pc, #288]	@ (80046a0 <HAL_ADC_PollForConversion+0x1fc>)
 800457e:	400b      	ands	r3, r1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d111      	bne.n	80045a8 <HAL_ADC_PollForConversion+0x104>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6919      	ldr	r1, [r3, #16]
 800458a:	4b46      	ldr	r3, [pc, #280]	@ (80046a4 <HAL_ADC_PollForConversion+0x200>)
 800458c:	400b      	ands	r3, r1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d108      	bne.n	80045a4 <HAL_ADC_PollForConversion+0x100>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68d9      	ldr	r1, [r3, #12]
 8004598:	4b43      	ldr	r3, [pc, #268]	@ (80046a8 <HAL_ADC_PollForConversion+0x204>)
 800459a:	400b      	ands	r3, r1
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <HAL_ADC_PollForConversion+0x100>
 80045a0:	2314      	movs	r3, #20
 80045a2:	e020      	b.n	80045e6 <HAL_ADC_PollForConversion+0x142>
 80045a4:	2329      	movs	r3, #41	@ 0x29
 80045a6:	e01e      	b.n	80045e6 <HAL_ADC_PollForConversion+0x142>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6919      	ldr	r1, [r3, #16]
 80045ae:	4b3d      	ldr	r3, [pc, #244]	@ (80046a4 <HAL_ADC_PollForConversion+0x200>)
 80045b0:	400b      	ands	r3, r1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_ADC_PollForConversion+0x120>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68d9      	ldr	r1, [r3, #12]
 80045bc:	4b3a      	ldr	r3, [pc, #232]	@ (80046a8 <HAL_ADC_PollForConversion+0x204>)
 80045be:	400b      	ands	r3, r1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00d      	beq.n	80045e0 <HAL_ADC_PollForConversion+0x13c>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6919      	ldr	r1, [r3, #16]
 80045ca:	4b38      	ldr	r3, [pc, #224]	@ (80046ac <HAL_ADC_PollForConversion+0x208>)
 80045cc:	400b      	ands	r3, r1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d108      	bne.n	80045e4 <HAL_ADC_PollForConversion+0x140>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68d9      	ldr	r1, [r3, #12]
 80045d8:	4b34      	ldr	r3, [pc, #208]	@ (80046ac <HAL_ADC_PollForConversion+0x208>)
 80045da:	400b      	ands	r3, r1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_ADC_PollForConversion+0x140>
 80045e0:	2354      	movs	r3, #84	@ 0x54
 80045e2:	e000      	b.n	80045e6 <HAL_ADC_PollForConversion+0x142>
 80045e4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80045e6:	fb02 f303 	mul.w	r3, r2, r3
 80045ea:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80045ec:	e021      	b.n	8004632 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f4:	d01a      	beq.n	800462c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d007      	beq.n	800460c <HAL_ADC_PollForConversion+0x168>
 80045fc:	f7ff fd72 	bl	80040e4 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d20f      	bcs.n	800462c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	429a      	cmp	r2, r3
 8004612:	d90b      	bls.n	800462c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004618:	f043 0204 	orr.w	r2, r3, #4
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e030      	b.n	800468e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3301      	adds	r3, #1
 8004630:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	429a      	cmp	r2, r3
 8004638:	d8d9      	bhi.n	80045ee <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f06f 0212 	mvn.w	r2, #18
 8004642:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004648:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800465a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800465e:	d115      	bne.n	800468c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004664:	2b00      	cmp	r3, #0
 8004666:	d111      	bne.n	800468c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004678:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d105      	bne.n	800468c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004684:	f043 0201 	orr.w	r2, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	371c      	adds	r7, #28
 8004692:	46bd      	mov	sp, r7
 8004694:	bd90      	pop	{r4, r7, pc}
 8004696:	bf00      	nop
 8004698:	2000009c 	.word	0x2000009c
 800469c:	24924924 	.word	0x24924924
 80046a0:	00924924 	.word	0x00924924
 80046a4:	12492492 	.word	0x12492492
 80046a8:	00492492 	.word	0x00492492
 80046ac:	00249249 	.word	0x00249249

080046b0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80046be:	4618      	mov	r0, r3
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr

080046c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_ADC_ConfigChannel+0x20>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e0dc      	b.n	80048a2 <HAL_ADC_ConfigChannel+0x1da>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	2b06      	cmp	r3, #6
 80046f6:	d81c      	bhi.n	8004732 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	3b05      	subs	r3, #5
 800470a:	221f      	movs	r2, #31
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	43db      	mvns	r3, r3
 8004712:	4019      	ands	r1, r3
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	3b05      	subs	r3, #5
 8004724:	fa00 f203 	lsl.w	r2, r0, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004730:	e03c      	b.n	80047ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b0c      	cmp	r3, #12
 8004738:	d81c      	bhi.n	8004774 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4413      	add	r3, r2
 800474a:	3b23      	subs	r3, #35	@ 0x23
 800474c:	221f      	movs	r2, #31
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43db      	mvns	r3, r3
 8004754:	4019      	ands	r1, r3
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	4613      	mov	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	3b23      	subs	r3, #35	@ 0x23
 8004766:	fa00 f203 	lsl.w	r2, r0, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	631a      	str	r2, [r3, #48]	@ 0x30
 8004772:	e01b      	b.n	80047ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4413      	add	r3, r2
 8004784:	3b41      	subs	r3, #65	@ 0x41
 8004786:	221f      	movs	r2, #31
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	43db      	mvns	r3, r3
 800478e:	4019      	ands	r1, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	6818      	ldr	r0, [r3, #0]
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	3b41      	subs	r3, #65	@ 0x41
 80047a0:	fa00 f203 	lsl.w	r2, r0, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b09      	cmp	r3, #9
 80047b2:	d91c      	bls.n	80047ee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68d9      	ldr	r1, [r3, #12]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	4613      	mov	r3, r2
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	4413      	add	r3, r2
 80047c4:	3b1e      	subs	r3, #30
 80047c6:	2207      	movs	r2, #7
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	43db      	mvns	r3, r3
 80047ce:	4019      	ands	r1, r3
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	6898      	ldr	r0, [r3, #8]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	4613      	mov	r3, r2
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	4413      	add	r3, r2
 80047de:	3b1e      	subs	r3, #30
 80047e0:	fa00 f203 	lsl.w	r2, r0, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	60da      	str	r2, [r3, #12]
 80047ec:	e019      	b.n	8004822 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6919      	ldr	r1, [r3, #16]
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	4613      	mov	r3, r2
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	4413      	add	r3, r2
 80047fe:	2207      	movs	r2, #7
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	4019      	ands	r1, r3
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	6898      	ldr	r0, [r3, #8]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	4613      	mov	r3, r2
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	4413      	add	r3, r2
 8004816:	fa00 f203 	lsl.w	r2, r0, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b10      	cmp	r3, #16
 8004828:	d003      	beq.n	8004832 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800482e:	2b11      	cmp	r3, #17
 8004830:	d132      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a1d      	ldr	r2, [pc, #116]	@ (80048ac <HAL_ADC_ConfigChannel+0x1e4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d125      	bne.n	8004888 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d126      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004858:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b10      	cmp	r3, #16
 8004860:	d11a      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004862:	4b13      	ldr	r3, [pc, #76]	@ (80048b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a13      	ldr	r2, [pc, #76]	@ (80048b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	0c9a      	lsrs	r2, r3, #18
 800486e:	4613      	mov	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4413      	add	r3, r2
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004878:	e002      	b.n	8004880 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	3b01      	subs	r3, #1
 800487e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f9      	bne.n	800487a <HAL_ADC_ConfigChannel+0x1b2>
 8004886:	e007      	b.n	8004898 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488c:	f043 0220 	orr.w	r2, r3, #32
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr
 80048ac:	40012400 	.word	0x40012400
 80048b0:	2000009c 	.word	0x2000009c
 80048b4:	431bde83 	.word	0x431bde83

080048b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d040      	beq.n	8004958 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0201 	orr.w	r2, r2, #1
 80048e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80048e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004964 <ADC_Enable+0xac>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1f      	ldr	r2, [pc, #124]	@ (8004968 <ADC_Enable+0xb0>)
 80048ec:	fba2 2303 	umull	r2, r3, r2, r3
 80048f0:	0c9b      	lsrs	r3, r3, #18
 80048f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80048f4:	e002      	b.n	80048fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f9      	bne.n	80048f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004902:	f7ff fbef 	bl	80040e4 <HAL_GetTick>
 8004906:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004908:	e01f      	b.n	800494a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800490a:	f7ff fbeb 	bl	80040e4 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d918      	bls.n	800494a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b01      	cmp	r3, #1
 8004924:	d011      	beq.n	800494a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492a:	f043 0210 	orr.w	r2, r3, #16
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e007      	b.n	800495a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	2b01      	cmp	r3, #1
 8004956:	d1d8      	bne.n	800490a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	2000009c 	.word	0x2000009c
 8004968:	431bde83 	.word	0x431bde83

0800496c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b01      	cmp	r3, #1
 8004984:	d12e      	bne.n	80049e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0201 	bic.w	r2, r2, #1
 8004994:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004996:	f7ff fba5 	bl	80040e4 <HAL_GetTick>
 800499a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800499c:	e01b      	b.n	80049d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800499e:	f7ff fba1 	bl	80040e4 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d914      	bls.n	80049d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d10d      	bne.n	80049d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049be:	f043 0210 	orr.w	r2, r3, #16
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e007      	b.n	80049e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d0dc      	beq.n	800499e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a00:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a22:	4a04      	ldr	r2, [pc, #16]	@ (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	60d3      	str	r3, [r2, #12]
}
 8004a28:	bf00      	nop
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bc80      	pop	{r7}
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	e000ed00 	.word	0xe000ed00

08004a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a3c:	4b04      	ldr	r3, [pc, #16]	@ (8004a50 <__NVIC_GetPriorityGrouping+0x18>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	0a1b      	lsrs	r3, r3, #8
 8004a42:	f003 0307 	and.w	r3, r3, #7
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	db0b      	blt.n	8004a7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	f003 021f 	and.w	r2, r3, #31
 8004a6c:	4906      	ldr	r1, [pc, #24]	@ (8004a88 <__NVIC_EnableIRQ+0x34>)
 8004a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2001      	movs	r0, #1
 8004a76:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	e000e100 	.word	0xe000e100

08004a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	4603      	mov	r3, r0
 8004a94:	6039      	str	r1, [r7, #0]
 8004a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	db0a      	blt.n	8004ab6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	b2da      	uxtb	r2, r3
 8004aa4:	490c      	ldr	r1, [pc, #48]	@ (8004ad8 <__NVIC_SetPriority+0x4c>)
 8004aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aaa:	0112      	lsls	r2, r2, #4
 8004aac:	b2d2      	uxtb	r2, r2
 8004aae:	440b      	add	r3, r1
 8004ab0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ab4:	e00a      	b.n	8004acc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	4908      	ldr	r1, [pc, #32]	@ (8004adc <__NVIC_SetPriority+0x50>)
 8004abc:	79fb      	ldrb	r3, [r7, #7]
 8004abe:	f003 030f 	and.w	r3, r3, #15
 8004ac2:	3b04      	subs	r3, #4
 8004ac4:	0112      	lsls	r2, r2, #4
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	440b      	add	r3, r1
 8004aca:	761a      	strb	r2, [r3, #24]
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bc80      	pop	{r7}
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	e000e100 	.word	0xe000e100
 8004adc:	e000ed00 	.word	0xe000ed00

08004ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b089      	sub	sp, #36	@ 0x24
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	f1c3 0307 	rsb	r3, r3, #7
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	bf28      	it	cs
 8004afe:	2304      	movcs	r3, #4
 8004b00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	3304      	adds	r3, #4
 8004b06:	2b06      	cmp	r3, #6
 8004b08:	d902      	bls.n	8004b10 <NVIC_EncodePriority+0x30>
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3b03      	subs	r3, #3
 8004b0e:	e000      	b.n	8004b12 <NVIC_EncodePriority+0x32>
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b14:	f04f 32ff 	mov.w	r2, #4294967295
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	43da      	mvns	r2, r3
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	401a      	ands	r2, r3
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b28:	f04f 31ff 	mov.w	r1, #4294967295
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b32:	43d9      	mvns	r1, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b38:	4313      	orrs	r3, r2
         );
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3724      	adds	r7, #36	@ 0x24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr

08004b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b54:	d301      	bcc.n	8004b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b56:	2301      	movs	r3, #1
 8004b58:	e00f      	b.n	8004b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004b84 <SysTick_Config+0x40>)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b62:	210f      	movs	r1, #15
 8004b64:	f04f 30ff 	mov.w	r0, #4294967295
 8004b68:	f7ff ff90 	bl	8004a8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b6c:	4b05      	ldr	r3, [pc, #20]	@ (8004b84 <SysTick_Config+0x40>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b72:	4b04      	ldr	r3, [pc, #16]	@ (8004b84 <SysTick_Config+0x40>)
 8004b74:	2207      	movs	r2, #7
 8004b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	e000e010 	.word	0xe000e010

08004b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f7ff ff2d 	bl	80049f0 <__NVIC_SetPriorityGrouping>
}
 8004b96:	bf00      	nop
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b086      	sub	sp, #24
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	60b9      	str	r1, [r7, #8]
 8004ba8:	607a      	str	r2, [r7, #4]
 8004baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bb0:	f7ff ff42 	bl	8004a38 <__NVIC_GetPriorityGrouping>
 8004bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	68b9      	ldr	r1, [r7, #8]
 8004bba:	6978      	ldr	r0, [r7, #20]
 8004bbc:	f7ff ff90 	bl	8004ae0 <NVIC_EncodePriority>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bc6:	4611      	mov	r1, r2
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7ff ff5f 	bl	8004a8c <__NVIC_SetPriority>
}
 8004bce:	bf00      	nop
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b082      	sub	sp, #8
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	4603      	mov	r3, r0
 8004bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff ff35 	bl	8004a54 <__NVIC_EnableIRQ>
}
 8004bea:	bf00      	nop
 8004bec:	3708      	adds	r7, #8
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b082      	sub	sp, #8
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7ff ffa2 	bl	8004b44 <SysTick_Config>
 8004c00:	4603      	mov	r3, r0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b085      	sub	sp, #20
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c12:	2300      	movs	r3, #0
 8004c14:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d008      	beq.n	8004c34 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2204      	movs	r2, #4
 8004c26:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e020      	b.n	8004c76 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 020e 	bic.w	r2, r2, #14
 8004c42:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c62:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d005      	beq.n	8004ca4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	73fb      	strb	r3, [r7, #15]
 8004ca2:	e051      	b.n	8004d48 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 020e 	bic.w	r2, r2, #14
 8004cb2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0201 	bic.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a22      	ldr	r2, [pc, #136]	@ (8004d54 <HAL_DMA_Abort_IT+0xd4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d029      	beq.n	8004d22 <HAL_DMA_Abort_IT+0xa2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a21      	ldr	r2, [pc, #132]	@ (8004d58 <HAL_DMA_Abort_IT+0xd8>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d022      	beq.n	8004d1e <HAL_DMA_Abort_IT+0x9e>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8004d5c <HAL_DMA_Abort_IT+0xdc>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01a      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x98>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8004d60 <HAL_DMA_Abort_IT+0xe0>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d012      	beq.n	8004d12 <HAL_DMA_Abort_IT+0x92>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d64 <HAL_DMA_Abort_IT+0xe4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00a      	beq.n	8004d0c <HAL_DMA_Abort_IT+0x8c>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8004d68 <HAL_DMA_Abort_IT+0xe8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d102      	bne.n	8004d06 <HAL_DMA_Abort_IT+0x86>
 8004d00:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004d04:	e00e      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d0a:	e00b      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d10:	e008      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d16:	e005      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d1c:	e002      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d1e:	2310      	movs	r3, #16
 8004d20:	e000      	b.n	8004d24 <HAL_DMA_Abort_IT+0xa4>
 8004d22:	2301      	movs	r3, #1
 8004d24:	4a11      	ldr	r2, [pc, #68]	@ (8004d6c <HAL_DMA_Abort_IT+0xec>)
 8004d26:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	4798      	blx	r3
    } 
  }
  return status;
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	40020008 	.word	0x40020008
 8004d58:	4002001c 	.word	0x4002001c
 8004d5c:	40020030 	.word	0x40020030
 8004d60:	40020044 	.word	0x40020044
 8004d64:	40020058 	.word	0x40020058
 8004d68:	4002006c 	.word	0x4002006c
 8004d6c:	40020000 	.word	0x40020000

08004d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b08b      	sub	sp, #44	@ 0x2c
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d82:	e169      	b.n	8005058 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004d84:	2201      	movs	r2, #1
 8004d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	69fa      	ldr	r2, [r7, #28]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	f040 8158 	bne.w	8005052 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	4a9a      	ldr	r2, [pc, #616]	@ (8005010 <HAL_GPIO_Init+0x2a0>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d05e      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
 8004dac:	4a98      	ldr	r2, [pc, #608]	@ (8005010 <HAL_GPIO_Init+0x2a0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d875      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004db2:	4a98      	ldr	r2, [pc, #608]	@ (8005014 <HAL_GPIO_Init+0x2a4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d058      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
 8004db8:	4a96      	ldr	r2, [pc, #600]	@ (8005014 <HAL_GPIO_Init+0x2a4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d86f      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004dbe:	4a96      	ldr	r2, [pc, #600]	@ (8005018 <HAL_GPIO_Init+0x2a8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d052      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
 8004dc4:	4a94      	ldr	r2, [pc, #592]	@ (8005018 <HAL_GPIO_Init+0x2a8>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d869      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004dca:	4a94      	ldr	r2, [pc, #592]	@ (800501c <HAL_GPIO_Init+0x2ac>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d04c      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
 8004dd0:	4a92      	ldr	r2, [pc, #584]	@ (800501c <HAL_GPIO_Init+0x2ac>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d863      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004dd6:	4a92      	ldr	r2, [pc, #584]	@ (8005020 <HAL_GPIO_Init+0x2b0>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d046      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
 8004ddc:	4a90      	ldr	r2, [pc, #576]	@ (8005020 <HAL_GPIO_Init+0x2b0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d85d      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004de2:	2b12      	cmp	r3, #18
 8004de4:	d82a      	bhi.n	8004e3c <HAL_GPIO_Init+0xcc>
 8004de6:	2b12      	cmp	r3, #18
 8004de8:	d859      	bhi.n	8004e9e <HAL_GPIO_Init+0x12e>
 8004dea:	a201      	add	r2, pc, #4	@ (adr r2, 8004df0 <HAL_GPIO_Init+0x80>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e6b 	.word	0x08004e6b
 8004df4:	08004e45 	.word	0x08004e45
 8004df8:	08004e57 	.word	0x08004e57
 8004dfc:	08004e99 	.word	0x08004e99
 8004e00:	08004e9f 	.word	0x08004e9f
 8004e04:	08004e9f 	.word	0x08004e9f
 8004e08:	08004e9f 	.word	0x08004e9f
 8004e0c:	08004e9f 	.word	0x08004e9f
 8004e10:	08004e9f 	.word	0x08004e9f
 8004e14:	08004e9f 	.word	0x08004e9f
 8004e18:	08004e9f 	.word	0x08004e9f
 8004e1c:	08004e9f 	.word	0x08004e9f
 8004e20:	08004e9f 	.word	0x08004e9f
 8004e24:	08004e9f 	.word	0x08004e9f
 8004e28:	08004e9f 	.word	0x08004e9f
 8004e2c:	08004e9f 	.word	0x08004e9f
 8004e30:	08004e9f 	.word	0x08004e9f
 8004e34:	08004e4d 	.word	0x08004e4d
 8004e38:	08004e61 	.word	0x08004e61
 8004e3c:	4a79      	ldr	r2, [pc, #484]	@ (8005024 <HAL_GPIO_Init+0x2b4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d013      	beq.n	8004e6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004e42:	e02c      	b.n	8004e9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	623b      	str	r3, [r7, #32]
          break;
 8004e4a:	e029      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	3304      	adds	r3, #4
 8004e52:	623b      	str	r3, [r7, #32]
          break;
 8004e54:	e024      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	3308      	adds	r3, #8
 8004e5c:	623b      	str	r3, [r7, #32]
          break;
 8004e5e:	e01f      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	330c      	adds	r3, #12
 8004e66:	623b      	str	r3, [r7, #32]
          break;
 8004e68:	e01a      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d102      	bne.n	8004e78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004e72:	2304      	movs	r3, #4
 8004e74:	623b      	str	r3, [r7, #32]
          break;
 8004e76:	e013      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d105      	bne.n	8004e8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004e80:	2308      	movs	r3, #8
 8004e82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69fa      	ldr	r2, [r7, #28]
 8004e88:	611a      	str	r2, [r3, #16]
          break;
 8004e8a:	e009      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004e8c:	2308      	movs	r3, #8
 8004e8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	69fa      	ldr	r2, [r7, #28]
 8004e94:	615a      	str	r2, [r3, #20]
          break;
 8004e96:	e003      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	623b      	str	r3, [r7, #32]
          break;
 8004e9c:	e000      	b.n	8004ea0 <HAL_GPIO_Init+0x130>
          break;
 8004e9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	2bff      	cmp	r3, #255	@ 0xff
 8004ea4:	d801      	bhi.n	8004eaa <HAL_GPIO_Init+0x13a>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	e001      	b.n	8004eae <HAL_GPIO_Init+0x13e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3304      	adds	r3, #4
 8004eae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	2bff      	cmp	r3, #255	@ 0xff
 8004eb4:	d802      	bhi.n	8004ebc <HAL_GPIO_Init+0x14c>
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	e002      	b.n	8004ec2 <HAL_GPIO_Init+0x152>
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	3b08      	subs	r3, #8
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	210f      	movs	r1, #15
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	401a      	ands	r2, r3
 8004ed4:	6a39      	ldr	r1, [r7, #32]
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8004edc:	431a      	orrs	r2, r3
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f000 80b1 	beq.w	8005052 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8005028 <HAL_GPIO_Init+0x2b8>)
 8004ef2:	699b      	ldr	r3, [r3, #24]
 8004ef4:	4a4c      	ldr	r2, [pc, #304]	@ (8005028 <HAL_GPIO_Init+0x2b8>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6193      	str	r3, [r2, #24]
 8004efc:	4b4a      	ldr	r3, [pc, #296]	@ (8005028 <HAL_GPIO_Init+0x2b8>)
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004f08:	4a48      	ldr	r2, [pc, #288]	@ (800502c <HAL_GPIO_Init+0x2bc>)
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0c:	089b      	lsrs	r3, r3, #2
 8004f0e:	3302      	adds	r3, #2
 8004f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f18:	f003 0303 	and.w	r3, r3, #3
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	220f      	movs	r2, #15
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	43db      	mvns	r3, r3
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a40      	ldr	r2, [pc, #256]	@ (8005030 <HAL_GPIO_Init+0x2c0>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d013      	beq.n	8004f5c <HAL_GPIO_Init+0x1ec>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a3f      	ldr	r2, [pc, #252]	@ (8005034 <HAL_GPIO_Init+0x2c4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00d      	beq.n	8004f58 <HAL_GPIO_Init+0x1e8>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a3e      	ldr	r2, [pc, #248]	@ (8005038 <HAL_GPIO_Init+0x2c8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d007      	beq.n	8004f54 <HAL_GPIO_Init+0x1e4>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a3d      	ldr	r2, [pc, #244]	@ (800503c <HAL_GPIO_Init+0x2cc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d101      	bne.n	8004f50 <HAL_GPIO_Init+0x1e0>
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e006      	b.n	8004f5e <HAL_GPIO_Init+0x1ee>
 8004f50:	2304      	movs	r3, #4
 8004f52:	e004      	b.n	8004f5e <HAL_GPIO_Init+0x1ee>
 8004f54:	2302      	movs	r3, #2
 8004f56:	e002      	b.n	8004f5e <HAL_GPIO_Init+0x1ee>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_GPIO_Init+0x1ee>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f60:	f002 0203 	and.w	r2, r2, #3
 8004f64:	0092      	lsls	r2, r2, #2
 8004f66:	4093      	lsls	r3, r2
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004f6e:	492f      	ldr	r1, [pc, #188]	@ (800502c <HAL_GPIO_Init+0x2bc>)
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	089b      	lsrs	r3, r3, #2
 8004f74:	3302      	adds	r3, #2
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d006      	beq.n	8004f96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004f88:	4b2d      	ldr	r3, [pc, #180]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	492c      	ldr	r1, [pc, #176]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	608b      	str	r3, [r1, #8]
 8004f94:	e006      	b.n	8004fa4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004f96:	4b2a      	ldr	r3, [pc, #168]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004f98:	689a      	ldr	r2, [r3, #8]
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	4928      	ldr	r1, [pc, #160]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d006      	beq.n	8004fbe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004fb0:	4b23      	ldr	r3, [pc, #140]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	4922      	ldr	r1, [pc, #136]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	60cb      	str	r3, [r1, #12]
 8004fbc:	e006      	b.n	8004fcc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004fbe:	4b20      	ldr	r3, [pc, #128]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	491e      	ldr	r1, [pc, #120]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d006      	beq.n	8004fe6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004fd8:	4b19      	ldr	r3, [pc, #100]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	4918      	ldr	r1, [pc, #96]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	604b      	str	r3, [r1, #4]
 8004fe4:	e006      	b.n	8004ff4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004fe6:	4b16      	ldr	r3, [pc, #88]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	43db      	mvns	r3, r3
 8004fee:	4914      	ldr	r1, [pc, #80]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d021      	beq.n	8005044 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005000:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	490e      	ldr	r1, [pc, #56]	@ (8005040 <HAL_GPIO_Init+0x2d0>)
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	4313      	orrs	r3, r2
 800500a:	600b      	str	r3, [r1, #0]
 800500c:	e021      	b.n	8005052 <HAL_GPIO_Init+0x2e2>
 800500e:	bf00      	nop
 8005010:	10320000 	.word	0x10320000
 8005014:	10310000 	.word	0x10310000
 8005018:	10220000 	.word	0x10220000
 800501c:	10210000 	.word	0x10210000
 8005020:	10120000 	.word	0x10120000
 8005024:	10110000 	.word	0x10110000
 8005028:	40021000 	.word	0x40021000
 800502c:	40010000 	.word	0x40010000
 8005030:	40010800 	.word	0x40010800
 8005034:	40010c00 	.word	0x40010c00
 8005038:	40011000 	.word	0x40011000
 800503c:	40011400 	.word	0x40011400
 8005040:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005044:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <HAL_GPIO_Init+0x304>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	43db      	mvns	r3, r3
 800504c:	4909      	ldr	r1, [pc, #36]	@ (8005074 <HAL_GPIO_Init+0x304>)
 800504e:	4013      	ands	r3, r2
 8005050:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	3301      	adds	r3, #1
 8005056:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	fa22 f303 	lsr.w	r3, r2, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	f47f ae8e 	bne.w	8004d84 <HAL_GPIO_Init+0x14>
  }
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	372c      	adds	r7, #44	@ 0x2c
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr
 8005074:	40010400 	.word	0x40010400

08005078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	460b      	mov	r3, r1
 8005082:	807b      	strh	r3, [r7, #2]
 8005084:	4613      	mov	r3, r2
 8005086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005088:	787b      	ldrb	r3, [r7, #1]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800508e:	887a      	ldrh	r2, [r7, #2]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005094:	e003      	b.n	800509e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005096:	887b      	ldrh	r3, [r7, #2]
 8005098:	041a      	lsls	r2, r3, #16
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	611a      	str	r2, [r3, #16]
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr

080050a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050ba:	887a      	ldrh	r2, [r7, #2]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4013      	ands	r3, r2
 80050c0:	041a      	lsls	r2, r3, #16
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	43d9      	mvns	r1, r3
 80050c6:	887b      	ldrh	r3, [r7, #2]
 80050c8:	400b      	ands	r3, r1
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	611a      	str	r2, [r3, #16]
}
 80050d0:	bf00      	nop
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr
	...

080050dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80050e6:	4b08      	ldr	r3, [pc, #32]	@ (8005108 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050e8:	695a      	ldr	r2, [r3, #20]
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d006      	beq.n	8005100 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80050f2:	4a05      	ldr	r2, [pc, #20]	@ (8005108 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050f4:	88fb      	ldrh	r3, [r7, #6]
 80050f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80050f8:	88fb      	ldrh	r3, [r7, #6]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7fc fab2 	bl	8001664 <HAL_GPIO_EXTI_Callback>
  }
}
 8005100:	bf00      	nop
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40010400 	.word	0x40010400

0800510c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e272      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	f000 8087 	beq.w	800523a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800512c:	4b92      	ldr	r3, [pc, #584]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f003 030c 	and.w	r3, r3, #12
 8005134:	2b04      	cmp	r3, #4
 8005136:	d00c      	beq.n	8005152 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005138:	4b8f      	ldr	r3, [pc, #572]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f003 030c 	and.w	r3, r3, #12
 8005140:	2b08      	cmp	r3, #8
 8005142:	d112      	bne.n	800516a <HAL_RCC_OscConfig+0x5e>
 8005144:	4b8c      	ldr	r3, [pc, #560]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800514c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005150:	d10b      	bne.n	800516a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005152:	4b89      	ldr	r3, [pc, #548]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d06c      	beq.n	8005238 <HAL_RCC_OscConfig+0x12c>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d168      	bne.n	8005238 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e24c      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005172:	d106      	bne.n	8005182 <HAL_RCC_OscConfig+0x76>
 8005174:	4b80      	ldr	r3, [pc, #512]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a7f      	ldr	r2, [pc, #508]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800517a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	e02e      	b.n	80051e0 <HAL_RCC_OscConfig+0xd4>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10c      	bne.n	80051a4 <HAL_RCC_OscConfig+0x98>
 800518a:	4b7b      	ldr	r3, [pc, #492]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a7a      	ldr	r2, [pc, #488]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005190:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	4b78      	ldr	r3, [pc, #480]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a77      	ldr	r2, [pc, #476]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800519c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	e01d      	b.n	80051e0 <HAL_RCC_OscConfig+0xd4>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCC_OscConfig+0xbc>
 80051ae:	4b72      	ldr	r3, [pc, #456]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a71      	ldr	r2, [pc, #452]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a6e      	ldr	r2, [pc, #440]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	e00b      	b.n	80051e0 <HAL_RCC_OscConfig+0xd4>
 80051c8:	4b6b      	ldr	r3, [pc, #428]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a6a      	ldr	r2, [pc, #424]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	4b68      	ldr	r3, [pc, #416]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a67      	ldr	r2, [pc, #412]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80051da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d013      	beq.n	8005210 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fe ff7c 	bl	80040e4 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051f0:	f7fe ff78 	bl	80040e4 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b64      	cmp	r3, #100	@ 0x64
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e200      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	4b5d      	ldr	r3, [pc, #372]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <HAL_RCC_OscConfig+0xe4>
 800520e:	e014      	b.n	800523a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fe ff68 	bl	80040e4 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005218:	f7fe ff64 	bl	80040e4 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b64      	cmp	r3, #100	@ 0x64
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e1ec      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	4b53      	ldr	r3, [pc, #332]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0x10c>
 8005236:	e000      	b.n	800523a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d063      	beq.n	800530e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005246:	4b4c      	ldr	r3, [pc, #304]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005252:	4b49      	ldr	r3, [pc, #292]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 030c 	and.w	r3, r3, #12
 800525a:	2b08      	cmp	r3, #8
 800525c:	d11c      	bne.n	8005298 <HAL_RCC_OscConfig+0x18c>
 800525e:	4b46      	ldr	r3, [pc, #280]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d116      	bne.n	8005298 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526a:	4b43      	ldr	r3, [pc, #268]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d005      	beq.n	8005282 <HAL_RCC_OscConfig+0x176>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e1c0      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005282:	4b3d      	ldr	r3, [pc, #244]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	4939      	ldr	r1, [pc, #228]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005292:	4313      	orrs	r3, r2
 8005294:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005296:	e03a      	b.n	800530e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d020      	beq.n	80052e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a0:	4b36      	ldr	r3, [pc, #216]	@ (800537c <HAL_RCC_OscConfig+0x270>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a6:	f7fe ff1d 	bl	80040e4 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ac:	e008      	b.n	80052c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052ae:	f7fe ff19 	bl	80040e4 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e1a1      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	00db      	lsls	r3, r3, #3
 80052da:	4927      	ldr	r1, [pc, #156]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	600b      	str	r3, [r1, #0]
 80052e0:	e015      	b.n	800530e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052e2:	4b26      	ldr	r3, [pc, #152]	@ (800537c <HAL_RCC_OscConfig+0x270>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e8:	f7fe fefc 	bl	80040e4 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052f0:	f7fe fef8 	bl	80040e4 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e180      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	4b1d      	ldr	r3, [pc, #116]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f0      	bne.n	80052f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d03a      	beq.n	8005390 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d019      	beq.n	8005356 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005322:	4b17      	ldr	r3, [pc, #92]	@ (8005380 <HAL_RCC_OscConfig+0x274>)
 8005324:	2201      	movs	r2, #1
 8005326:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005328:	f7fe fedc 	bl	80040e4 <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005330:	f7fe fed8 	bl	80040e4 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e160      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	4b0d      	ldr	r3, [pc, #52]	@ (8005378 <HAL_RCC_OscConfig+0x26c>)
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0f0      	beq.n	8005330 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800534e:	2001      	movs	r0, #1
 8005350:	f000 face 	bl	80058f0 <RCC_Delay>
 8005354:	e01c      	b.n	8005390 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005356:	4b0a      	ldr	r3, [pc, #40]	@ (8005380 <HAL_RCC_OscConfig+0x274>)
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535c:	f7fe fec2 	bl	80040e4 <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005362:	e00f      	b.n	8005384 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005364:	f7fe febe 	bl	80040e4 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b02      	cmp	r3, #2
 8005370:	d908      	bls.n	8005384 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e146      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
 8005376:	bf00      	nop
 8005378:	40021000 	.word	0x40021000
 800537c:	42420000 	.word	0x42420000
 8005380:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005384:	4b92      	ldr	r3, [pc, #584]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e9      	bne.n	8005364 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 80a6 	beq.w	80054ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800539e:	2300      	movs	r3, #0
 80053a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a2:	4b8b      	ldr	r3, [pc, #556]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10d      	bne.n	80053ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	4b88      	ldr	r3, [pc, #544]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	4a87      	ldr	r2, [pc, #540]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80053b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053b8:	61d3      	str	r3, [r2, #28]
 80053ba:	4b85      	ldr	r3, [pc, #532]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80053bc:	69db      	ldr	r3, [r3, #28]
 80053be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053c2:	60bb      	str	r3, [r7, #8]
 80053c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053c6:	2301      	movs	r3, #1
 80053c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ca:	4b82      	ldr	r3, [pc, #520]	@ (80055d4 <HAL_RCC_OscConfig+0x4c8>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d118      	bne.n	8005408 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053d6:	4b7f      	ldr	r3, [pc, #508]	@ (80055d4 <HAL_RCC_OscConfig+0x4c8>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a7e      	ldr	r2, [pc, #504]	@ (80055d4 <HAL_RCC_OscConfig+0x4c8>)
 80053dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e2:	f7fe fe7f 	bl	80040e4 <HAL_GetTick>
 80053e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e8:	e008      	b.n	80053fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ea:	f7fe fe7b 	bl	80040e4 <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b64      	cmp	r3, #100	@ 0x64
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e103      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053fc:	4b75      	ldr	r3, [pc, #468]	@ (80055d4 <HAL_RCC_OscConfig+0x4c8>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0f0      	beq.n	80053ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d106      	bne.n	800541e <HAL_RCC_OscConfig+0x312>
 8005410:	4b6f      	ldr	r3, [pc, #444]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	4a6e      	ldr	r2, [pc, #440]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005416:	f043 0301 	orr.w	r3, r3, #1
 800541a:	6213      	str	r3, [r2, #32]
 800541c:	e02d      	b.n	800547a <HAL_RCC_OscConfig+0x36e>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10c      	bne.n	8005440 <HAL_RCC_OscConfig+0x334>
 8005426:	4b6a      	ldr	r3, [pc, #424]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	4a69      	ldr	r2, [pc, #420]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800542c:	f023 0301 	bic.w	r3, r3, #1
 8005430:	6213      	str	r3, [r2, #32]
 8005432:	4b67      	ldr	r3, [pc, #412]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	4a66      	ldr	r2, [pc, #408]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005438:	f023 0304 	bic.w	r3, r3, #4
 800543c:	6213      	str	r3, [r2, #32]
 800543e:	e01c      	b.n	800547a <HAL_RCC_OscConfig+0x36e>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	2b05      	cmp	r3, #5
 8005446:	d10c      	bne.n	8005462 <HAL_RCC_OscConfig+0x356>
 8005448:	4b61      	ldr	r3, [pc, #388]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	4a60      	ldr	r2, [pc, #384]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800544e:	f043 0304 	orr.w	r3, r3, #4
 8005452:	6213      	str	r3, [r2, #32]
 8005454:	4b5e      	ldr	r3, [pc, #376]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	4a5d      	ldr	r2, [pc, #372]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800545a:	f043 0301 	orr.w	r3, r3, #1
 800545e:	6213      	str	r3, [r2, #32]
 8005460:	e00b      	b.n	800547a <HAL_RCC_OscConfig+0x36e>
 8005462:	4b5b      	ldr	r3, [pc, #364]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	4a5a      	ldr	r2, [pc, #360]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005468:	f023 0301 	bic.w	r3, r3, #1
 800546c:	6213      	str	r3, [r2, #32]
 800546e:	4b58      	ldr	r3, [pc, #352]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	4a57      	ldr	r2, [pc, #348]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005474:	f023 0304 	bic.w	r3, r3, #4
 8005478:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d015      	beq.n	80054ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005482:	f7fe fe2f 	bl	80040e4 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005488:	e00a      	b.n	80054a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800548a:	f7fe fe2b 	bl	80040e4 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005498:	4293      	cmp	r3, r2
 800549a:	d901      	bls.n	80054a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e0b1      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054a0:	4b4b      	ldr	r3, [pc, #300]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f003 0302 	and.w	r3, r3, #2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0ee      	beq.n	800548a <HAL_RCC_OscConfig+0x37e>
 80054ac:	e014      	b.n	80054d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ae:	f7fe fe19 	bl	80040e4 <HAL_GetTick>
 80054b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054b4:	e00a      	b.n	80054cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054b6:	f7fe fe15 	bl	80040e4 <HAL_GetTick>
 80054ba:	4602      	mov	r2, r0
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d901      	bls.n	80054cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e09b      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054cc:	4b40      	ldr	r3, [pc, #256]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1ee      	bne.n	80054b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054d8:	7dfb      	ldrb	r3, [r7, #23]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d105      	bne.n	80054ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054de:	4b3c      	ldr	r3, [pc, #240]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	4a3b      	ldr	r2, [pc, #236]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80054e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 8087 	beq.w	8005602 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054f4:	4b36      	ldr	r3, [pc, #216]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f003 030c 	and.w	r3, r3, #12
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d061      	beq.n	80055c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	2b02      	cmp	r3, #2
 8005506:	d146      	bne.n	8005596 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005508:	4b33      	ldr	r3, [pc, #204]	@ (80055d8 <HAL_RCC_OscConfig+0x4cc>)
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550e:	f7fe fde9 	bl	80040e4 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005516:	f7fe fde5 	bl	80040e4 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e06d      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005528:	4b29      	ldr	r3, [pc, #164]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800553c:	d108      	bne.n	8005550 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800553e:	4b24      	ldr	r3, [pc, #144]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	4921      	ldr	r1, [pc, #132]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800554c:	4313      	orrs	r3, r2
 800554e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005550:	4b1f      	ldr	r3, [pc, #124]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a19      	ldr	r1, [r3, #32]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	430b      	orrs	r3, r1
 8005562:	491b      	ldr	r1, [pc, #108]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 8005564:	4313      	orrs	r3, r2
 8005566:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005568:	4b1b      	ldr	r3, [pc, #108]	@ (80055d8 <HAL_RCC_OscConfig+0x4cc>)
 800556a:	2201      	movs	r2, #1
 800556c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556e:	f7fe fdb9 	bl	80040e4 <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005576:	f7fe fdb5 	bl	80040e4 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e03d      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005588:	4b11      	ldr	r3, [pc, #68]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0f0      	beq.n	8005576 <HAL_RCC_OscConfig+0x46a>
 8005594:	e035      	b.n	8005602 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005596:	4b10      	ldr	r3, [pc, #64]	@ (80055d8 <HAL_RCC_OscConfig+0x4cc>)
 8005598:	2200      	movs	r2, #0
 800559a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559c:	f7fe fda2 	bl	80040e4 <HAL_GetTick>
 80055a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055a2:	e008      	b.n	80055b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055a4:	f7fe fd9e 	bl	80040e4 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d901      	bls.n	80055b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e026      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055b6:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <HAL_RCC_OscConfig+0x4c4>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1f0      	bne.n	80055a4 <HAL_RCC_OscConfig+0x498>
 80055c2:	e01e      	b.n	8005602 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	69db      	ldr	r3, [r3, #28]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d107      	bne.n	80055dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e019      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40007000 	.word	0x40007000
 80055d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055dc:	4b0b      	ldr	r3, [pc, #44]	@ (800560c <HAL_RCC_OscConfig+0x500>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d106      	bne.n	80055fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d001      	beq.n	8005602 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e000      	b.n	8005604 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3718      	adds	r7, #24
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	40021000 	.word	0x40021000

08005610 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0d0      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005624:	4b6a      	ldr	r3, [pc, #424]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d910      	bls.n	8005654 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005632:	4b67      	ldr	r3, [pc, #412]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f023 0207 	bic.w	r2, r3, #7
 800563a:	4965      	ldr	r1, [pc, #404]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	4313      	orrs	r3, r2
 8005640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b63      	ldr	r3, [pc, #396]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e0b8      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d020      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d005      	beq.n	8005678 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800566c:	4b59      	ldr	r3, [pc, #356]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	4a58      	ldr	r2, [pc, #352]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005672:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005676:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d005      	beq.n	8005690 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005684:	4b53      	ldr	r3, [pc, #332]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	4a52      	ldr	r2, [pc, #328]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800568a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800568e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005690:	4b50      	ldr	r3, [pc, #320]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	494d      	ldr	r1, [pc, #308]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d040      	beq.n	8005730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d107      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056b6:	4b47      	ldr	r3, [pc, #284]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d115      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e07f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d107      	bne.n	80056de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ce:	4b41      	ldr	r3, [pc, #260]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d109      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e073      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056de:	4b3d      	ldr	r3, [pc, #244]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e06b      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ee:	4b39      	ldr	r3, [pc, #228]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f023 0203 	bic.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	4936      	ldr	r1, [pc, #216]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005700:	f7fe fcf0 	bl	80040e4 <HAL_GetTick>
 8005704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005706:	e00a      	b.n	800571e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005708:	f7fe fcec 	bl	80040e4 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005716:	4293      	cmp	r3, r2
 8005718:	d901      	bls.n	800571e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e053      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571e:	4b2d      	ldr	r3, [pc, #180]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f003 020c 	and.w	r2, r3, #12
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	429a      	cmp	r2, r3
 800572e:	d1eb      	bne.n	8005708 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005730:	4b27      	ldr	r3, [pc, #156]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0307 	and.w	r3, r3, #7
 8005738:	683a      	ldr	r2, [r7, #0]
 800573a:	429a      	cmp	r2, r3
 800573c:	d210      	bcs.n	8005760 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573e:	4b24      	ldr	r3, [pc, #144]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f023 0207 	bic.w	r2, r3, #7
 8005746:	4922      	ldr	r1, [pc, #136]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	4313      	orrs	r3, r2
 800574c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800574e:	4b20      	ldr	r3, [pc, #128]	@ (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d001      	beq.n	8005760 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e032      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800576c:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	4916      	ldr	r1, [pc, #88]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800577a:	4313      	orrs	r3, r2
 800577c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b00      	cmp	r3, #0
 8005788:	d009      	beq.n	800579e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800578a:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	490e      	ldr	r1, [pc, #56]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 800579a:	4313      	orrs	r3, r2
 800579c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800579e:	f000 f821 	bl	80057e4 <HAL_RCC_GetSysClockFreq>
 80057a2:	4602      	mov	r2, r0
 80057a4:	4b0b      	ldr	r3, [pc, #44]	@ (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	091b      	lsrs	r3, r3, #4
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	490a      	ldr	r1, [pc, #40]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c8>)
 80057b0:	5ccb      	ldrb	r3, [r1, r3]
 80057b2:	fa22 f303 	lsr.w	r3, r2, r3
 80057b6:	4a09      	ldr	r2, [pc, #36]	@ (80057dc <HAL_RCC_ClockConfig+0x1cc>)
 80057b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057ba:	4b09      	ldr	r3, [pc, #36]	@ (80057e0 <HAL_RCC_ClockConfig+0x1d0>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fe fc4e 	bl	8004060 <HAL_InitTick>

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40022000 	.word	0x40022000
 80057d4:	40021000 	.word	0x40021000
 80057d8:	08007b24 	.word	0x08007b24
 80057dc:	2000009c 	.word	0x2000009c
 80057e0:	200000a0 	.word	0x200000a0

080057e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	2300      	movs	r3, #0
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	2300      	movs	r3, #0
 80057f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80057fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x94>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f003 030c 	and.w	r3, r3, #12
 800580a:	2b04      	cmp	r3, #4
 800580c:	d002      	beq.n	8005814 <HAL_RCC_GetSysClockFreq+0x30>
 800580e:	2b08      	cmp	r3, #8
 8005810:	d003      	beq.n	800581a <HAL_RCC_GetSysClockFreq+0x36>
 8005812:	e027      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005814:	4b19      	ldr	r3, [pc, #100]	@ (800587c <HAL_RCC_GetSysClockFreq+0x98>)
 8005816:	613b      	str	r3, [r7, #16]
      break;
 8005818:	e027      	b.n	800586a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	0c9b      	lsrs	r3, r3, #18
 800581e:	f003 030f 	and.w	r3, r3, #15
 8005822:	4a17      	ldr	r2, [pc, #92]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005824:	5cd3      	ldrb	r3, [r2, r3]
 8005826:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d010      	beq.n	8005854 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005832:	4b11      	ldr	r3, [pc, #68]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x94>)
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	0c5b      	lsrs	r3, r3, #17
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	4a11      	ldr	r2, [pc, #68]	@ (8005884 <HAL_RCC_GetSysClockFreq+0xa0>)
 800583e:	5cd3      	ldrb	r3, [r2, r3]
 8005840:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a0d      	ldr	r2, [pc, #52]	@ (800587c <HAL_RCC_GetSysClockFreq+0x98>)
 8005846:	fb03 f202 	mul.w	r2, r3, r2
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005850:	617b      	str	r3, [r7, #20]
 8005852:	e004      	b.n	800585e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a0c      	ldr	r2, [pc, #48]	@ (8005888 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005858:	fb02 f303 	mul.w	r3, r2, r3
 800585c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	613b      	str	r3, [r7, #16]
      break;
 8005862:	e002      	b.n	800586a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005864:	4b05      	ldr	r3, [pc, #20]	@ (800587c <HAL_RCC_GetSysClockFreq+0x98>)
 8005866:	613b      	str	r3, [r7, #16]
      break;
 8005868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800586a:	693b      	ldr	r3, [r7, #16]
}
 800586c:	4618      	mov	r0, r3
 800586e:	371c      	adds	r7, #28
 8005870:	46bd      	mov	sp, r7
 8005872:	bc80      	pop	{r7}
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	40021000 	.word	0x40021000
 800587c:	007a1200 	.word	0x007a1200
 8005880:	08007b3c 	.word	0x08007b3c
 8005884:	08007b4c 	.word	0x08007b4c
 8005888:	003d0900 	.word	0x003d0900

0800588c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005890:	4b02      	ldr	r3, [pc, #8]	@ (800589c <HAL_RCC_GetHCLKFreq+0x10>)
 8005892:	681b      	ldr	r3, [r3, #0]
}
 8005894:	4618      	mov	r0, r3
 8005896:	46bd      	mov	sp, r7
 8005898:	bc80      	pop	{r7}
 800589a:	4770      	bx	lr
 800589c:	2000009c 	.word	0x2000009c

080058a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058a4:	f7ff fff2 	bl	800588c <HAL_RCC_GetHCLKFreq>
 80058a8:	4602      	mov	r2, r0
 80058aa:	4b05      	ldr	r3, [pc, #20]	@ (80058c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	0a1b      	lsrs	r3, r3, #8
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	4903      	ldr	r1, [pc, #12]	@ (80058c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058b6:	5ccb      	ldrb	r3, [r1, r3]
 80058b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058bc:	4618      	mov	r0, r3
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	40021000 	.word	0x40021000
 80058c4:	08007b34 	.word	0x08007b34

080058c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058cc:	f7ff ffde 	bl	800588c <HAL_RCC_GetHCLKFreq>
 80058d0:	4602      	mov	r2, r0
 80058d2:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	0adb      	lsrs	r3, r3, #11
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	4903      	ldr	r1, [pc, #12]	@ (80058ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80058de:	5ccb      	ldrb	r3, [r1, r3]
 80058e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40021000 	.word	0x40021000
 80058ec:	08007b34 	.word	0x08007b34

080058f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005924 <RCC_Delay+0x34>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005928 <RCC_Delay+0x38>)
 80058fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005902:	0a5b      	lsrs	r3, r3, #9
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	fb02 f303 	mul.w	r3, r2, r3
 800590a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800590c:	bf00      	nop
  }
  while (Delay --);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	1e5a      	subs	r2, r3, #1
 8005912:	60fa      	str	r2, [r7, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1f9      	bne.n	800590c <RCC_Delay+0x1c>
}
 8005918:	bf00      	nop
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	bc80      	pop	{r7}
 8005922:	4770      	bx	lr
 8005924:	2000009c 	.word	0x2000009c
 8005928:	10624dd3 	.word	0x10624dd3

0800592c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	613b      	str	r3, [r7, #16]
 8005938:	2300      	movs	r3, #0
 800593a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	d07d      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005948:	2300      	movs	r3, #0
 800594a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800594c:	4b4f      	ldr	r3, [pc, #316]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10d      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005958:	4b4c      	ldr	r3, [pc, #304]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800595a:	69db      	ldr	r3, [r3, #28]
 800595c:	4a4b      	ldr	r2, [pc, #300]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800595e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005962:	61d3      	str	r3, [r2, #28]
 8005964:	4b49      	ldr	r3, [pc, #292]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005966:	69db      	ldr	r3, [r3, #28]
 8005968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005970:	2301      	movs	r3, #1
 8005972:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005974:	4b46      	ldr	r3, [pc, #280]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800597c:	2b00      	cmp	r3, #0
 800597e:	d118      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005980:	4b43      	ldr	r3, [pc, #268]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a42      	ldr	r2, [pc, #264]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800598a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800598c:	f7fe fbaa 	bl	80040e4 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005992:	e008      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005994:	f7fe fba6 	bl	80040e4 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b64      	cmp	r3, #100	@ 0x64
 80059a0:	d901      	bls.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e06d      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0f0      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059b2:	4b36      	ldr	r3, [pc, #216]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d02e      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d027      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059d0:	4b2e      	ldr	r3, [pc, #184]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059da:	4b2e      	ldr	r3, [pc, #184]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059dc:	2201      	movs	r2, #1
 80059de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059e0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059e6:	4a29      	ldr	r2, [pc, #164]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d014      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f6:	f7fe fb75 	bl	80040e4 <HAL_GetTick>
 80059fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059fc:	e00a      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fe:	f7fe fb71 	bl	80040e4 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e036      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a14:	4b1d      	ldr	r3, [pc, #116]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0ee      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a20:	4b1a      	ldr	r3, [pc, #104]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	4917      	ldr	r1, [pc, #92]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a32:	7dfb      	ldrb	r3, [r7, #23]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d105      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a38:	4b14      	ldr	r3, [pc, #80]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	4a13      	ldr	r2, [pc, #76]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d008      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a50:	4b0e      	ldr	r3, [pc, #56]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	490b      	ldr	r1, [pc, #44]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0310 	and.w	r3, r3, #16
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d008      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a6e:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	4904      	ldr	r1, [pc, #16]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3718      	adds	r7, #24
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	40007000 	.word	0x40007000
 8005a94:	42420440 	.word	0x42420440

08005a98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61fb      	str	r3, [r7, #28]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	60fb      	str	r3, [r7, #12]
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b10      	cmp	r3, #16
 8005ab8:	d00a      	beq.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b10      	cmp	r3, #16
 8005abe:	f200 808a 	bhi.w	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d045      	beq.n	8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d075      	beq.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ace:	e082      	b.n	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005ad0:	4b46      	ldr	r3, [pc, #280]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005ad6:	4b45      	ldr	r3, [pc, #276]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d07b      	beq.n	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	0c9b      	lsrs	r3, r3, #18
 8005ae6:	f003 030f 	and.w	r3, r3, #15
 8005aea:	4a41      	ldr	r2, [pc, #260]	@ (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005aec:	5cd3      	ldrb	r3, [r2, r3]
 8005aee:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d015      	beq.n	8005b26 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005afa:	4b3c      	ldr	r3, [pc, #240]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	0c5b      	lsrs	r3, r3, #17
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	4a3b      	ldr	r2, [pc, #236]	@ (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005b06:	5cd3      	ldrb	r3, [r2, r3]
 8005b08:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00d      	beq.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005b14:	4a38      	ldr	r2, [pc, #224]	@ (8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	fb02 f303 	mul.w	r3, r2, r3
 8005b22:	61fb      	str	r3, [r7, #28]
 8005b24:	e004      	b.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4a34      	ldr	r2, [pc, #208]	@ (8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005b2a:	fb02 f303 	mul.w	r3, r2, r3
 8005b2e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005b30:	4b2e      	ldr	r3, [pc, #184]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b3c:	d102      	bne.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	61bb      	str	r3, [r7, #24]
      break;
 8005b42:	e04a      	b.n	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	005b      	lsls	r3, r3, #1
 8005b48:	4a2d      	ldr	r2, [pc, #180]	@ (8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4e:	085b      	lsrs	r3, r3, #1
 8005b50:	61bb      	str	r3, [r7, #24]
      break;
 8005b52:	e042      	b.n	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005b54:	4b25      	ldr	r3, [pc, #148]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b56:	6a1b      	ldr	r3, [r3, #32]
 8005b58:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b64:	d108      	bne.n	8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005b70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	e01f      	b.n	8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b82:	d109      	bne.n	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005b84:	4b19      	ldr	r3, [pc, #100]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005b90:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	e00f      	b.n	8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ba2:	d11c      	bne.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005ba4:	4b11      	ldr	r3, [pc, #68]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d016      	beq.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005bb0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005bb4:	61bb      	str	r3, [r7, #24]
      break;
 8005bb6:	e012      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005bb8:	e011      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005bba:	f7ff fe85 	bl	80058c8 <HAL_RCC_GetPCLK2Freq>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	0b9b      	lsrs	r3, r3, #14
 8005bc6:	f003 0303 	and.w	r3, r3, #3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd2:	61bb      	str	r3, [r7, #24]
      break;
 8005bd4:	e004      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005bd6:	bf00      	nop
 8005bd8:	e002      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e000      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005bde:	bf00      	nop
    }
  }
  return (frequency);
 8005be0:	69bb      	ldr	r3, [r7, #24]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3720      	adds	r7, #32
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	08007b50 	.word	0x08007b50
 8005bf4:	08007b60 	.word	0x08007b60
 8005bf8:	007a1200 	.word	0x007a1200
 8005bfc:	003d0900 	.word	0x003d0900
 8005c00:	aaaaaaab 	.word	0xaaaaaaab

08005c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e041      	b.n	8005c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fe f828 	bl	8003c80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3304      	adds	r3, #4
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f000 fd16 	bl	8006674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b082      	sub	sp, #8
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e041      	b.n	8005d38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d106      	bne.n	8005cce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f839 	bl	8005d40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	4619      	mov	r1, r3
 8005ce0:	4610      	mov	r0, r2
 8005ce2:	f000 fcc7 	bl	8006674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bc80      	pop	{r7}
 8005d50:	4770      	bx	lr
	...

08005d54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d109      	bne.n	8005d78 <HAL_TIM_PWM_Start+0x24>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	bf14      	ite	ne
 8005d70:	2301      	movne	r3, #1
 8005d72:	2300      	moveq	r3, #0
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	e022      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d109      	bne.n	8005d92 <HAL_TIM_PWM_Start+0x3e>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	bf14      	ite	ne
 8005d8a:	2301      	movne	r3, #1
 8005d8c:	2300      	moveq	r3, #0
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	e015      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d109      	bne.n	8005dac <HAL_TIM_PWM_Start+0x58>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	e008      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	bf14      	ite	ne
 8005db8:	2301      	movne	r3, #1
 8005dba:	2300      	moveq	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e05e      	b.n	8005e84 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_PWM_Start+0x82>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dd4:	e013      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b04      	cmp	r3, #4
 8005dda:	d104      	bne.n	8005de6 <HAL_TIM_PWM_Start+0x92>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2202      	movs	r2, #2
 8005de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de4:	e00b      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d104      	bne.n	8005df6 <HAL_TIM_PWM_Start+0xa2>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005df4:	e003      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2201      	movs	r2, #1
 8005e04:	6839      	ldr	r1, [r7, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fec0 	bl	8006b8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a1e      	ldr	r2, [pc, #120]	@ (8005e8c <HAL_TIM_PWM_Start+0x138>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d107      	bne.n	8005e26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a18      	ldr	r2, [pc, #96]	@ (8005e8c <HAL_TIM_PWM_Start+0x138>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d00e      	beq.n	8005e4e <HAL_TIM_PWM_Start+0xfa>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e38:	d009      	beq.n	8005e4e <HAL_TIM_PWM_Start+0xfa>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a14      	ldr	r2, [pc, #80]	@ (8005e90 <HAL_TIM_PWM_Start+0x13c>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d004      	beq.n	8005e4e <HAL_TIM_PWM_Start+0xfa>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a12      	ldr	r2, [pc, #72]	@ (8005e94 <HAL_TIM_PWM_Start+0x140>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d111      	bne.n	8005e72 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2b06      	cmp	r3, #6
 8005e5e:	d010      	beq.n	8005e82 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f042 0201 	orr.w	r2, r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e70:	e007      	b.n	8005e82 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0201 	orr.w	r2, r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	40012c00 	.word	0x40012c00
 8005e90:	40000400 	.word	0x40000400
 8005e94:	40000800 	.word	0x40000800

08005e98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e093      	b.n	8005fd4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d106      	bne.n	8005ec6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7fd fef9 	bl	8003cb8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005edc:	f023 0307 	bic.w	r3, r3, #7
 8005ee0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	3304      	adds	r3, #4
 8005eea:	4619      	mov	r1, r3
 8005eec:	4610      	mov	r0, r2
 8005eee:	f000 fbc1 	bl	8006674 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f1a:	f023 0303 	bic.w	r3, r3, #3
 8005f1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	689a      	ldr	r2, [r3, #8]
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	021b      	lsls	r3, r3, #8
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005f38:	f023 030c 	bic.w	r3, r3, #12
 8005f3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	68da      	ldr	r2, [r3, #12]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	021b      	lsls	r3, r3, #8
 8005f54:	4313      	orrs	r3, r2
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	011a      	lsls	r2, r3, #4
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	031b      	lsls	r3, r3, #12
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005f76:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	4313      	orrs	r3, r2
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3718      	adds	r7, #24
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ff4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ffc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006004:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d110      	bne.n	800602e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800600c:	7bfb      	ldrb	r3, [r7, #15]
 800600e:	2b01      	cmp	r3, #1
 8006010:	d102      	bne.n	8006018 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006012:	7b7b      	ldrb	r3, [r7, #13]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d001      	beq.n	800601c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e089      	b.n	8006130 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800602c:	e031      	b.n	8006092 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b04      	cmp	r3, #4
 8006032:	d110      	bne.n	8006056 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006034:	7bbb      	ldrb	r3, [r7, #14]
 8006036:	2b01      	cmp	r3, #1
 8006038:	d102      	bne.n	8006040 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800603a:	7b3b      	ldrb	r3, [r7, #12]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d001      	beq.n	8006044 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e075      	b.n	8006130 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006054:	e01d      	b.n	8006092 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006056:	7bfb      	ldrb	r3, [r7, #15]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d108      	bne.n	800606e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800605c:	7bbb      	ldrb	r3, [r7, #14]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d105      	bne.n	800606e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006062:	7b7b      	ldrb	r3, [r7, #13]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d102      	bne.n	800606e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006068:	7b3b      	ldrb	r3, [r7, #12]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d001      	beq.n	8006072 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e05e      	b.n	8006130 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2202      	movs	r2, #2
 8006076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2202      	movs	r2, #2
 800607e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2202      	movs	r2, #2
 8006086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2202      	movs	r2, #2
 800608e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d003      	beq.n	80060a0 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	2b04      	cmp	r3, #4
 800609c:	d010      	beq.n	80060c0 <HAL_TIM_Encoder_Start_IT+0xe4>
 800609e:	e01f      	b.n	80060e0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2201      	movs	r2, #1
 80060a6:	2100      	movs	r1, #0
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fd6f 	bl	8006b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68da      	ldr	r2, [r3, #12]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f042 0202 	orr.w	r2, r2, #2
 80060bc:	60da      	str	r2, [r3, #12]
      break;
 80060be:	e02e      	b.n	800611e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2201      	movs	r2, #1
 80060c6:	2104      	movs	r1, #4
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fd5f 	bl	8006b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 0204 	orr.w	r2, r2, #4
 80060dc:	60da      	str	r2, [r3, #12]
      break;
 80060de:	e01e      	b.n	800611e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2201      	movs	r2, #1
 80060e6:	2100      	movs	r1, #0
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 fd4f 	bl	8006b8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2201      	movs	r2, #1
 80060f4:	2104      	movs	r1, #4
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 fd48 	bl	8006b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0202 	orr.w	r2, r2, #2
 800610a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0204 	orr.w	r2, r2, #4
 800611a:	60da      	str	r2, [r3, #12]
      break;
 800611c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f042 0201 	orr.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d020      	beq.n	800619c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f003 0302 	and.w	r3, r3, #2
 8006160:	2b00      	cmp	r3, #0
 8006162:	d01b      	beq.n	800619c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f06f 0202 	mvn.w	r2, #2
 800616c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2201      	movs	r2, #1
 8006172:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7fb fb80 	bl	8001888 <HAL_TIM_IC_CaptureCallback>
 8006188:	e005      	b.n	8006196 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 fa56 	bl	800663c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fa5c 	bl	800664e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f003 0304 	and.w	r3, r3, #4
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d020      	beq.n	80061e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01b      	beq.n	80061e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f06f 0204 	mvn.w	r2, #4
 80061b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2202      	movs	r2, #2
 80061be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7fb fb5a 	bl	8001888 <HAL_TIM_IC_CaptureCallback>
 80061d4:	e005      	b.n	80061e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fa30 	bl	800663c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fa36 	bl	800664e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f003 0308 	and.w	r3, r3, #8
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d020      	beq.n	8006234 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d01b      	beq.n	8006234 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f06f 0208 	mvn.w	r2, #8
 8006204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2204      	movs	r2, #4
 800620a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	f003 0303 	and.w	r3, r3, #3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fb34 	bl	8001888 <HAL_TIM_IC_CaptureCallback>
 8006220:	e005      	b.n	800622e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 fa0a 	bl	800663c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fa10 	bl	800664e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b00      	cmp	r3, #0
 800623c:	d020      	beq.n	8006280 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f003 0310 	and.w	r3, r3, #16
 8006244:	2b00      	cmp	r3, #0
 8006246:	d01b      	beq.n	8006280 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f06f 0210 	mvn.w	r2, #16
 8006250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2208      	movs	r2, #8
 8006256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006262:	2b00      	cmp	r3, #0
 8006264:	d003      	beq.n	800626e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7fb fb0e 	bl	8001888 <HAL_TIM_IC_CaptureCallback>
 800626c:	e005      	b.n	800627a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f9e4 	bl	800663c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f9ea 	bl	800664e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00c      	beq.n	80062a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	2b00      	cmp	r3, #0
 8006292:	d007      	beq.n	80062a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f06f 0201 	mvn.w	r2, #1
 800629c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f9c3 	bl	800662a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00c      	beq.n	80062c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d007      	beq.n	80062c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 fced 	bl	8006ca2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00c      	beq.n	80062ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d007      	beq.n	80062ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f9ba 	bl	8006660 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f003 0320 	and.w	r3, r3, #32
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00c      	beq.n	8006310 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f003 0320 	and.w	r3, r3, #32
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f06f 0220 	mvn.w	r2, #32
 8006308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fcc0 	bl	8006c90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006310:	bf00      	nop
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006324:	2300      	movs	r3, #0
 8006326:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800632e:	2b01      	cmp	r3, #1
 8006330:	d101      	bne.n	8006336 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006332:	2302      	movs	r3, #2
 8006334:	e0ae      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b0c      	cmp	r3, #12
 8006342:	f200 809f 	bhi.w	8006484 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006346:	a201      	add	r2, pc, #4	@ (adr r2, 800634c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634c:	08006381 	.word	0x08006381
 8006350:	08006485 	.word	0x08006485
 8006354:	08006485 	.word	0x08006485
 8006358:	08006485 	.word	0x08006485
 800635c:	080063c1 	.word	0x080063c1
 8006360:	08006485 	.word	0x08006485
 8006364:	08006485 	.word	0x08006485
 8006368:	08006485 	.word	0x08006485
 800636c:	08006403 	.word	0x08006403
 8006370:	08006485 	.word	0x08006485
 8006374:	08006485 	.word	0x08006485
 8006378:	08006485 	.word	0x08006485
 800637c:	08006443 	.word	0x08006443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68b9      	ldr	r1, [r7, #8]
 8006386:	4618      	mov	r0, r3
 8006388:	f000 f9e2 	bl	8006750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0208 	orr.w	r2, r2, #8
 800639a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f022 0204 	bic.w	r2, r2, #4
 80063aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6999      	ldr	r1, [r3, #24]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	691a      	ldr	r2, [r3, #16]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	619a      	str	r2, [r3, #24]
      break;
 80063be:	e064      	b.n	800648a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68b9      	ldr	r1, [r7, #8]
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 fa28 	bl	800681c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6999      	ldr	r1, [r3, #24]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	021a      	lsls	r2, r3, #8
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	619a      	str	r2, [r3, #24]
      break;
 8006400:	e043      	b.n	800648a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68b9      	ldr	r1, [r7, #8]
 8006408:	4618      	mov	r0, r3
 800640a:	f000 fa71 	bl	80068f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69da      	ldr	r2, [r3, #28]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f042 0208 	orr.w	r2, r2, #8
 800641c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69da      	ldr	r2, [r3, #28]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 0204 	bic.w	r2, r2, #4
 800642c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69d9      	ldr	r1, [r3, #28]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	691a      	ldr	r2, [r3, #16]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	430a      	orrs	r2, r1
 800643e:	61da      	str	r2, [r3, #28]
      break;
 8006440:	e023      	b.n	800648a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68b9      	ldr	r1, [r7, #8]
 8006448:	4618      	mov	r0, r3
 800644a:	f000 fabb 	bl	80069c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800645c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69da      	ldr	r2, [r3, #28]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800646c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69d9      	ldr	r1, [r3, #28]
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	021a      	lsls	r2, r3, #8
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	61da      	str	r2, [r3, #28]
      break;
 8006482:	e002      	b.n	800648a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	75fb      	strb	r3, [r7, #23]
      break;
 8006488:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006492:	7dfb      	ldrb	r3, [r7, #23]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_TIM_ConfigClockSource+0x1c>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e0b4      	b.n	8006622 <HAL_TIM_ConfigClockSource+0x186>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064f0:	d03e      	beq.n	8006570 <HAL_TIM_ConfigClockSource+0xd4>
 80064f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064f6:	f200 8087 	bhi.w	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 80064fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fe:	f000 8086 	beq.w	800660e <HAL_TIM_ConfigClockSource+0x172>
 8006502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006506:	d87f      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006508:	2b70      	cmp	r3, #112	@ 0x70
 800650a:	d01a      	beq.n	8006542 <HAL_TIM_ConfigClockSource+0xa6>
 800650c:	2b70      	cmp	r3, #112	@ 0x70
 800650e:	d87b      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006510:	2b60      	cmp	r3, #96	@ 0x60
 8006512:	d050      	beq.n	80065b6 <HAL_TIM_ConfigClockSource+0x11a>
 8006514:	2b60      	cmp	r3, #96	@ 0x60
 8006516:	d877      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006518:	2b50      	cmp	r3, #80	@ 0x50
 800651a:	d03c      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0xfa>
 800651c:	2b50      	cmp	r3, #80	@ 0x50
 800651e:	d873      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006520:	2b40      	cmp	r3, #64	@ 0x40
 8006522:	d058      	beq.n	80065d6 <HAL_TIM_ConfigClockSource+0x13a>
 8006524:	2b40      	cmp	r3, #64	@ 0x40
 8006526:	d86f      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006528:	2b30      	cmp	r3, #48	@ 0x30
 800652a:	d064      	beq.n	80065f6 <HAL_TIM_ConfigClockSource+0x15a>
 800652c:	2b30      	cmp	r3, #48	@ 0x30
 800652e:	d86b      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006530:	2b20      	cmp	r3, #32
 8006532:	d060      	beq.n	80065f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006534:	2b20      	cmp	r3, #32
 8006536:	d867      	bhi.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
 8006538:	2b00      	cmp	r3, #0
 800653a:	d05c      	beq.n	80065f6 <HAL_TIM_ConfigClockSource+0x15a>
 800653c:	2b10      	cmp	r3, #16
 800653e:	d05a      	beq.n	80065f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006540:	e062      	b.n	8006608 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006552:	f000 fafc 	bl	8006b4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006564:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	609a      	str	r2, [r3, #8]
      break;
 800656e:	e04f      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006580:	f000 fae5 	bl	8006b4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006592:	609a      	str	r2, [r3, #8]
      break;
 8006594:	e03c      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065a2:	461a      	mov	r2, r3
 80065a4:	f000 fa5c 	bl	8006a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2150      	movs	r1, #80	@ 0x50
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fab3 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 80065b4:	e02c      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065c2:	461a      	mov	r2, r3
 80065c4:	f000 fa7a 	bl	8006abc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2160      	movs	r1, #96	@ 0x60
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 faa3 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 80065d4:	e01c      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065e2:	461a      	mov	r2, r3
 80065e4:	f000 fa3c 	bl	8006a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2140      	movs	r1, #64	@ 0x40
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fa93 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 80065f4:	e00c      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4619      	mov	r1, r3
 8006600:	4610      	mov	r0, r2
 8006602:	f000 fa8a 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 8006606:	e003      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	73fb      	strb	r3, [r7, #15]
      break;
 800660c:	e000      	b.n	8006610 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800660e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006620:	7bfb      	ldrb	r3, [r7, #15]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3710      	adds	r7, #16
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}

0800662a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800662a:	b480      	push	{r7}
 800662c:	b083      	sub	sp, #12
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006632:	bf00      	nop
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	bc80      	pop	{r7}
 800663a:	4770      	bx	lr

0800663c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	bc80      	pop	{r7}
 800664c:	4770      	bx	lr

0800664e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800664e:	b480      	push	{r7}
 8006650:	b083      	sub	sp, #12
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006656:	bf00      	nop
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr

08006660 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	bc80      	pop	{r7}
 8006670:	4770      	bx	lr
	...

08006674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a2f      	ldr	r2, [pc, #188]	@ (8006744 <TIM_Base_SetConfig+0xd0>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d00b      	beq.n	80066a4 <TIM_Base_SetConfig+0x30>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006692:	d007      	beq.n	80066a4 <TIM_Base_SetConfig+0x30>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a2c      	ldr	r2, [pc, #176]	@ (8006748 <TIM_Base_SetConfig+0xd4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d003      	beq.n	80066a4 <TIM_Base_SetConfig+0x30>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a2b      	ldr	r2, [pc, #172]	@ (800674c <TIM_Base_SetConfig+0xd8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d108      	bne.n	80066b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a22      	ldr	r2, [pc, #136]	@ (8006744 <TIM_Base_SetConfig+0xd0>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d00b      	beq.n	80066d6 <TIM_Base_SetConfig+0x62>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066c4:	d007      	beq.n	80066d6 <TIM_Base_SetConfig+0x62>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a1f      	ldr	r2, [pc, #124]	@ (8006748 <TIM_Base_SetConfig+0xd4>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d003      	beq.n	80066d6 <TIM_Base_SetConfig+0x62>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a1e      	ldr	r2, [pc, #120]	@ (800674c <TIM_Base_SetConfig+0xd8>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d108      	bne.n	80066e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a0d      	ldr	r2, [pc, #52]	@ (8006744 <TIM_Base_SetConfig+0xd0>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d103      	bne.n	800671c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	691a      	ldr	r2, [r3, #16]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d005      	beq.n	800673a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	f023 0201 	bic.w	r2, r3, #1
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	611a      	str	r2, [r3, #16]
  }
}
 800673a:	bf00      	nop
 800673c:	3714      	adds	r7, #20
 800673e:	46bd      	mov	sp, r7
 8006740:	bc80      	pop	{r7}
 8006742:	4770      	bx	lr
 8006744:	40012c00 	.word	0x40012c00
 8006748:	40000400 	.word	0x40000400
 800674c:	40000800 	.word	0x40000800

08006750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	f023 0201 	bic.w	r2, r3, #1
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f023 0303 	bic.w	r3, r3, #3
 8006786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f023 0302 	bic.w	r3, r3, #2
 8006798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a1c      	ldr	r2, [pc, #112]	@ (8006818 <TIM_OC1_SetConfig+0xc8>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d10c      	bne.n	80067c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f023 0308 	bic.w	r3, r3, #8
 80067b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f023 0304 	bic.w	r3, r3, #4
 80067c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a13      	ldr	r2, [pc, #76]	@ (8006818 <TIM_OC1_SetConfig+0xc8>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d111      	bne.n	80067f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	621a      	str	r2, [r3, #32]
}
 800680c:	bf00      	nop
 800680e:	371c      	adds	r7, #28
 8006810:	46bd      	mov	sp, r7
 8006812:	bc80      	pop	{r7}
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40012c00 	.word	0x40012c00

0800681c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	f023 0210 	bic.w	r2, r3, #16
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800684a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0320 	bic.w	r3, r3, #32
 8006866:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	4313      	orrs	r3, r2
 8006872:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a1d      	ldr	r2, [pc, #116]	@ (80068ec <TIM_OC2_SetConfig+0xd0>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d10d      	bne.n	8006898 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006896:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a14      	ldr	r2, [pc, #80]	@ (80068ec <TIM_OC2_SetConfig+0xd0>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d113      	bne.n	80068c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	693a      	ldr	r2, [r7, #16]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	621a      	str	r2, [r3, #32]
}
 80068e2:	bf00      	nop
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bc80      	pop	{r7}
 80068ea:	4770      	bx	lr
 80068ec:	40012c00 	.word	0x40012c00

080068f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a1b      	ldr	r3, [r3, #32]
 8006904:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800691e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f023 0303 	bic.w	r3, r3, #3
 8006926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	021b      	lsls	r3, r3, #8
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	4313      	orrs	r3, r2
 8006944:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a1d      	ldr	r2, [pc, #116]	@ (80069c0 <TIM_OC3_SetConfig+0xd0>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d10d      	bne.n	800696a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006954:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	021b      	lsls	r3, r3, #8
 800695c:	697a      	ldr	r2, [r7, #20]
 800695e:	4313      	orrs	r3, r2
 8006960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a14      	ldr	r2, [pc, #80]	@ (80069c0 <TIM_OC3_SetConfig+0xd0>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d113      	bne.n	800699a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	695b      	ldr	r3, [r3, #20]
 8006986:	011b      	lsls	r3, r3, #4
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	011b      	lsls	r3, r3, #4
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4313      	orrs	r3, r2
 8006998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	621a      	str	r2, [r3, #32]
}
 80069b4:	bf00      	nop
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc80      	pop	{r7}
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	40012c00 	.word	0x40012c00

080069c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	021b      	lsls	r3, r3, #8
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	031b      	lsls	r3, r3, #12
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a0f      	ldr	r2, [pc, #60]	@ (8006a5c <TIM_OC4_SetConfig+0x98>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d109      	bne.n	8006a38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	695b      	ldr	r3, [r3, #20]
 8006a30:	019b      	lsls	r3, r3, #6
 8006a32:	697a      	ldr	r2, [r7, #20]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	621a      	str	r2, [r3, #32]
}
 8006a52:	bf00      	nop
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bc80      	pop	{r7}
 8006a5a:	4770      	bx	lr
 8006a5c:	40012c00 	.word	0x40012c00

08006a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b087      	sub	sp, #28
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6a1b      	ldr	r3, [r3, #32]
 8006a76:	f023 0201 	bic.w	r2, r3, #1
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	011b      	lsls	r3, r3, #4
 8006a90:	693a      	ldr	r2, [r7, #16]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f023 030a 	bic.w	r3, r3, #10
 8006a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	621a      	str	r2, [r3, #32]
}
 8006ab2:	bf00      	nop
 8006ab4:	371c      	adds	r7, #28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr

08006abc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	f023 0210 	bic.w	r2, r3, #16
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	031b      	lsls	r3, r3, #12
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006af8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	621a      	str	r2, [r3, #32]
}
 8006b10:	bf00      	nop
 8006b12:	371c      	adds	r7, #28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bc80      	pop	{r7}
 8006b18:	4770      	bx	lr

08006b1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b085      	sub	sp, #20
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f043 0307 	orr.w	r3, r3, #7
 8006b3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	609a      	str	r2, [r3, #8]
}
 8006b44:	bf00      	nop
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bc80      	pop	{r7}
 8006b4c:	4770      	bx	lr

08006b4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b087      	sub	sp, #28
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	60f8      	str	r0, [r7, #12]
 8006b56:	60b9      	str	r1, [r7, #8]
 8006b58:	607a      	str	r2, [r7, #4]
 8006b5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	021a      	lsls	r2, r3, #8
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	431a      	orrs	r2, r3
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	609a      	str	r2, [r3, #8]
}
 8006b82:	bf00      	nop
 8006b84:	371c      	adds	r7, #28
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bc80      	pop	{r7}
 8006b8a:	4770      	bx	lr

08006b8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f003 031f 	and.w	r3, r3, #31
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6a1a      	ldr	r2, [r3, #32]
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	43db      	mvns	r3, r3
 8006bae:	401a      	ands	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6a1a      	ldr	r2, [r3, #32]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	f003 031f 	and.w	r3, r3, #31
 8006bbe:	6879      	ldr	r1, [r7, #4]
 8006bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	621a      	str	r2, [r3, #32]
}
 8006bca:	bf00      	nop
 8006bcc:	371c      	adds	r7, #28
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bc80      	pop	{r7}
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d101      	bne.n	8006bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006be8:	2302      	movs	r3, #2
 8006bea:	e046      	b.n	8006c7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a16      	ldr	r2, [pc, #88]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d00e      	beq.n	8006c4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c38:	d009      	beq.n	8006c4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a12      	ldr	r2, [pc, #72]	@ (8006c88 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d004      	beq.n	8006c4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a10      	ldr	r2, [pc, #64]	@ (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d10c      	bne.n	8006c68 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bc80      	pop	{r7}
 8006c82:	4770      	bx	lr
 8006c84:	40012c00 	.word	0x40012c00
 8006c88:	40000400 	.word	0x40000400
 8006c8c:	40000800 	.word	0x40000800

08006c90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr

08006ca2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006caa:	bf00      	nop
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e042      	b.n	8006d4c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d106      	bne.n	8006ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fd f898 	bl	8003e10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2224      	movs	r2, #36	@ 0x24
 8006ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68da      	ldr	r2, [r3, #12]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 fd09 	bl	8007710 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695a      	ldr	r2, [r3, #20]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68da      	ldr	r2, [r3, #12]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2220      	movs	r2, #32
 8006d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2220      	movs	r2, #32
 8006d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	2b20      	cmp	r3, #32
 8006d6c:	d121      	bne.n	8006db2 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d002      	beq.n	8006d7a <HAL_UART_Transmit_IT+0x26>
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e01a      	b.n	8006db4 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	88fa      	ldrh	r2, [r7, #6]
 8006d88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	88fa      	ldrh	r2, [r7, #6]
 8006d8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2221      	movs	r2, #33	@ 0x21
 8006d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68da      	ldr	r2, [r3, #12]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006dac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006dae:	2300      	movs	r3, #0
 8006db0:	e000      	b.n	8006db4 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006db2:	2302      	movs	r3, #2
  }
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bc80      	pop	{r7}
 8006dbc:	4770      	bx	lr

08006dbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	60f8      	str	r0, [r7, #12]
 8006dc6:	60b9      	str	r1, [r7, #8]
 8006dc8:	4613      	mov	r3, r2
 8006dca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b20      	cmp	r3, #32
 8006dd6:	d112      	bne.n	8006dfe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <HAL_UART_Receive_IT+0x26>
 8006dde:	88fb      	ldrh	r3, [r7, #6]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e00b      	b.n	8006e00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006dee:	88fb      	ldrh	r3, [r7, #6]
 8006df0:	461a      	mov	r2, r3
 8006df2:	68b9      	ldr	r1, [r7, #8]
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f000 fab6 	bl	8007366 <UART_Start_Receive_IT>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	e000      	b.n	8006e00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006dfe:	2302      	movs	r3, #2
  }
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b0ba      	sub	sp, #232	@ 0xe8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006e34:	2300      	movs	r3, #0
 8006e36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e3e:	f003 030f 	and.w	r3, r3, #15
 8006e42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006e46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10f      	bne.n	8006e6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e52:	f003 0320 	and.w	r3, r3, #32
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d009      	beq.n	8006e6e <HAL_UART_IRQHandler+0x66>
 8006e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e5e:	f003 0320 	and.w	r3, r3, #32
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fb93 	bl	8007592 <UART_Receive_IT>
      return;
 8006e6c:	e25b      	b.n	8007326 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f000 80de 	beq.w	8007034 <HAL_UART_IRQHandler+0x22c>
 8006e78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d106      	bne.n	8006e92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 80d1 	beq.w	8007034 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e96:	f003 0301 	and.w	r3, r3, #1
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00b      	beq.n	8006eb6 <HAL_UART_IRQHandler+0xae>
 8006e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d005      	beq.n	8006eb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eae:	f043 0201 	orr.w	r2, r3, #1
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <HAL_UART_IRQHandler+0xd2>
 8006ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d005      	beq.n	8006eda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed2:	f043 0202 	orr.w	r2, r3, #2
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ede:	f003 0302 	and.w	r3, r3, #2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00b      	beq.n	8006efe <HAL_UART_IRQHandler+0xf6>
 8006ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d005      	beq.n	8006efe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef6:	f043 0204 	orr.w	r2, r3, #4
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f02:	f003 0308 	and.w	r3, r3, #8
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d011      	beq.n	8006f2e <HAL_UART_IRQHandler+0x126>
 8006f0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f0e:	f003 0320 	and.w	r3, r3, #32
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d105      	bne.n	8006f22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1a:	f003 0301 	and.w	r3, r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d005      	beq.n	8006f2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f26:	f043 0208 	orr.w	r2, r3, #8
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 81f2 	beq.w	800731c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3c:	f003 0320 	and.w	r3, r3, #32
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d008      	beq.n	8006f56 <HAL_UART_IRQHandler+0x14e>
 8006f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f48:	f003 0320 	and.w	r3, r3, #32
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fb1e 	bl	8007592 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	bf14      	ite	ne
 8006f64:	2301      	movne	r3, #1
 8006f66:	2300      	moveq	r3, #0
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f72:	f003 0308 	and.w	r3, r3, #8
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d103      	bne.n	8006f82 <HAL_UART_IRQHandler+0x17a>
 8006f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d04f      	beq.n	8007022 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fa28 	bl	80073d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d041      	beq.n	800701a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3314      	adds	r3, #20
 8006f9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fa4:	e853 3f00 	ldrex	r3, [r3]
 8006fa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	3314      	adds	r3, #20
 8006fbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006fd2:	e841 2300 	strex	r3, r2, [r1]
 8006fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006fda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1d9      	bne.n	8006f96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d013      	beq.n	8007012 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fee:	4a7e      	ldr	r2, [pc, #504]	@ (80071e8 <HAL_UART_IRQHandler+0x3e0>)
 8006ff0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7fd fe42 	bl	8004c80 <HAL_DMA_Abort_IT>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d016      	beq.n	8007030 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800700c:	4610      	mov	r0, r2
 800700e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007010:	e00e      	b.n	8007030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f993 	bl	800733e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007018:	e00a      	b.n	8007030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f98f 	bl	800733e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007020:	e006      	b.n	8007030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 f98b 	bl	800733e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800702e:	e175      	b.n	800731c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007030:	bf00      	nop
    return;
 8007032:	e173      	b.n	800731c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007038:	2b01      	cmp	r3, #1
 800703a:	f040 814f 	bne.w	80072dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800703e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007042:	f003 0310 	and.w	r3, r3, #16
 8007046:	2b00      	cmp	r3, #0
 8007048:	f000 8148 	beq.w	80072dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800704c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007050:	f003 0310 	and.w	r3, r3, #16
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 8141 	beq.w	80072dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800705a:	2300      	movs	r3, #0
 800705c:	60bb      	str	r3, [r7, #8]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	60bb      	str	r3, [r7, #8]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	60bb      	str	r3, [r7, #8]
 800706e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 80b6 	beq.w	80071ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800708c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007090:	2b00      	cmp	r3, #0
 8007092:	f000 8145 	beq.w	8007320 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800709a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800709e:	429a      	cmp	r2, r3
 80070a0:	f080 813e 	bcs.w	8007320 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	2b20      	cmp	r3, #32
 80070b4:	f000 8088 	beq.w	80071c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	330c      	adds	r3, #12
 80070be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070c6:	e853 3f00 	ldrex	r3, [r3]
 80070ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	330c      	adds	r3, #12
 80070e0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80070e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070f4:	e841 2300 	strex	r3, r2, [r1]
 80070f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1d9      	bne.n	80070b8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	3314      	adds	r3, #20
 800710a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800710e:	e853 3f00 	ldrex	r3, [r3]
 8007112:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007116:	f023 0301 	bic.w	r3, r3, #1
 800711a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3314      	adds	r3, #20
 8007124:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007128:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800712c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007130:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007134:	e841 2300 	strex	r3, r2, [r1]
 8007138:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800713a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1e1      	bne.n	8007104 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3314      	adds	r3, #20
 8007146:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007150:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007156:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3314      	adds	r3, #20
 8007160:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007164:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007166:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800716a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e3      	bne.n	8007140 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2220      	movs	r2, #32
 800717c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	330c      	adds	r3, #12
 800718c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007190:	e853 3f00 	ldrex	r3, [r3]
 8007194:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007198:	f023 0310 	bic.w	r3, r3, #16
 800719c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	330c      	adds	r3, #12
 80071a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80071aa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80071ac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1e3      	bne.n	8007186 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7fd fd21 	bl	8004c0a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	b29b      	uxth	r3, r3
 80071dc:	4619      	mov	r1, r3
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f8b6 	bl	8007350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071e4:	e09c      	b.n	8007320 <HAL_UART_IRQHandler+0x518>
 80071e6:	bf00      	nop
 80071e8:	0800749d 	.word	0x0800749d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007200:	b29b      	uxth	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 808e 	beq.w	8007324 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 8089 	beq.w	8007324 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	330c      	adds	r3, #12
 8007218:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007228:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	330c      	adds	r3, #12
 8007232:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007236:	647a      	str	r2, [r7, #68]	@ 0x44
 8007238:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800723c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800723e:	e841 2300 	strex	r3, r2, [r1]
 8007242:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1e3      	bne.n	8007212 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3314      	adds	r3, #20
 8007250:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	623b      	str	r3, [r7, #32]
   return(result);
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	f023 0301 	bic.w	r3, r3, #1
 8007260:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3314      	adds	r3, #20
 800726a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800726e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007270:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800727c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e3      	bne.n	800724a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2220      	movs	r2, #32
 8007286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	330c      	adds	r3, #12
 8007296:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	60fb      	str	r3, [r7, #12]
   return(result);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f023 0310 	bic.w	r3, r3, #16
 80072a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	330c      	adds	r3, #12
 80072b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80072b4:	61fa      	str	r2, [r7, #28]
 80072b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	69b9      	ldr	r1, [r7, #24]
 80072ba:	69fa      	ldr	r2, [r7, #28]
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	617b      	str	r3, [r7, #20]
   return(result);
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e3      	bne.n	8007290 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2202      	movs	r2, #2
 80072cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072d2:	4619      	mov	r1, r3
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 f83b 	bl	8007350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072da:	e023      	b.n	8007324 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d009      	beq.n	80072fc <HAL_UART_IRQHandler+0x4f4>
 80072e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f000 f8e5 	bl	80074c4 <UART_Transmit_IT>
    return;
 80072fa:	e014      	b.n	8007326 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00e      	beq.n	8007326 <HAL_UART_IRQHandler+0x51e>
 8007308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800730c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007310:	2b00      	cmp	r3, #0
 8007312:	d008      	beq.n	8007326 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f924 	bl	8007562 <UART_EndTransmit_IT>
    return;
 800731a:	e004      	b.n	8007326 <HAL_UART_IRQHandler+0x51e>
    return;
 800731c:	bf00      	nop
 800731e:	e002      	b.n	8007326 <HAL_UART_IRQHandler+0x51e>
      return;
 8007320:	bf00      	nop
 8007322:	e000      	b.n	8007326 <HAL_UART_IRQHandler+0x51e>
      return;
 8007324:	bf00      	nop
  }
}
 8007326:	37e8      	adds	r7, #232	@ 0xe8
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	bc80      	pop	{r7}
 800733c:	4770      	bx	lr

0800733e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	bc80      	pop	{r7}
 800734e:	4770      	bx	lr

08007350 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	460b      	mov	r3, r1
 800735a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	bc80      	pop	{r7}
 8007364:	4770      	bx	lr

08007366 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007366:	b480      	push	{r7}
 8007368:	b085      	sub	sp, #20
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	4613      	mov	r3, r2
 8007372:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	68ba      	ldr	r2, [r7, #8]
 8007378:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	88fa      	ldrh	r2, [r7, #6]
 800737e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	88fa      	ldrh	r2, [r7, #6]
 8007384:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2222      	movs	r2, #34	@ 0x22
 8007390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	691b      	ldr	r3, [r3, #16]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d007      	beq.n	80073ac <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073aa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	695a      	ldr	r2, [r3, #20]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f042 0201 	orr.w	r2, r2, #1
 80073ba:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68da      	ldr	r2, [r3, #12]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0220 	orr.w	r2, r2, #32
 80073ca:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bc80      	pop	{r7}
 80073d6:	4770      	bx	lr

080073d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b095      	sub	sp, #84	@ 0x54
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	330c      	adds	r3, #12
 80073e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ea:	e853 3f00 	ldrex	r3, [r3]
 80073ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	330c      	adds	r3, #12
 80073fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007400:	643a      	str	r2, [r7, #64]	@ 0x40
 8007402:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007406:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007408:	e841 2300 	strex	r3, r2, [r1]
 800740c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800740e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1e5      	bne.n	80073e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	3314      	adds	r3, #20
 800741a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741c:	6a3b      	ldr	r3, [r7, #32]
 800741e:	e853 3f00 	ldrex	r3, [r3]
 8007422:	61fb      	str	r3, [r7, #28]
   return(result);
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	f023 0301 	bic.w	r3, r3, #1
 800742a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3314      	adds	r3, #20
 8007432:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007434:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007436:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007438:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800743a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800743c:	e841 2300 	strex	r3, r2, [r1]
 8007440:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e5      	bne.n	8007414 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	2b01      	cmp	r3, #1
 800744e:	d119      	bne.n	8007484 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	330c      	adds	r3, #12
 8007456:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	e853 3f00 	ldrex	r3, [r3]
 800745e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f023 0310 	bic.w	r3, r3, #16
 8007466:	647b      	str	r3, [r7, #68]	@ 0x44
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	330c      	adds	r3, #12
 800746e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007470:	61ba      	str	r2, [r7, #24]
 8007472:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007474:	6979      	ldr	r1, [r7, #20]
 8007476:	69ba      	ldr	r2, [r7, #24]
 8007478:	e841 2300 	strex	r3, r2, [r1]
 800747c:	613b      	str	r3, [r7, #16]
   return(result);
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1e5      	bne.n	8007450 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2220      	movs	r2, #32
 8007488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007492:	bf00      	nop
 8007494:	3754      	adds	r7, #84	@ 0x54
 8007496:	46bd      	mov	sp, r7
 8007498:	bc80      	pop	{r7}
 800749a:	4770      	bx	lr

0800749c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f7ff ff41 	bl	800733e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074bc:	bf00      	nop
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	2b21      	cmp	r3, #33	@ 0x21
 80074d6:	d13e      	bne.n	8007556 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074e0:	d114      	bne.n	800750c <UART_Transmit_IT+0x48>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d110      	bne.n	800750c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a1b      	ldr	r3, [r3, #32]
 80074ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	881b      	ldrh	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a1b      	ldr	r3, [r3, #32]
 8007504:	1c9a      	adds	r2, r3, #2
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	621a      	str	r2, [r3, #32]
 800750a:	e008      	b.n	800751e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a1b      	ldr	r3, [r3, #32]
 8007510:	1c59      	adds	r1, r3, #1
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	6211      	str	r1, [r2, #32]
 8007516:	781a      	ldrb	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007522:	b29b      	uxth	r3, r3
 8007524:	3b01      	subs	r3, #1
 8007526:	b29b      	uxth	r3, r3
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	4619      	mov	r1, r3
 800752c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10f      	bne.n	8007552 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007540:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68da      	ldr	r2, [r3, #12]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007550:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	e000      	b.n	8007558 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007556:	2302      	movs	r3, #2
  }
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	bc80      	pop	{r7}
 8007560:	4770      	bx	lr

08007562 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b082      	sub	sp, #8
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68da      	ldr	r2, [r3, #12]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007578:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2220      	movs	r2, #32
 800757e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff fed2 	bl	800732c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b08c      	sub	sp, #48	@ 0x30
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b22      	cmp	r3, #34	@ 0x22
 80075a4:	f040 80ae 	bne.w	8007704 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075b0:	d117      	bne.n	80075e2 <UART_Receive_IT+0x50>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d113      	bne.n	80075e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075d0:	b29a      	uxth	r2, r3
 80075d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075da:	1c9a      	adds	r2, r3, #2
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	629a      	str	r2, [r3, #40]	@ 0x28
 80075e0:	e026      	b.n	8007630 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075f4:	d007      	beq.n	8007606 <UART_Receive_IT+0x74>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10a      	bne.n	8007614 <UART_Receive_IT+0x82>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d106      	bne.n	8007614 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	b2da      	uxtb	r2, r3
 800760e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007610:	701a      	strb	r2, [r3, #0]
 8007612:	e008      	b.n	8007626 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	b2db      	uxtb	r3, r3
 800761c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007620:	b2da      	uxtb	r2, r3
 8007622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007624:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762a:	1c5a      	adds	r2, r3, #1
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007634:	b29b      	uxth	r3, r3
 8007636:	3b01      	subs	r3, #1
 8007638:	b29b      	uxth	r3, r3
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	4619      	mov	r1, r3
 800763e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007640:	2b00      	cmp	r3, #0
 8007642:	d15d      	bne.n	8007700 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68da      	ldr	r2, [r3, #12]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f022 0220 	bic.w	r2, r2, #32
 8007652:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68da      	ldr	r2, [r3, #12]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007662:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	695a      	ldr	r2, [r3, #20]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0201 	bic.w	r2, r2, #1
 8007672:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2220      	movs	r2, #32
 8007678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007686:	2b01      	cmp	r3, #1
 8007688:	d135      	bne.n	80076f6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	330c      	adds	r3, #12
 8007696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	613b      	str	r3, [r7, #16]
   return(result);
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	f023 0310 	bic.w	r3, r3, #16
 80076a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076b0:	623a      	str	r2, [r7, #32]
 80076b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	69f9      	ldr	r1, [r7, #28]
 80076b6:	6a3a      	ldr	r2, [r7, #32]
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e5      	bne.n	8007690 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0310 	and.w	r3, r3, #16
 80076ce:	2b10      	cmp	r3, #16
 80076d0:	d10a      	bne.n	80076e8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076d2:	2300      	movs	r3, #0
 80076d4:	60fb      	str	r3, [r7, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	60fb      	str	r3, [r7, #12]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	60fb      	str	r3, [r7, #12]
 80076e6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7ff fe2e 	bl	8007350 <HAL_UARTEx_RxEventCallback>
 80076f4:	e002      	b.n	80076fc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7f9 ffd0 	bl	800169c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80076fc:	2300      	movs	r3, #0
 80076fe:	e002      	b.n	8007706 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007700:	2300      	movs	r3, #0
 8007702:	e000      	b.n	8007706 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007704:	2302      	movs	r3, #2
  }
}
 8007706:	4618      	mov	r0, r3
 8007708:	3730      	adds	r7, #48	@ 0x30
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
	...

08007710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	68da      	ldr	r2, [r3, #12]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	430a      	orrs	r2, r1
 800772c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689a      	ldr	r2, [r3, #8]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	431a      	orrs	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	695b      	ldr	r3, [r3, #20]
 800773c:	4313      	orrs	r3, r2
 800773e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800774a:	f023 030c 	bic.w	r3, r3, #12
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	6812      	ldr	r2, [r2, #0]
 8007752:	68b9      	ldr	r1, [r7, #8]
 8007754:	430b      	orrs	r3, r1
 8007756:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	695b      	ldr	r3, [r3, #20]
 800775e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	699a      	ldr	r2, [r3, #24]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a2c      	ldr	r2, [pc, #176]	@ (8007824 <UART_SetConfig+0x114>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d103      	bne.n	8007780 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007778:	f7fe f8a6 	bl	80058c8 <HAL_RCC_GetPCLK2Freq>
 800777c:	60f8      	str	r0, [r7, #12]
 800777e:	e002      	b.n	8007786 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007780:	f7fe f88e 	bl	80058a0 <HAL_RCC_GetPCLK1Freq>
 8007784:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	4613      	mov	r3, r2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	4413      	add	r3, r2
 800778e:	009a      	lsls	r2, r3, #2
 8007790:	441a      	add	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	fbb2 f3f3 	udiv	r3, r2, r3
 800779c:	4a22      	ldr	r2, [pc, #136]	@ (8007828 <UART_SetConfig+0x118>)
 800779e:	fba2 2303 	umull	r2, r3, r2, r3
 80077a2:	095b      	lsrs	r3, r3, #5
 80077a4:	0119      	lsls	r1, r3, #4
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	4613      	mov	r3, r2
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	009a      	lsls	r2, r3, #2
 80077b0:	441a      	add	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80077bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007828 <UART_SetConfig+0x118>)
 80077be:	fba3 0302 	umull	r0, r3, r3, r2
 80077c2:	095b      	lsrs	r3, r3, #5
 80077c4:	2064      	movs	r0, #100	@ 0x64
 80077c6:	fb00 f303 	mul.w	r3, r0, r3
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	011b      	lsls	r3, r3, #4
 80077ce:	3332      	adds	r3, #50	@ 0x32
 80077d0:	4a15      	ldr	r2, [pc, #84]	@ (8007828 <UART_SetConfig+0x118>)
 80077d2:	fba2 2303 	umull	r2, r3, r2, r3
 80077d6:	095b      	lsrs	r3, r3, #5
 80077d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80077dc:	4419      	add	r1, r3
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	4613      	mov	r3, r2
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4413      	add	r3, r2
 80077e6:	009a      	lsls	r2, r3, #2
 80077e8:	441a      	add	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80077f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007828 <UART_SetConfig+0x118>)
 80077f6:	fba3 0302 	umull	r0, r3, r3, r2
 80077fa:	095b      	lsrs	r3, r3, #5
 80077fc:	2064      	movs	r0, #100	@ 0x64
 80077fe:	fb00 f303 	mul.w	r3, r0, r3
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	011b      	lsls	r3, r3, #4
 8007806:	3332      	adds	r3, #50	@ 0x32
 8007808:	4a07      	ldr	r2, [pc, #28]	@ (8007828 <UART_SetConfig+0x118>)
 800780a:	fba2 2303 	umull	r2, r3, r2, r3
 800780e:	095b      	lsrs	r3, r3, #5
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	440a      	add	r2, r1
 800781a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800781c:	bf00      	nop
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	40013800 	.word	0x40013800
 8007828:	51eb851f 	.word	0x51eb851f

0800782c <malloc>:
 800782c:	4b02      	ldr	r3, [pc, #8]	@ (8007838 <malloc+0xc>)
 800782e:	4601      	mov	r1, r0
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	f000 b82d 	b.w	8007890 <_malloc_r>
 8007836:	bf00      	nop
 8007838:	200000a8 	.word	0x200000a8

0800783c <free>:
 800783c:	4b02      	ldr	r3, [pc, #8]	@ (8007848 <free+0xc>)
 800783e:	4601      	mov	r1, r0
 8007840:	6818      	ldr	r0, [r3, #0]
 8007842:	f000 b903 	b.w	8007a4c <_free_r>
 8007846:	bf00      	nop
 8007848:	200000a8 	.word	0x200000a8

0800784c <sbrk_aligned>:
 800784c:	b570      	push	{r4, r5, r6, lr}
 800784e:	4e0f      	ldr	r6, [pc, #60]	@ (800788c <sbrk_aligned+0x40>)
 8007850:	460c      	mov	r4, r1
 8007852:	6831      	ldr	r1, [r6, #0]
 8007854:	4605      	mov	r5, r0
 8007856:	b911      	cbnz	r1, 800785e <sbrk_aligned+0x12>
 8007858:	f000 f8ae 	bl	80079b8 <_sbrk_r>
 800785c:	6030      	str	r0, [r6, #0]
 800785e:	4621      	mov	r1, r4
 8007860:	4628      	mov	r0, r5
 8007862:	f000 f8a9 	bl	80079b8 <_sbrk_r>
 8007866:	1c43      	adds	r3, r0, #1
 8007868:	d103      	bne.n	8007872 <sbrk_aligned+0x26>
 800786a:	f04f 34ff 	mov.w	r4, #4294967295
 800786e:	4620      	mov	r0, r4
 8007870:	bd70      	pop	{r4, r5, r6, pc}
 8007872:	1cc4      	adds	r4, r0, #3
 8007874:	f024 0403 	bic.w	r4, r4, #3
 8007878:	42a0      	cmp	r0, r4
 800787a:	d0f8      	beq.n	800786e <sbrk_aligned+0x22>
 800787c:	1a21      	subs	r1, r4, r0
 800787e:	4628      	mov	r0, r5
 8007880:	f000 f89a 	bl	80079b8 <_sbrk_r>
 8007884:	3001      	adds	r0, #1
 8007886:	d1f2      	bne.n	800786e <sbrk_aligned+0x22>
 8007888:	e7ef      	b.n	800786a <sbrk_aligned+0x1e>
 800788a:	bf00      	nop
 800788c:	20000cb8 	.word	0x20000cb8

08007890 <_malloc_r>:
 8007890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007894:	1ccd      	adds	r5, r1, #3
 8007896:	f025 0503 	bic.w	r5, r5, #3
 800789a:	3508      	adds	r5, #8
 800789c:	2d0c      	cmp	r5, #12
 800789e:	bf38      	it	cc
 80078a0:	250c      	movcc	r5, #12
 80078a2:	2d00      	cmp	r5, #0
 80078a4:	4606      	mov	r6, r0
 80078a6:	db01      	blt.n	80078ac <_malloc_r+0x1c>
 80078a8:	42a9      	cmp	r1, r5
 80078aa:	d904      	bls.n	80078b6 <_malloc_r+0x26>
 80078ac:	230c      	movs	r3, #12
 80078ae:	6033      	str	r3, [r6, #0]
 80078b0:	2000      	movs	r0, #0
 80078b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800798c <_malloc_r+0xfc>
 80078ba:	f000 f869 	bl	8007990 <__malloc_lock>
 80078be:	f8d8 3000 	ldr.w	r3, [r8]
 80078c2:	461c      	mov	r4, r3
 80078c4:	bb44      	cbnz	r4, 8007918 <_malloc_r+0x88>
 80078c6:	4629      	mov	r1, r5
 80078c8:	4630      	mov	r0, r6
 80078ca:	f7ff ffbf 	bl	800784c <sbrk_aligned>
 80078ce:	1c43      	adds	r3, r0, #1
 80078d0:	4604      	mov	r4, r0
 80078d2:	d158      	bne.n	8007986 <_malloc_r+0xf6>
 80078d4:	f8d8 4000 	ldr.w	r4, [r8]
 80078d8:	4627      	mov	r7, r4
 80078da:	2f00      	cmp	r7, #0
 80078dc:	d143      	bne.n	8007966 <_malloc_r+0xd6>
 80078de:	2c00      	cmp	r4, #0
 80078e0:	d04b      	beq.n	800797a <_malloc_r+0xea>
 80078e2:	6823      	ldr	r3, [r4, #0]
 80078e4:	4639      	mov	r1, r7
 80078e6:	4630      	mov	r0, r6
 80078e8:	eb04 0903 	add.w	r9, r4, r3
 80078ec:	f000 f864 	bl	80079b8 <_sbrk_r>
 80078f0:	4581      	cmp	r9, r0
 80078f2:	d142      	bne.n	800797a <_malloc_r+0xea>
 80078f4:	6821      	ldr	r1, [r4, #0]
 80078f6:	4630      	mov	r0, r6
 80078f8:	1a6d      	subs	r5, r5, r1
 80078fa:	4629      	mov	r1, r5
 80078fc:	f7ff ffa6 	bl	800784c <sbrk_aligned>
 8007900:	3001      	adds	r0, #1
 8007902:	d03a      	beq.n	800797a <_malloc_r+0xea>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	442b      	add	r3, r5
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	f8d8 3000 	ldr.w	r3, [r8]
 800790e:	685a      	ldr	r2, [r3, #4]
 8007910:	bb62      	cbnz	r2, 800796c <_malloc_r+0xdc>
 8007912:	f8c8 7000 	str.w	r7, [r8]
 8007916:	e00f      	b.n	8007938 <_malloc_r+0xa8>
 8007918:	6822      	ldr	r2, [r4, #0]
 800791a:	1b52      	subs	r2, r2, r5
 800791c:	d420      	bmi.n	8007960 <_malloc_r+0xd0>
 800791e:	2a0b      	cmp	r2, #11
 8007920:	d917      	bls.n	8007952 <_malloc_r+0xc2>
 8007922:	1961      	adds	r1, r4, r5
 8007924:	42a3      	cmp	r3, r4
 8007926:	6025      	str	r5, [r4, #0]
 8007928:	bf18      	it	ne
 800792a:	6059      	strne	r1, [r3, #4]
 800792c:	6863      	ldr	r3, [r4, #4]
 800792e:	bf08      	it	eq
 8007930:	f8c8 1000 	streq.w	r1, [r8]
 8007934:	5162      	str	r2, [r4, r5]
 8007936:	604b      	str	r3, [r1, #4]
 8007938:	4630      	mov	r0, r6
 800793a:	f000 f82f 	bl	800799c <__malloc_unlock>
 800793e:	f104 000b 	add.w	r0, r4, #11
 8007942:	1d23      	adds	r3, r4, #4
 8007944:	f020 0007 	bic.w	r0, r0, #7
 8007948:	1ac2      	subs	r2, r0, r3
 800794a:	bf1c      	itt	ne
 800794c:	1a1b      	subne	r3, r3, r0
 800794e:	50a3      	strne	r3, [r4, r2]
 8007950:	e7af      	b.n	80078b2 <_malloc_r+0x22>
 8007952:	6862      	ldr	r2, [r4, #4]
 8007954:	42a3      	cmp	r3, r4
 8007956:	bf0c      	ite	eq
 8007958:	f8c8 2000 	streq.w	r2, [r8]
 800795c:	605a      	strne	r2, [r3, #4]
 800795e:	e7eb      	b.n	8007938 <_malloc_r+0xa8>
 8007960:	4623      	mov	r3, r4
 8007962:	6864      	ldr	r4, [r4, #4]
 8007964:	e7ae      	b.n	80078c4 <_malloc_r+0x34>
 8007966:	463c      	mov	r4, r7
 8007968:	687f      	ldr	r7, [r7, #4]
 800796a:	e7b6      	b.n	80078da <_malloc_r+0x4a>
 800796c:	461a      	mov	r2, r3
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	42a3      	cmp	r3, r4
 8007972:	d1fb      	bne.n	800796c <_malloc_r+0xdc>
 8007974:	2300      	movs	r3, #0
 8007976:	6053      	str	r3, [r2, #4]
 8007978:	e7de      	b.n	8007938 <_malloc_r+0xa8>
 800797a:	230c      	movs	r3, #12
 800797c:	4630      	mov	r0, r6
 800797e:	6033      	str	r3, [r6, #0]
 8007980:	f000 f80c 	bl	800799c <__malloc_unlock>
 8007984:	e794      	b.n	80078b0 <_malloc_r+0x20>
 8007986:	6005      	str	r5, [r0, #0]
 8007988:	e7d6      	b.n	8007938 <_malloc_r+0xa8>
 800798a:	bf00      	nop
 800798c:	20000cbc 	.word	0x20000cbc

08007990 <__malloc_lock>:
 8007990:	4801      	ldr	r0, [pc, #4]	@ (8007998 <__malloc_lock+0x8>)
 8007992:	f000 b84b 	b.w	8007a2c <__retarget_lock_acquire_recursive>
 8007996:	bf00      	nop
 8007998:	20000dfc 	.word	0x20000dfc

0800799c <__malloc_unlock>:
 800799c:	4801      	ldr	r0, [pc, #4]	@ (80079a4 <__malloc_unlock+0x8>)
 800799e:	f000 b846 	b.w	8007a2e <__retarget_lock_release_recursive>
 80079a2:	bf00      	nop
 80079a4:	20000dfc 	.word	0x20000dfc

080079a8 <memset>:
 80079a8:	4603      	mov	r3, r0
 80079aa:	4402      	add	r2, r0
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d100      	bne.n	80079b2 <memset+0xa>
 80079b0:	4770      	bx	lr
 80079b2:	f803 1b01 	strb.w	r1, [r3], #1
 80079b6:	e7f9      	b.n	80079ac <memset+0x4>

080079b8 <_sbrk_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	2300      	movs	r3, #0
 80079bc:	4d05      	ldr	r5, [pc, #20]	@ (80079d4 <_sbrk_r+0x1c>)
 80079be:	4604      	mov	r4, r0
 80079c0:	4608      	mov	r0, r1
 80079c2:	602b      	str	r3, [r5, #0]
 80079c4:	f7fc fad4 	bl	8003f70 <_sbrk>
 80079c8:	1c43      	adds	r3, r0, #1
 80079ca:	d102      	bne.n	80079d2 <_sbrk_r+0x1a>
 80079cc:	682b      	ldr	r3, [r5, #0]
 80079ce:	b103      	cbz	r3, 80079d2 <_sbrk_r+0x1a>
 80079d0:	6023      	str	r3, [r4, #0]
 80079d2:	bd38      	pop	{r3, r4, r5, pc}
 80079d4:	20000df8 	.word	0x20000df8

080079d8 <__errno>:
 80079d8:	4b01      	ldr	r3, [pc, #4]	@ (80079e0 <__errno+0x8>)
 80079da:	6818      	ldr	r0, [r3, #0]
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	200000a8 	.word	0x200000a8

080079e4 <__libc_init_array>:
 80079e4:	b570      	push	{r4, r5, r6, lr}
 80079e6:	2600      	movs	r6, #0
 80079e8:	4d0c      	ldr	r5, [pc, #48]	@ (8007a1c <__libc_init_array+0x38>)
 80079ea:	4c0d      	ldr	r4, [pc, #52]	@ (8007a20 <__libc_init_array+0x3c>)
 80079ec:	1b64      	subs	r4, r4, r5
 80079ee:	10a4      	asrs	r4, r4, #2
 80079f0:	42a6      	cmp	r6, r4
 80079f2:	d109      	bne.n	8007a08 <__libc_init_array+0x24>
 80079f4:	f000 f872 	bl	8007adc <_init>
 80079f8:	2600      	movs	r6, #0
 80079fa:	4d0a      	ldr	r5, [pc, #40]	@ (8007a24 <__libc_init_array+0x40>)
 80079fc:	4c0a      	ldr	r4, [pc, #40]	@ (8007a28 <__libc_init_array+0x44>)
 80079fe:	1b64      	subs	r4, r4, r5
 8007a00:	10a4      	asrs	r4, r4, #2
 8007a02:	42a6      	cmp	r6, r4
 8007a04:	d105      	bne.n	8007a12 <__libc_init_array+0x2e>
 8007a06:	bd70      	pop	{r4, r5, r6, pc}
 8007a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a0c:	4798      	blx	r3
 8007a0e:	3601      	adds	r6, #1
 8007a10:	e7ee      	b.n	80079f0 <__libc_init_array+0xc>
 8007a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a16:	4798      	blx	r3
 8007a18:	3601      	adds	r6, #1
 8007a1a:	e7f2      	b.n	8007a02 <__libc_init_array+0x1e>
 8007a1c:	08007b64 	.word	0x08007b64
 8007a20:	08007b64 	.word	0x08007b64
 8007a24:	08007b64 	.word	0x08007b64
 8007a28:	08007b68 	.word	0x08007b68

08007a2c <__retarget_lock_acquire_recursive>:
 8007a2c:	4770      	bx	lr

08007a2e <__retarget_lock_release_recursive>:
 8007a2e:	4770      	bx	lr

08007a30 <memcpy>:
 8007a30:	440a      	add	r2, r1
 8007a32:	4291      	cmp	r1, r2
 8007a34:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a38:	d100      	bne.n	8007a3c <memcpy+0xc>
 8007a3a:	4770      	bx	lr
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a42:	4291      	cmp	r1, r2
 8007a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a48:	d1f9      	bne.n	8007a3e <memcpy+0xe>
 8007a4a:	bd10      	pop	{r4, pc}

08007a4c <_free_r>:
 8007a4c:	b538      	push	{r3, r4, r5, lr}
 8007a4e:	4605      	mov	r5, r0
 8007a50:	2900      	cmp	r1, #0
 8007a52:	d040      	beq.n	8007ad6 <_free_r+0x8a>
 8007a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a58:	1f0c      	subs	r4, r1, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	bfb8      	it	lt
 8007a5e:	18e4      	addlt	r4, r4, r3
 8007a60:	f7ff ff96 	bl	8007990 <__malloc_lock>
 8007a64:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad8 <_free_r+0x8c>)
 8007a66:	6813      	ldr	r3, [r2, #0]
 8007a68:	b933      	cbnz	r3, 8007a78 <_free_r+0x2c>
 8007a6a:	6063      	str	r3, [r4, #4]
 8007a6c:	6014      	str	r4, [r2, #0]
 8007a6e:	4628      	mov	r0, r5
 8007a70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a74:	f7ff bf92 	b.w	800799c <__malloc_unlock>
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	d908      	bls.n	8007a8e <_free_r+0x42>
 8007a7c:	6820      	ldr	r0, [r4, #0]
 8007a7e:	1821      	adds	r1, r4, r0
 8007a80:	428b      	cmp	r3, r1
 8007a82:	bf01      	itttt	eq
 8007a84:	6819      	ldreq	r1, [r3, #0]
 8007a86:	685b      	ldreq	r3, [r3, #4]
 8007a88:	1809      	addeq	r1, r1, r0
 8007a8a:	6021      	streq	r1, [r4, #0]
 8007a8c:	e7ed      	b.n	8007a6a <_free_r+0x1e>
 8007a8e:	461a      	mov	r2, r3
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	b10b      	cbz	r3, 8007a98 <_free_r+0x4c>
 8007a94:	42a3      	cmp	r3, r4
 8007a96:	d9fa      	bls.n	8007a8e <_free_r+0x42>
 8007a98:	6811      	ldr	r1, [r2, #0]
 8007a9a:	1850      	adds	r0, r2, r1
 8007a9c:	42a0      	cmp	r0, r4
 8007a9e:	d10b      	bne.n	8007ab8 <_free_r+0x6c>
 8007aa0:	6820      	ldr	r0, [r4, #0]
 8007aa2:	4401      	add	r1, r0
 8007aa4:	1850      	adds	r0, r2, r1
 8007aa6:	4283      	cmp	r3, r0
 8007aa8:	6011      	str	r1, [r2, #0]
 8007aaa:	d1e0      	bne.n	8007a6e <_free_r+0x22>
 8007aac:	6818      	ldr	r0, [r3, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	4408      	add	r0, r1
 8007ab2:	6010      	str	r0, [r2, #0]
 8007ab4:	6053      	str	r3, [r2, #4]
 8007ab6:	e7da      	b.n	8007a6e <_free_r+0x22>
 8007ab8:	d902      	bls.n	8007ac0 <_free_r+0x74>
 8007aba:	230c      	movs	r3, #12
 8007abc:	602b      	str	r3, [r5, #0]
 8007abe:	e7d6      	b.n	8007a6e <_free_r+0x22>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	1821      	adds	r1, r4, r0
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	bf01      	itttt	eq
 8007ac8:	6819      	ldreq	r1, [r3, #0]
 8007aca:	685b      	ldreq	r3, [r3, #4]
 8007acc:	1809      	addeq	r1, r1, r0
 8007ace:	6021      	streq	r1, [r4, #0]
 8007ad0:	6063      	str	r3, [r4, #4]
 8007ad2:	6054      	str	r4, [r2, #4]
 8007ad4:	e7cb      	b.n	8007a6e <_free_r+0x22>
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	20000cbc 	.word	0x20000cbc

08007adc <_init>:
 8007adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ade:	bf00      	nop
 8007ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ae2:	bc08      	pop	{r3}
 8007ae4:	469e      	mov	lr, r3
 8007ae6:	4770      	bx	lr

08007ae8 <_fini>:
 8007ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aea:	bf00      	nop
 8007aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aee:	bc08      	pop	{r3}
 8007af0:	469e      	mov	lr, r3
 8007af2:	4770      	bx	lr
