library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ADC_Pot is
	port(
	MAX10_CLK1_50  :in std_logic;
	HEX0 :out std_logic_vector(7 downto 0);
	HEX1 :out std_logic_vector(7 downto 0);
	HEX2 :out std_logic_vector(7 downto 0);
	HEX3 :out std_logic_vector(7 downto 0);
	HEX4 :out std_logic_vector(7 downto 0);
	HEX5 :out std_logic_vector(7 downto 0);
	KEY :in std_logic_vector(1 downto 0)	
	);
end ADC_Pot;

architecture RTL of ADC_Pot is

component sevenSeg is
	port(
		clk :in std_logic;
		num_in	:in	unsigned(3 downto 0);
		seg_out	:out	unsigned(7 downto 0);
		dec :in std_logic
	);
end component sevenSeg;



begin










end architecture RTL;