
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day3_opt_b.v; hierarchy -top day3_opt_b; proc; opt -fast; memory; opt -fast; techmap; opt -fast; stat -json' --

1. Executing Verilog-2005 frontend: build/day3_opt_b.v
Parsing SystemVerilog input from `build/day3_opt_b.v' to AST representation.
verilog frontend filename build/day3_opt_b.v
Generating RTLIL representation for module `\day3_opt_b'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \day3_opt_b

2.2. Analyzing design hierarchy..
Top module:  \day3_opt_b
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1202$137 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1181$136 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1175$135 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1154$134 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1142$128 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1121$127 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1110$121 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1074$117 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:1067$115 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:803$111 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:797$110 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:776$109 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:639$106 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:629$102 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:619$98 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:609$94 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:599$90 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:589$86 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:579$82 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:569$78 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:559$74 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:549$70 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:539$66 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:523$58 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:502$57 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:383$3 in module day3_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day3_opt_b.v:362$2 in module day3_opt_b.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~27 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1202$137'.
     1/1: $0\_324[63:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1181$136'.
     1/1: $0\_432[63:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1175$135'.
     1/1: $0\_37[2:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1154$134'.
     1/1: $0\_321[2:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1142$128'.
     1/1: $0\_53[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1121$127'.
     1/1: $0\_304[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1110$121'.
     1/1: $0\_56[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1074$117'.
     1/1: $0\_285[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:1067$115'.
     1/1: $0\_277[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:803$111'.
     1/1: $0\_195[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:797$110'.
     1/1: $0\_66[7:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:776$109'.
     1/1: $0\_271[7:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:639$106'.
     1/1: $0\_265[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:629$102'.
     1/1: $0\_258[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:619$98'.
     1/1: $0\_251[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:609$94'.
     1/1: $0\_244[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:599$90'.
     1/1: $0\_237[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:589$86'.
     1/1: $0\_230[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:579$82'.
     1/1: $0\_223[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:569$78'.
     1/1: $0\_216[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:559$74'.
     1/1: $0\_209[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:549$70'.
     1/1: $0\_202[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:539$66'.
     1/1: $0\_63[3:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:523$58'.
     1/1: $0\_46[7:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:502$57'.
     1/1: $0\_50[7:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:383$3'.
     1/1: $0\_40[0:0]
Creating decoders for process `\day3_opt_b.$proc$build/day3_opt_b.v:362$2'.
     1/1: $0\_43[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\day3_opt_b.\_432' from process `\day3_opt_b.$proc$build/day3_opt_b.v:1181$136'.
No latch inferred for signal `\day3_opt_b.\_321' from process `\day3_opt_b.$proc$build/day3_opt_b.v:1154$134'.
No latch inferred for signal `\day3_opt_b.\_304' from process `\day3_opt_b.$proc$build/day3_opt_b.v:1121$127'.
No latch inferred for signal `\day3_opt_b.\_285' from process `\day3_opt_b.$proc$build/day3_opt_b.v:1074$117'.
No latch inferred for signal `\day3_opt_b.\_195' from process `\day3_opt_b.$proc$build/day3_opt_b.v:803$111'.
No latch inferred for signal `\day3_opt_b.\_271' from process `\day3_opt_b.$proc$build/day3_opt_b.v:776$109'.
No latch inferred for signal `\day3_opt_b.\_50' from process `\day3_opt_b.$proc$build/day3_opt_b.v:502$57'.
No latch inferred for signal `\day3_opt_b.\_43' from process `\day3_opt_b.$proc$build/day3_opt_b.v:362$2'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day3_opt_b.\_324' using process `\day3_opt_b.$proc$build/day3_opt_b.v:1202$137'.
  created $dff cell `$procdff$381' with positive edge clock.
Creating register for signal `\day3_opt_b.\_37' using process `\day3_opt_b.$proc$build/day3_opt_b.v:1175$135'.
  created $dff cell `$procdff$382' with positive edge clock.
Creating register for signal `\day3_opt_b.\_53' using process `\day3_opt_b.$proc$build/day3_opt_b.v:1142$128'.
  created $dff cell `$procdff$383' with positive edge clock.
Creating register for signal `\day3_opt_b.\_56' using process `\day3_opt_b.$proc$build/day3_opt_b.v:1110$121'.
  created $dff cell `$procdff$384' with positive edge clock.
Creating register for signal `\day3_opt_b.\_277' using process `\day3_opt_b.$proc$build/day3_opt_b.v:1067$115'.
  created $dff cell `$procdff$385' with positive edge clock.
Creating register for signal `\day3_opt_b.\_66' using process `\day3_opt_b.$proc$build/day3_opt_b.v:797$110'.
  created $dff cell `$procdff$386' with positive edge clock.
Creating register for signal `\day3_opt_b.\_265' using process `\day3_opt_b.$proc$build/day3_opt_b.v:639$106'.
  created $dff cell `$procdff$387' with positive edge clock.
Creating register for signal `\day3_opt_b.\_258' using process `\day3_opt_b.$proc$build/day3_opt_b.v:629$102'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `\day3_opt_b.\_251' using process `\day3_opt_b.$proc$build/day3_opt_b.v:619$98'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\day3_opt_b.\_244' using process `\day3_opt_b.$proc$build/day3_opt_b.v:609$94'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\day3_opt_b.\_237' using process `\day3_opt_b.$proc$build/day3_opt_b.v:599$90'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\day3_opt_b.\_230' using process `\day3_opt_b.$proc$build/day3_opt_b.v:589$86'.
  created $dff cell `$procdff$392' with positive edge clock.
Creating register for signal `\day3_opt_b.\_223' using process `\day3_opt_b.$proc$build/day3_opt_b.v:579$82'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\day3_opt_b.\_216' using process `\day3_opt_b.$proc$build/day3_opt_b.v:569$78'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\day3_opt_b.\_209' using process `\day3_opt_b.$proc$build/day3_opt_b.v:559$74'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\day3_opt_b.\_202' using process `\day3_opt_b.$proc$build/day3_opt_b.v:549$70'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\day3_opt_b.\_63' using process `\day3_opt_b.$proc$build/day3_opt_b.v:539$66'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\day3_opt_b.\_46' using process `\day3_opt_b.$proc$build/day3_opt_b.v:523$58'.
  created $dff cell `$procdff$398' with positive edge clock.
Creating register for signal `\day3_opt_b.\_40' using process `\day3_opt_b.$proc$build/day3_opt_b.v:383$3'.
  created $dff cell `$procdff$399' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1202$137'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1202$137'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1181$136'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1181$136'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1175$135'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1175$135'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1154$134'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1154$134'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1142$128'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1142$128'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1121$127'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1121$127'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1110$121'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1110$121'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1074$117'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1074$117'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:1067$115'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:1067$115'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:803$111'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:803$111'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:797$110'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:797$110'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:776$109'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:776$109'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:639$106'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:639$106'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:629$102'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:629$102'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:619$98'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:619$98'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:609$94'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:609$94'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:599$90'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:599$90'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:589$86'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:589$86'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:579$82'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:579$82'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:569$78'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:569$78'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:559$74'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:559$74'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:549$70'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:549$70'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:539$66'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:539$66'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:523$58'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:523$58'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:502$57'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:502$57'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:383$3'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:383$3'.
Found and cleaned up 1 empty switch in `\day3_opt_b.$proc$build/day3_opt_b.v:362$2'.
Removing empty process `day3_opt_b.$proc$build/day3_opt_b.v:362$2'.
Cleaned up 27 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.
<suppressed ~11 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.
<suppressed ~11 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day3_opt_b'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$399 ($dff) from module day3_opt_b (D = \_43, Q = \_40, rval = 1'0).
Adding SRST signal on $procdff$387 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:637$105_Y, Q = \_265, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$401 ($sdff) from module day3_opt_b (D = \_195, Q = \_265).
Adding SRST signal on $procdff$388 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:627$101_Y, Q = \_258, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$403 ($sdff) from module day3_opt_b (D = \_195, Q = \_258).
Adding SRST signal on $procdff$389 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:617$97_Y, Q = \_251, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$405 ($sdff) from module day3_opt_b (D = \_195, Q = \_251).
Adding SRST signal on $procdff$390 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:607$93_Y, Q = \_244, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$407 ($sdff) from module day3_opt_b (D = \_195, Q = \_244).
Adding SRST signal on $procdff$391 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:597$89_Y, Q = \_237, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$409 ($sdff) from module day3_opt_b (D = \_195, Q = \_237).
Adding SRST signal on $procdff$392 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:587$85_Y, Q = \_230, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$411 ($sdff) from module day3_opt_b (D = \_195, Q = \_230).
Adding SRST signal on $procdff$393 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:577$81_Y, Q = \_223, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$413 ($sdff) from module day3_opt_b (D = \_195, Q = \_223).
Adding SRST signal on $procdff$394 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:567$77_Y, Q = \_216, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$415 ($sdff) from module day3_opt_b (D = \_195, Q = \_216).
Adding SRST signal on $procdff$395 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:557$73_Y, Q = \_209, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$417 ($sdff) from module day3_opt_b (D = \_195, Q = \_209).
Adding SRST signal on $procdff$396 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:547$69_Y, Q = \_202, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$419 ($sdff) from module day3_opt_b (D = \_195, Q = \_202).
Adding SRST signal on $procdff$397 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:537$65_Y, Q = \_63, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$421 ($sdff) from module day3_opt_b (D = \_195, Q = \_63).
Adding SRST signal on $procdff$398 ($dff) from module day3_opt_b (D = \_50, Q = \_46, rval = 8'00000000).
Adding SRST signal on $procdff$381 ($dff) from module day3_opt_b (D = \_432, Q = \_324, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$382 ($dff) from module day3_opt_b (D = \_321, Q = \_37, rval = 3'000).
Adding SRST signal on $procdff$383 ($dff) from module day3_opt_b (D = \_304, Q = \_53, rval = 4'0000).
Adding SRST signal on $procdff$384 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:1108$120_Y, Q = \_56, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$427 ($sdff) from module day3_opt_b (D = \_26, Q = \_56).
Adding SRST signal on $procdff$385 ($dff) from module day3_opt_b (D = $ternary$build/day3_opt_b.v:1065$114_Y, Q = \_277, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$429 ($sdff) from module day3_opt_b (D = \_195, Q = \_277).
Adding SRST signal on $procdff$386 ($dff) from module day3_opt_b (D = \_271, Q = \_66, rval = 8'00000000).

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..
Removed 33 unused cells and 212 unused wires.
<suppressed ~53 debug messages>

4.5. Rerunning OPT passes. (Removed registers in this run.)

4.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.

4.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day3_opt_b'.
Removed a total of 0 cells.

4.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:337:slice$431 ($sdff) from module day3_opt_b (D = \_271, Q = \_66).
Adding EN signal on $auto$ff.cc:337:slice$426 ($sdff) from module day3_opt_b (D = \_304, Q = \_53).
Adding EN signal on $auto$ff.cc:337:slice$424 ($sdff) from module day3_opt_b (D = \_432, Q = \_324).
Adding EN signal on $auto$ff.cc:337:slice$423 ($sdff) from module day3_opt_b (D = \_50, Q = \_46).
Adding EN signal on $auto$ff.cc:337:slice$400 ($sdff) from module day3_opt_b (D = \_43, Q = \_40).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..
Removed 0 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

4.10. Rerunning OPT passes. (Removed registers in this run.)

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.
<suppressed ~5 debug messages>

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day3_opt_b'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

4.15. Finished fast OPT passes.

5. Executing MEMORY pass.

5.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..

5.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..

5.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day3_opt_b'.
Removed a total of 0 cells.

6.3. Executing OPT_DFF pass (perform DFF optimizations).

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..

6.5. Finished fast OPT passes.

7. Executing TECHMAP pass (map to technology primitives).

7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $mux.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=127:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=127:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=127:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$631af69435734d89ab33e91568653fd3102cc032\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc_v2.
  add \_354 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
  add \_361 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_368 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_375 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_382 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_389 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_396 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_403 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_410 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_417 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
  add \_424 * 63'000000000000000000000000000000000000000000000000000000000000101 (64x63 bits, unsigned)
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001111111 for cells of type $fa.
Using template $paramod$0b29a377be1af764bc7e97f2568af2e7ddaa22d3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001111111 for cells of type $lcu.
No more expansions possible.
<suppressed ~17056 debug messages>

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day3_opt_b.
<suppressed ~535394 debug messages>

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day3_opt_b'.
<suppressed ~4458 debug messages>
Removed a total of 1486 cells.

8.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day3_opt_b..
Removed 751 unused cells and 20478 unused wires.
<suppressed ~765 debug messages>

8.5. Finished fast OPT passes.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -json ",
   "modules": {
      "\\day3_opt_b": {
         "num_wires":         2567,
         "num_wire_bits":     30181,
         "num_pub_wires":     307,
         "num_pub_wire_bits": 6768,
         "num_ports":         8,
         "num_port_bits":     592,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10587,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 4813,
            "$_MUX_": 585,
            "$_NOT_": 205,
            "$_OR_": 1730,
            "$_SDFFE_PP0P_": 137,
            "$_SDFF_PP0_": 3,
            "$_XOR_": 3114
         }
      }
   },
      "design": {
         "num_wires":         2567,
         "num_wire_bits":     30181,
         "num_pub_wires":     307,
         "num_pub_wire_bits": 6768,
         "num_ports":         8,
         "num_port_bits":     592,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10587,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 4813,
            "$_MUX_": 585,
            "$_NOT_": 205,
            "$_OR_": 1730,
            "$_SDFFE_PP0P_": 137,
            "$_SDFF_PP0_": 3,
            "$_XOR_": 3114
         }
      }
}

End of script. Logfile hash: 143465ad7b, CPU: user 7.89s system 0.54s, MEM: 1168.73 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 48% 14x opt_expr (4 sec), 30% 1x techmap (2 sec), ...
