	component soc is
		port (
			clk_clk       : in  std_logic                     := 'X'; -- clk
			reset_reset_n : in  std_logic                     := 'X'; -- reset_n
			seg6_export   : out std_logic_vector(23 downto 0);        -- export
			uart_rxd      : in  std_logic                     := 'X'; -- rxd
			uart_txd      : out std_logic                             -- txd
		);
	end component soc;

