// Seed: 1206516221
module module_0 ();
  final begin
    $display(id_1[1]);
    id_1 = id_1;
  end
  final assert (id_2) id_2 = 1;
  assign id_2 = 1;
  always_comb id_2 <= id_2;
  assign id_2 = id_2;
  always begin
    `define pp_3 0
    `pp_3 <= id_2;
    `pp_3.id_2 = id_2;
  end
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1
    , id_12,
    input tri1 id_2,
    output tri id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output supply1 id_10
);
  always id_10 = id_1;
  module_0();
endmodule
