m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vVerilog_First
!i10b 1
!s100 z=^b21ik19bGNCe6lKe9e3
I91NV8fm<UQ18Bff7^47HI1
Vc]Q@?L[3M?jBOZg`kdnBc3
Z1 dJ:\A4_Plus\learning\Verilog_First\simulation\manual_modelsim
w1546325237
8J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vo
FJ:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vo
L0 31
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1546326739.192000
!s107 J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vo|
!s90 -reportprogress|300|-work|work|J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vo|
!s101 -O0
Z3 o-work work -O0
Z4 n@verilog_@first
vVerilog_First_vlg_tst
Z5 !s100 zOYzhGlkMKU8]6?E@IkbN2
Z6 I`LHLOdLY0iaaVURS3Z?No2
Z7 VVBe1;V6_flaRWTk`RzOfi0
R1
Z8 w1546324235
Z9 8J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vt
Z10 FJ:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vt
L0 28
R2
r1
31
Z11 !s90 -reportprogress|300|-work|work|J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vt|
R3
Z12 n@verilog_@first_vlg_tst
Z13 !s108 1546326738.652000
Z14 !s107 J:/A4_Plus/learning/Verilog_First/simulation/manual_modelsim/Verilog_First.vt|
!i10b 1
!s85 0
!s101 -O0
