Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 31 16:21:29 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RS232_control_sets_placed.rpt
| Design       : RS232
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              35 |           14 |
| No           | Yes                   | No                     |              24 |           10 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |              44 |           11 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal    |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                        |                  |                1 |              3 |         3.00 |
|  clockin_IBUF_BUFG | rs232.tel32[4]_i_1_n_0 | datashifter      |                2 |              5 |         2.50 |
|  klok25            | scherm/videoOn         | rst_IBUF         |                3 |             12 |         4.00 |
|  clockin_IBUF_BUFG |                        | datashifter      |               10 |             24 |         2.40 |
|  klok25            | scherm/vPos            | rst_IBUF         |                8 |             32 |         4.00 |
|  klok25            |                        | rst_IBUF         |               14 |             35 |         2.50 |
|  clockin_IBUF_BUFG | datashifter            |                  |               19 |             40 |         2.11 |
+--------------------+------------------------+------------------+------------------+----------------+--------------+


