0.7
2020.1
May 27 2020
20:09:33
H:/DL2137_Yiting/Lab06/Lab06/Lab06.sim/sim_3/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
H:/DL2137_Yiting/Lab06/Lab06/Lab06.srcs/sources_1/imports/Lab06/sseg1.sv,1602121555,systemVerilog,,H:/DL2137_Yiting/Lab06/sseg_decoder.sv,,sseg1,,,,,,,,
H:/DL2137_Yiting/Lab06/mux2_4b.sv,1601570667,systemVerilog,,H:/DL2137_Yiting/Lab06/Lab06/Lab06.srcs/sources_1/imports/Lab06/sseg1.sv,,mux2_4b,,,,,,,,
H:/DL2137_Yiting/Lab06/sseg1_test.sv,1602124040,systemVerilog,,,,sseg1_test,,,,,,,,
H:/DL2137_Yiting/Lab06/sseg1_wrapper.sv,1602090634,systemVerilog,,,,sseg1_wrapper,,,,,,,,
H:/DL2137_Yiting/Lab06/sseg_decoder.sv,1602088992,systemVerilog,,H:/DL2137_Yiting/Lab06/sseg1_test.sv,,sseg_decoder,,,,,,,,
