SiteLocation {
	primitive_cell_name: "VCC"
	x: 159
	y: 83
}
SiteLocation {
	primitive_cell_name: "rstn_pixel~FF"
	x: 159
	y: 83
}
SiteLocation {
	primitive_cell_name: "GND"
	x: 50
	y: 107
}
SiteLocation {
	primitive_cell_name: "r_init_set~FF"
	x: 50
	y: 107
}
SiteLocation {
	primitive_cell_name: "r_frst_cnt[0]~FF"
	x: 57
	y: 105
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[0]~FF"
	x: 53
	y: 108
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[0]~FF"
	x: 27
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22714"
	x: 27
	y: 119
}
SiteLocation {
	primitive_cell_name: "r_fix_vld~FF"
	x: 50
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__22715"
	x: 50
	y: 106
}
SiteLocation {
	primitive_cell_name: "r_coe_vld~FF"
	x: 50
	y: 105
}
SiteLocation {
	primitive_cell_name: "rstn_sys~FF"
	x: 99
	y: 83
}
SiteLocation {
	primitive_cell_name: "sys_rst~FF"
	x: 32
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[0]~FF"
	x: 141
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22723"
	x: 141
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[0]~FF"
	x: 95
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22733"
	x: 95
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[0]~FF"
	x: 97
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22748"
	x: 97
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_en~FF"
	x: 95
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22750"
	x: 95
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[0]~FF"
	x: 113
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__22756"
	x: 113
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_en~FF"
	x: 114
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__22762"
	x: 114
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[0]~FF"
	x: 129
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__22755"
	x: 129
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[0]~FF"
	x: 141
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__22764"
	x: 141
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[0]~FF"
	x: 107
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__22769"
	x: 107
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[0]~FF"
	x: 139
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__22807"
	x: 139
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[0]~FF"
	x: 114
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__22811"
	x: 114
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample~FF"
	x: 107
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__22812"
	x: 107
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample_rd_en~FF"
	x: 107
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__22809"
	x: 107
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wready~FF"
	x: 129
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__22761"
	x: 129
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wvalid~FF"
	x: 135
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_awaddr_fifo_rd_en~FF"
	x: 116
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__22816"
	x: 116
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[0]~FF"
	x: 60
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__22821"
	x: 60
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_awvalid~FF"
	x: 129
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[0]~FF"
	x: 133
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__22822"
	x: 133
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[0]~FF"
	x: 111
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__22828"
	x: 111
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_flag~FF"
	x: 129
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__22834"
	x: 129
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[0]~FF"
	x: 60
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__22845"
	x: 60
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_empty[0]~FF"
	x: 150
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[1]~FF"
	x: 172
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22848"
	x: 172
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[2]~FF"
	x: 141
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22851"
	x: 141
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[3]~FF"
	x: 141
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22854"
	x: 141
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[4]~FF"
	x: 141
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22857"
	x: 141
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[5]~FF"
	x: 141
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22860"
	x: 141
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[6]~FF"
	x: 153
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__22863"
	x: 153
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[7]~FF"
	x: 144
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22866"
	x: 144
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[8]~FF"
	x: 144
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22869"
	x: 144
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[9]~FF"
	x: 144
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__22872"
	x: 144
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[10]~FF"
	x: 153
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22875"
	x: 153
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[11]~FF"
	x: 144
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22878"
	x: 144
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[12]~FF"
	x: 144
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__22881"
	x: 144
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[13]~FF"
	x: 144
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22884"
	x: 144
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[14]~FF"
	x: 144
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__22887"
	x: 144
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[15]~FF"
	x: 144
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__22890"
	x: 144
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[16]~FF"
	x: 144
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__22893"
	x: 144
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[17]~FF"
	x: 144
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__22896"
	x: 144
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[18]~FF"
	x: 144
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__22899"
	x: 144
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[19]~FF"
	x: 144
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__22902"
	x: 144
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[20]~FF"
	x: 153
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__22905"
	x: 153
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[21]~FF"
	x: 150
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__22908"
	x: 150
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[22]~FF"
	x: 150
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__22911"
	x: 150
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[23]~FF"
	x: 144
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__22914"
	x: 144
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[24]~FF"
	x: 144
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__22917"
	x: 144
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[25]~FF"
	x: 144
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__22920"
	x: 144
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[26]~FF"
	x: 150
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__22923"
	x: 150
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[27]~FF"
	x: 144
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__22926"
	x: 144
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[28]~FF"
	x: 150
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__22929"
	x: 150
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[1]~FF"
	x: 78
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22942"
	x: 78
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[2]~FF"
	x: 79
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22946"
	x: 79
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[3]~FF"
	x: 79
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22950"
	x: 79
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[4]~FF"
	x: 75
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22954"
	x: 75
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[5]~FF"
	x: 95
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22958"
	x: 95
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[6]~FF"
	x: 80
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22962"
	x: 80
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[7]~FF"
	x: 93
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22966"
	x: 93
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[8]~FF"
	x: 73
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22970"
	x: 73
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[9]~FF"
	x: 73
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__22974"
	x: 73
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[10]~FF"
	x: 73
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22978"
	x: 73
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[11]~FF"
	x: 80
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__22982"
	x: 80
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[12]~FF"
	x: 80
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22986"
	x: 80
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[13]~FF"
	x: 80
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__22990"
	x: 80
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[14]~FF"
	x: 73
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__22994"
	x: 73
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[15]~FF"
	x: 73
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__22998"
	x: 73
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[16]~FF"
	x: 69
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23002"
	x: 69
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[17]~FF"
	x: 78
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__23006"
	x: 78
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[18]~FF"
	x: 69
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23010"
	x: 69
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[19]~FF"
	x: 75
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23014"
	x: 75
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[20]~FF"
	x: 73
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23018"
	x: 73
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[21]~FF"
	x: 80
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__23022"
	x: 80
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[22]~FF"
	x: 78
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23026"
	x: 78
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[23]~FF"
	x: 73
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23030"
	x: 73
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[24]~FF"
	x: 75
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23034"
	x: 75
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[25]~FF"
	x: 69
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23038"
	x: 69
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[26]~FF"
	x: 73
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23042"
	x: 73
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[27]~FF"
	x: 73
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23046"
	x: 73
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[28]~FF"
	x: 80
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23050"
	x: 80
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[1]~FF"
	x: 79
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23060"
	x: 79
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[2]~FF"
	x: 80
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23061"
	x: 80
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[3]~FF"
	x: 80
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23062"
	x: 80
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[4]~FF"
	x: 80
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23063"
	x: 80
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[5]~FF"
	x: 95
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23064"
	x: 95
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[6]~FF"
	x: 80
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23065"
	x: 80
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[7]~FF"
	x: 97
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23066"
	x: 97
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[8]~FF"
	x: 73
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__23067"
	x: 73
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[9]~FF"
	x: 75
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23068"
	x: 75
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[10]~FF"
	x: 75
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__23069"
	x: 75
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[11]~FF"
	x: 80
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23070"
	x: 80
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[12]~FF"
	x: 84
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__23071"
	x: 84
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[13]~FF"
	x: 80
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23072"
	x: 80
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[14]~FF"
	x: 78
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__23073"
	x: 78
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[15]~FF"
	x: 78
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__23074"
	x: 78
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[16]~FF"
	x: 73
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23075"
	x: 73
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[17]~FF"
	x: 78
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23076"
	x: 78
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[18]~FF"
	x: 73
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23077"
	x: 73
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[19]~FF"
	x: 78
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23078"
	x: 78
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[20]~FF"
	x: 75
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23079"
	x: 75
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[21]~FF"
	x: 80
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23080"
	x: 80
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[22]~FF"
	x: 80
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23081"
	x: 80
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[23]~FF"
	x: 78
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23082"
	x: 78
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[24]~FF"
	x: 84
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23083"
	x: 84
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[25]~FF"
	x: 75
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23084"
	x: 75
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[26]~FF"
	x: 75
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23085"
	x: 75
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[27]~FF"
	x: 78
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23086"
	x: 78
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[28]~FF"
	x: 80
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23087"
	x: 80
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[1]~FF"
	x: 113
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__23090"
	x: 113
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[2]~FF"
	x: 107
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__23093"
	x: 107
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[3]~FF"
	x: 107
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23096"
	x: 107
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[4]~FF"
	x: 113
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23099"
	x: 113
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[5]~FF"
	x: 113
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__23102"
	x: 113
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[6]~FF"
	x: 113
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23105"
	x: 113
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[7]~FF"
	x: 112
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23108"
	x: 112
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[8]~FF"
	x: 112
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23109"
	x: 112
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[9]~FF"
	x: 112
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23110"
	x: 112
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[10]~FF"
	x: 107
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23111"
	x: 107
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[11]~FF"
	x: 112
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23112"
	x: 112
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[12]~FF"
	x: 107
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23113"
	x: 107
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[13]~FF"
	x: 112
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23114"
	x: 112
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[14]~FF"
	x: 112
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23115"
	x: 112
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[15]~FF"
	x: 112
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__23116"
	x: 112
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[1]~FF"
	x: 113
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23089"
	x: 113
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[2]~FF"
	x: 113
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__23092"
	x: 113
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[3]~FF"
	x: 112
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__23095"
	x: 112
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[4]~FF"
	x: 129
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23098"
	x: 129
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[5]~FF"
	x: 127
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__23101"
	x: 127
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[6]~FF"
	x: 127
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23104"
	x: 127
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[7]~FF"
	x: 112
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23107"
	x: 112
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[1]~FF"
	x: 141
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__23118"
	x: 141
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[1]~FF"
	x: 95
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23120"
	x: 95
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[1]~FF"
	x: 139
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__23122"
	x: 139
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[2]~FF"
	x: 139
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__23123"
	x: 139
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[3]~FF"
	x: 139
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__23124"
	x: 139
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[4]~FF"
	x: 139
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__23125"
	x: 139
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[5]~FF"
	x: 139
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__23126"
	x: 139
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[6]~FF"
	x: 139
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__23127"
	x: 139
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[7]~FF"
	x: 139
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__23128"
	x: 139
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[8]~FF"
	x: 139
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__23129"
	x: 139
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[1]~FF"
	x: 114
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__23130"
	x: 114
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[2]~FF"
	x: 114
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__23131"
	x: 114
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[1]~FF"
	x: 62
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__23148"
	x: 62
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[2]~FF"
	x: 62
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__23150"
	x: 62
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[3]~FF"
	x: 51
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__23152"
	x: 51
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[4]~FF"
	x: 60
	y: 185
}
SiteLocation {
	primitive_cell_name: "LUT__23154"
	x: 60
	y: 185
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[5]~FF"
	x: 60
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__23156"
	x: 60
	y: 181
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[6]~FF"
	x: 60
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__23158"
	x: 60
	y: 186
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[7]~FF"
	x: 60
	y: 171
}
SiteLocation {
	primitive_cell_name: "LUT__23160"
	x: 60
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[1]~FF"
	x: 125
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__23161"
	x: 125
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[2]~FF"
	x: 133
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__23162"
	x: 133
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[3]~FF"
	x: 133
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__23163"
	x: 133
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[4]~FF"
	x: 133
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__23164"
	x: 133
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[5]~FF"
	x: 125
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__23165"
	x: 125
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[6]~FF"
	x: 125
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__23166"
	x: 125
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[7]~FF"
	x: 133
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__23167"
	x: 133
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[8]~FF"
	x: 133
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__23168"
	x: 133
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[9]~FF"
	x: 133
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23169"
	x: 133
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[10]~FF"
	x: 125
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23170"
	x: 125
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[11]~FF"
	x: 129
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23171"
	x: 129
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[12]~FF"
	x: 135
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23172"
	x: 135
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[13]~FF"
	x: 135
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23173"
	x: 135
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[14]~FF"
	x: 125
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23174"
	x: 125
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[15]~FF"
	x: 135
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23175"
	x: 135
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[1]~FF"
	x: 113
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23176"
	x: 113
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[2]~FF"
	x: 111
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23177"
	x: 111
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[3]~FF"
	x: 112
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23178"
	x: 112
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[4]~FF"
	x: 111
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23179"
	x: 111
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[5]~FF"
	x: 111
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__23180"
	x: 111
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[6]~FF"
	x: 112
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23181"
	x: 112
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[7]~FF"
	x: 112
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23182"
	x: 112
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[8]~FF"
	x: 113
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23183"
	x: 113
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[9]~FF"
	x: 108
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23184"
	x: 108
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[10]~FF"
	x: 112
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23185"
	x: 112
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[11]~FF"
	x: 113
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23186"
	x: 113
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[12]~FF"
	x: 107
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23187"
	x: 107
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[13]~FF"
	x: 112
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23188"
	x: 112
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[14]~FF"
	x: 107
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23189"
	x: 107
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[15]~FF"
	x: 107
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23190"
	x: 107
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arburst_full~FF"
	x: 105
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23196"
	x: 105
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[0]~FF"
	x: 100
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__23199"
	x: 100
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[1]~FF"
	x: 108
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23201"
	x: 108
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[2]~FF"
	x: 108
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23202"
	x: 108
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[3]~FF"
	x: 107
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23203"
	x: 107
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[4]~FF"
	x: 107
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23204"
	x: 107
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[5]~FF"
	x: 107
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23205"
	x: 107
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_araddr_full~FF"
	x: 111
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__23222"
	x: 111
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[0]~FF"
	x: 112
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23225"
	x: 112
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[1]~FF"
	x: 107
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__23227"
	x: 107
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[2]~FF"
	x: 107
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__23228"
	x: 107
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[3]~FF"
	x: 112
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__23229"
	x: 112
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[4]~FF"
	x: 107
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23230"
	x: 107
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[5]~FF"
	x: 112
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23231"
	x: 112
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awaddr_full~FF"
	x: 153
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23258"
	x: 153
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[0]~FF"
	x: 169
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__23260"
	x: 169
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[1]~FF"
	x: 158
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23262"
	x: 158
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[2]~FF"
	x: 169
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23263"
	x: 169
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[3]~FF"
	x: 158
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23264"
	x: 158
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[4]~FF"
	x: 169
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23265"
	x: 169
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[5]~FF"
	x: 158
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23266"
	x: 158
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awid_full~FF"
	x: 144
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23268"
	x: 144
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[0]~FF"
	x: 136
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__23274"
	x: 136
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[1]~FF"
	x: 135
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23276"
	x: 135
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[2]~FF"
	x: 135
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23277"
	x: 135
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[3]~FF"
	x: 135
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__23278"
	x: 135
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[4]~FF"
	x: 141
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__23279"
	x: 141
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[5]~FF"
	x: 141
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__23280"
	x: 141
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arid_full~FF"
	x: 108
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23285"
	x: 108
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[0]~FF"
	x: 108
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23290"
	x: 108
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[1]~FF"
	x: 107
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__23292"
	x: 107
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[2]~FF"
	x: 108
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23293"
	x: 108
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[3]~FF"
	x: 107
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23294"
	x: 107
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[4]~FF"
	x: 107
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23295"
	x: 107
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[5]~FF"
	x: 108
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23296"
	x: 108
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Wr_Full~FF"
	x: 144
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23298"
	x: 144
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[0]~FF"
	x: 141
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23302"
	x: 141
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[1]~FF"
	x: 144
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23304"
	x: 144
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[2]~FF"
	x: 141
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__23305"
	x: 141
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[3]~FF"
	x: 141
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23306"
	x: 141
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[4]~FF"
	x: 141
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__23307"
	x: 141
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[5]~FF"
	x: 144
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__23308"
	x: 144
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arlen_full~FF"
	x: 127
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23312"
	x: 127
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[0]~FF"
	x: 120
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23315"
	x: 120
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[1]~FF"
	x: 120
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__23317"
	x: 120
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[2]~FF"
	x: 120
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__23318"
	x: 120
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[3]~FF"
	x: 112
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__23319"
	x: 112
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[4]~FF"
	x: 112
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23320"
	x: 112
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[5]~FF"
	x: 112
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23321"
	x: 112
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Wr_Full~FF"
	x: 60
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__23326"
	x: 60
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF"
	x: 51
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__23329"
	x: 51
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FF"
	x: 51
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__23331"
	x: 51
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF"
	x: 51
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__23332"
	x: 51
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF"
	x: 51
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__23333"
	x: 51
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FF"
	x: 51
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__23334"
	x: 51
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FF"
	x: 51
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__23335"
	x: 51
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awlen_full~FF"
	x: 168
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23340"
	x: 168
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[0]~FF"
	x: 169
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__23343"
	x: 169
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[1]~FF"
	x: 169
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__23345"
	x: 169
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[2]~FF"
	x: 169
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__23346"
	x: 169
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[3]~FF"
	x: 169
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23347"
	x: 169
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[4]~FF"
	x: 169
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__23348"
	x: 169
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[5]~FF"
	x: 169
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__23349"
	x: 169
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P1[3]~FF"
	x: 116
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF"
	x: 47
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__23350"
	x: 47
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P1[2]~FF"
	x: 116
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P2[0]~FF"
	x: 116
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P1[1]~FF"
	x: 116
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P1[0]~FF"
	x: 116
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[0]~FF"
	x: 125
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23455"
	x: 125
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[0]~FF"
	x: 108
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__23488"
	x: 108
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_start_p0~FF"
	x: 116
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_run~FF"
	x: 116
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[0]~FF"
	x: 129
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23499"
	x: 129
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_en~FF"
	x: 108
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23504"
	x: 108
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[0]~FF"
	x: 90
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23505"
	x: 90
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_en~FF"
	x: 100
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__23508"
	x: 100
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[0]~FF"
	x: 125
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__23510"
	x: 125
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[0]~FF"
	x: 139
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23512"
	x: 139
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[0]~FF"
	x: 92
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__23515"
	x: 92
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_cal_end~FF"
	x: 133
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[0]~FF"
	x: 92
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23518"
	x: 92
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/bFail~FF"
	x: 133
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_ena~FF"
	x: 125
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__23627"
	x: 125
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/cal_shift_val[0]~FF"
	x: 139
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23630"
	x: 139
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[0]~FF"
	x: 153
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23635"
	x: 153
	y: 48
}
SiteLocation {
	primitive_cell_name: "s_ddr_init_done~FF"
	x: 116
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23496"
	x: 116
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[0]~FF"
	x: 150
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23651"
	x: 150
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read~FF"
	x: 116
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23653"
	x: 116
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/read_back_en_pipe[0]~FF"
	x: 114
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23654"
	x: 114
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/seq_pass_cnt[0]~FF"
	x: 105
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23660"
	x: 105
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_cnt[0]~FF"
	x: 108
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23667"
	x: 108
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pass[0]~FF"
	x: 105
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pipe[0]~FF"
	x: 114
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_cal_val[0]~FF"
	x: 139
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_bit_cnt[0]~FF"
	x: 125
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23673"
	x: 125
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_mux_sel~FF"
	x: 64
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF"
	x: 82
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF"
	x: 170
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF"
	x: 82
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF"
	x: 82
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF"
	x: 170
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF"
	x: 105
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF"
	x: 105
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF"
	x: 105
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF"
	x: 105
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/clk_rstn~FF"
	x: 82
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF"
	x: 52
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF"
	x: 52
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF"
	x: 52
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF"
	x: 52
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF"
	x: 127
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF"
	x: 127
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF"
	x: 127
	y: 20
}
SiteLocation {
	primitive_cell_name: "addr[0]~FF"
	x: 170
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__23675"
	x: 170
	y: 95
}
SiteLocation {
	primitive_cell_name: "cs~FF"
	x: 153
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23676"
	x: 153
	y: 82
}
SiteLocation {
	primitive_cell_name: "ras~FF"
	x: 153
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__23677"
	x: 153
	y: 89
}
SiteLocation {
	primitive_cell_name: "cas~FF"
	x: 170
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__23678"
	x: 170
	y: 88
}
SiteLocation {
	primitive_cell_name: "we~FF"
	x: 170
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__23679"
	x: 170
	y: 93
}
SiteLocation {
	primitive_cell_name: "cke~FF"
	x: 153
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__23680"
	x: 153
	y: 87
}
SiteLocation {
	primitive_cell_name: "ba[0]~FF"
	x: 151
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__23681"
	x: 151
	y: 82
}
SiteLocation {
	primitive_cell_name: "odt~FF"
	x: 151
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23682"
	x: 151
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF"
	x: 151
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF"
	x: 170
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF"
	x: 170
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_wr_fifo_rd_empty_1P~FF"
	x: 40
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23687"
	x: 40
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_wr_fifo_rd_empty_2P~FF"
	x: 99
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF"
	x: 127
	y: 19
}
SiteLocation {
	primitive_cell_name: "reset~FF"
	x: 170
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23688"
	x: 170
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[0]~FF"
	x: 97
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF"
	x: 97
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[0]~FF"
	x: 104
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF"
	x: 104
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__23695"
	x: 104
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF"
	x: 103
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23697"
	x: 103
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF"
	x: 103
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[1]~FF"
	x: 97
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__23733"
	x: 97
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[2]~FF"
	x: 97
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23734"
	x: 97
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[3]~FF"
	x: 97
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23737"
	x: 97
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[4]~FF"
	x: 97
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23738"
	x: 97
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[5]~FF"
	x: 97
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23739"
	x: 97
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FF"
	x: 97
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23740"
	x: 97
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 97
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 97
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 97
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 97
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 97
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 97
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 97
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 97
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 97
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 97
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 97
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 97
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 97
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 97
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 100
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 100
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 100
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 100
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 100
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 100
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 100
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 100
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 100
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 100
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 100
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 100
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 100
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 100
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF"
	x: 97
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23757"
	x: 97
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF"
	x: 97
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23758"
	x: 97
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF"
	x: 99
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23759"
	x: 99
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF"
	x: 97
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__23760"
	x: 97
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF"
	x: 97
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23761"
	x: 97
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[1]~FF"
	x: 103
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__23696"
	x: 103
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[2]~FF"
	x: 104
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23359"
	x: 104
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[3]~FF"
	x: 104
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__23762"
	x: 104
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FF"
	x: 104
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__23763"
	x: 104
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[5]~FF"
	x: 106
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__23365"
	x: 106
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF"
	x: 104
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__23764"
	x: 104
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF"
	x: 103
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__23765"
	x: 103
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FF"
	x: 103
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__23766"
	x: 103
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FF"
	x: 104
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__23767"
	x: 104
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[0]~FF"
	x: 126
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF"
	x: 126
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[0]~FF"
	x: 121
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF"
	x: 121
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23774"
	x: 121
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF"
	x: 121
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23776"
	x: 121
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FF"
	x: 121
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[1]~FF"
	x: 126
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23810"
	x: 126
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[2]~FF"
	x: 126
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23811"
	x: 126
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[3]~FF"
	x: 120
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23814"
	x: 120
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[4]~FF"
	x: 126
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__23815"
	x: 126
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[5]~FF"
	x: 120
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23816"
	x: 120
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF"
	x: 120
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23817"
	x: 120
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 126
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 120
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 126
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 120
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 120
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 120
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 126
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 120
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 120
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 126
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 120
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 126
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 126
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 120
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 121
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 116
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 125
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 125
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 116
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 125
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 121
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 116
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 116
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 125
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 116
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 121
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 121
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 116
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FF"
	x: 126
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23834"
	x: 126
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF"
	x: 120
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23835"
	x: 120
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF"
	x: 120
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23836"
	x: 120
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF"
	x: 126
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23837"
	x: 126
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF"
	x: 120
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23838"
	x: 120
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[1]~FF"
	x: 121
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23775"
	x: 121
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[2]~FF"
	x: 125
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23706"
	x: 125
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[3]~FF"
	x: 121
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23839"
	x: 121
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FF"
	x: 121
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23840"
	x: 121
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[5]~FF"
	x: 125
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23712"
	x: 125
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF"
	x: 125
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23841"
	x: 125
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF"
	x: 121
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23842"
	x: 121
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF"
	x: 125
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23843"
	x: 125
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF"
	x: 125
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23844"
	x: 125
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[0]~FF"
	x: 67
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF"
	x: 43
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[0]~FF"
	x: 41
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF"
	x: 41
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23851"
	x: 41
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF"
	x: 40
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23853"
	x: 40
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF"
	x: 41
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[1]~FF"
	x: 67
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23860"
	x: 67
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[2]~FF"
	x: 67
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23861"
	x: 67
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[3]~FF"
	x: 43
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23864"
	x: 43
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[4]~FF"
	x: 45
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23865"
	x: 45
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[5]~FF"
	x: 43
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23866"
	x: 43
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF"
	x: 43
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23867"
	x: 43
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 43
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 45
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 45
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 43
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 32
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 43
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 45
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 45
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 32
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 45
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 45
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 43
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 45
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 45
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 46
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 36
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 40
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 41
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 37
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 41
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 37
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 41
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 37
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 40
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 36
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 46
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 37
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 41
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF"
	x: 67
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23900"
	x: 67
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF"
	x: 45
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23901"
	x: 45
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF"
	x: 43
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23902"
	x: 43
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF"
	x: 45
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23903"
	x: 45
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF"
	x: 43
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23904"
	x: 43
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FF"
	x: 40
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23852"
	x: 40
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[2]~FF"
	x: 41
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23780"
	x: 41
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FF"
	x: 41
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23905"
	x: 41
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[4]~FF"
	x: 41
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23906"
	x: 41
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[5]~FF"
	x: 40
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23786"
	x: 40
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF"
	x: 40
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23907"
	x: 40
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF"
	x: 41
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23908"
	x: 41
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF"
	x: 40
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23909"
	x: 40
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF"
	x: 40
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23910"
	x: 40
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 109
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 109
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 112
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 112
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 112
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 107
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 107
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 105
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 107
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 107
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF"
	x: 107
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 112
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF"
	x: 104
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23999"
	x: 104
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF"
	x: 104
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24000"
	x: 104
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[4]~FF"
	x: 104
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24001"
	x: 104
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FF"
	x: 107
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24002"
	x: 107
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF"
	x: 107
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24003"
	x: 107
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF"
	x: 107
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24004"
	x: 107
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 104
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 107
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF"
	x: 107
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[0]~FF"
	x: 105
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 112
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 112
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF"
	x: 105
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 107
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 104
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 109
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 109
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 109
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 105
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 105
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 109
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 109
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 109
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 105
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 105
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 105
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF"
	x: 107
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24024"
	x: 107
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF"
	x: 107
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24025"
	x: 107
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF"
	x: 104
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24026"
	x: 104
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF"
	x: 104
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24027"
	x: 104
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF"
	x: 104
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24028"
	x: 104
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[1]~FF"
	x: 109
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__24029"
	x: 109
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[2]~FF"
	x: 109
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__24030"
	x: 109
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[3]~FF"
	x: 106
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__24033"
	x: 106
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[4]~FF"
	x: 105
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__24034"
	x: 105
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[5]~FF"
	x: 105
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__24035"
	x: 105
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF"
	x: 105
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__24036"
	x: 105
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF"
	x: 109
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__24037"
	x: 109
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF"
	x: 106
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__24038"
	x: 106
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF"
	x: 106
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__24039"
	x: 106
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF"
	x: 109
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__24040"
	x: 109
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF"
	x: 105
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__24041"
	x: 105
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF"
	x: 98
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i1"
	x: 98
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[0]~FF"
	x: 116
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 78
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i1"
	x: 78
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[1]~FF"
	x: 89
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24051"
	x: 89
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[0]~FF"
	x: 89
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24052"
	x: 89
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FF"
	x: 78
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__24058"
	x: 78
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF"
	x: 78
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24059"
	x: 78
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF"
	x: 78
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24060"
	x: 78
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF"
	x: 84
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24061"
	x: 84
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF"
	x: 84
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24062"
	x: 84
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_o_rd_valid~FF"
	x: 78
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__24046"
	x: 78
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF"
	x: 98
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i2"
	x: 98
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF"
	x: 98
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i3"
	x: 98
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[4]~FF"
	x: 98
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i4"
	x: 98
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF"
	x: 98
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i5"
	x: 98
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/waddr_cntr[6]~FF"
	x: 98
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_74/i6"
	x: 98
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 78
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i2"
	x: 78
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 78
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i3"
	x: 78
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 78
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i4"
	x: 78
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 78
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i5"
	x: 78
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 78
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i6"
	x: 78
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[6]~FF"
	x: 78
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_47/i7"
	x: 78
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FF"
	x: 89
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24050"
	x: 89
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FF"
	x: 89
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24049"
	x: 89
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FF"
	x: 89
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24048"
	x: 89
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FF"
	x: 84
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__24047"
	x: 84
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FF"
	x: 84
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FF"
	x: 78
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__24057"
	x: 78
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FF"
	x: 78
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24056"
	x: 78
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FF"
	x: 78
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24055"
	x: 78
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FF"
	x: 82
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__24054"
	x: 82
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FF"
	x: 82
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__24053"
	x: 82
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FF"
	x: 78
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF"
	x: 82
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24079"
	x: 82
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF"
	x: 82
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24080"
	x: 82
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF"
	x: 82
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24081"
	x: 82
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF"
	x: 82
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24082"
	x: 82
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF"
	x: 82
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF"
	x: 84
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__24083"
	x: 84
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF"
	x: 84
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24084"
	x: 84
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF"
	x: 84
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__24085"
	x: 84
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF"
	x: 94
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24086"
	x: 94
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF"
	x: 93
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF"
	x: 84
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF"
	x: 89
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF"
	x: 84
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF"
	x: 84
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF"
	x: 89
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF"
	x: 84
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF"
	x: 89
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF"
	x: 84
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF"
	x: 89
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF"
	x: 84
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF"
	x: 84
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF"
	x: 84
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF"
	x: 84
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF"
	x: 84
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF"
	x: 82
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF"
	x: 82
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF"
	x: 78
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF"
	x: 78
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF"
	x: 82
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF"
	x: 78
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF"
	x: 82
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF"
	x: 78
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF"
	x: 82
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF"
	x: 82
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF"
	x: 82
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF"
	x: 78
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF"
	x: 78
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF"
	x: 82
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 144
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 155
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 161
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 161
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 161
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 157
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF"
	x: 161
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24088"
	x: 161
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 155
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 161
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 157
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF"
	x: 161
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[5]~FF"
	x: 161
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24110"
	x: 161
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FF"
	x: 161
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24111"
	x: 161
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF"
	x: 161
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24112"
	x: 161
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF"
	x: 161
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24113"
	x: 161
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[1]~FF"
	x: 161
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24114"
	x: 161
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 161
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 155
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF"
	x: 161
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[0]~FF"
	x: 158
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 161
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 155
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF"
	x: 158
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 161
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 161
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 159
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 153
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 159
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 153
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 159
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 153
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 159
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 153
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 153
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 159
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 144
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 153
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 159
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF"
	x: 161
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24115"
	x: 161
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF"
	x: 161
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24116"
	x: 161
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF"
	x: 161
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24117"
	x: 161
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF"
	x: 161
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24118"
	x: 161
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF"
	x: 161
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24119"
	x: 161
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[1]~FF"
	x: 158
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24120"
	x: 158
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[2]~FF"
	x: 158
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24121"
	x: 158
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[3]~FF"
	x: 159
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24123"
	x: 159
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[4]~FF"
	x: 158
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24124"
	x: 158
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[5]~FF"
	x: 153
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24071"
	x: 153
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FF"
	x: 153
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24125"
	x: 153
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF"
	x: 158
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24126"
	x: 158
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF"
	x: 158
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24127"
	x: 158
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF"
	x: 159
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24128"
	x: 159
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF"
	x: 153
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24129"
	x: 153
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF"
	x: 150
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24130"
	x: 150
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[0]~FF"
	x: 155
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF"
	x: 157
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF"
	x: 151
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF"
	x: 148
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__24148"
	x: 148
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF"
	x: 148
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24151"
	x: 148
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF"
	x: 151
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[1]~FF"
	x: 155
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__24152"
	x: 155
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[2]~FF"
	x: 155
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__24153"
	x: 155
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FF"
	x: 159
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__24156"
	x: 159
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF"
	x: 157
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__24157"
	x: 157
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF"
	x: 157
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24158"
	x: 157
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF"
	x: 157
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__24159"
	x: 157
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FF"
	x: 145
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FF"
	x: 155
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF"
	x: 145
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF"
	x: 155
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FF"
	x: 145
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF"
	x: 155
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FF"
	x: 155
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FF"
	x: 155
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF"
	x: 145
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF"
	x: 145
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF"
	x: 155
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF"
	x: 145
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF"
	x: 155
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF"
	x: 155
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF"
	x: 151
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF"
	x: 153
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF"
	x: 153
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF"
	x: 153
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF"
	x: 151
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF"
	x: 153
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF"
	x: 153
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF"
	x: 170
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF"
	x: 151
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF"
	x: 153
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF"
	x: 153
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF"
	x: 151
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF"
	x: 153
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF"
	x: 170
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF"
	x: 155
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__24160"
	x: 155
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF"
	x: 155
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__24161"
	x: 155
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF"
	x: 157
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__24162"
	x: 157
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF"
	x: 157
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__24163"
	x: 157
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF"
	x: 157
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24164"
	x: 157
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF"
	x: 151
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24149"
	x: 151
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF"
	x: 148
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__24150"
	x: 148
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF"
	x: 151
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24166"
	x: 151
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF"
	x: 148
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24167"
	x: 148
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF"
	x: 148
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24102"
	x: 148
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF"
	x: 151
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__24168"
	x: 151
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF"
	x: 151
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24169"
	x: 151
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF"
	x: 151
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__24170"
	x: 151
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF"
	x: 151
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24171"
	x: 151
	y: 101
}
SiteLocation {
	primitive_cell_name: "addr[1]~FF"
	x: 153
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__24172"
	x: 153
	y: 90
}
SiteLocation {
	primitive_cell_name: "addr[2]~FF"
	x: 170
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24173"
	x: 170
	y: 98
}
SiteLocation {
	primitive_cell_name: "addr[3]~FF"
	x: 151
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__24174"
	x: 151
	y: 88
}
SiteLocation {
	primitive_cell_name: "addr[4]~FF"
	x: 153
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__24175"
	x: 153
	y: 94
}
SiteLocation {
	primitive_cell_name: "addr[5]~FF"
	x: 151
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__24176"
	x: 151
	y: 91
}
SiteLocation {
	primitive_cell_name: "addr[6]~FF"
	x: 170
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24177"
	x: 170
	y: 99
}
SiteLocation {
	primitive_cell_name: "addr[7]~FF"
	x: 170
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__24178"
	x: 170
	y: 105
}
SiteLocation {
	primitive_cell_name: "addr[8]~FF"
	x: 170
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__24179"
	x: 170
	y: 107
}
SiteLocation {
	primitive_cell_name: "addr[9]~FF"
	x: 170
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__24180"
	x: 170
	y: 112
}
SiteLocation {
	primitive_cell_name: "addr[10]~FF"
	x: 170
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__24181"
	x: 170
	y: 111
}
SiteLocation {
	primitive_cell_name: "addr[11]~FF"
	x: 170
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__24182"
	x: 170
	y: 106
}
SiteLocation {
	primitive_cell_name: "addr[12]~FF"
	x: 170
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__24183"
	x: 170
	y: 82
}
SiteLocation {
	primitive_cell_name: "addr[13]~FF"
	x: 153
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__24184"
	x: 153
	y: 83
}
SiteLocation {
	primitive_cell_name: "addr[14]~FF"
	x: 170
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__24185"
	x: 170
	y: 84
}
SiteLocation {
	primitive_cell_name: "addr[15]~FF"
	x: 151
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__24186"
	x: 151
	y: 83
}
SiteLocation {
	primitive_cell_name: "ba[1]~FF"
	x: 151
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__24187"
	x: 151
	y: 87
}
SiteLocation {
	primitive_cell_name: "ba[2]~FF"
	x: 151
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__24188"
	x: 151
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][91]~FF"
	x: 55
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][90]~FF"
	x: 49
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][28]~FF"
	x: 57
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][27]~FF"
	x: 55
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][26]~FF"
	x: 59
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][25]~FF"
	x: 51
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][89]~FF"
	x: 51
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][88]~FF"
	x: 53
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][0]~FF"
	x: 28
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref~FF"
	x: 45
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][24]~FF"
	x: 58
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][23]~FF"
	x: 59
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][22]~FF"
	x: 58
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][21]~FF"
	x: 62
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][20]~FF"
	x: 53
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][19]~FF"
	x: 57
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][0]~FF"
	x: 21
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][18]~FF"
	x: 65
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][17]~FF"
	x: 59
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][16]~FF"
	x: 64
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][15]~FF"
	x: 22
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][87]~FF"
	x: 51
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][86]~FF"
	x: 52
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][126]~FF"
	x: 22
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][127]~FF"
	x: 22
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][1]~FF"
	x: 21
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][2]~FF"
	x: 21
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][3]~FF"
	x: 22
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][4]~FF"
	x: 20
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][5]~FF"
	x: 20
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][6]~FF"
	x: 22
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][7]~FF"
	x: 20
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][8]~FF"
	x: 21
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][9]~FF"
	x: 22
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][10]~FF"
	x: 20
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][11]~FF"
	x: 20
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][12]~FF"
	x: 20
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][13]~FF"
	x: 21
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][14]~FF"
	x: 20
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][15]~FF"
	x: 20
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ram/genblk1.genblk2.re_r~FF"
	x: 101
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24138"
	x: 101
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF"
	x: 109
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i6"
	x: 109
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[5]~FF"
	x: 109
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i5"
	x: 109
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[4]~FF"
	x: 109
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i4"
	x: 109
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[3]~FF"
	x: 109
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i3"
	x: 109
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[2]~FF"
	x: 109
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i2"
	x: 109
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[0]~FF"
	x: 101
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i1"
	x: 101
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF"
	x: 106
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24195"
	x: 106
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF"
	x: 109
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24196"
	x: 109
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[1]~FF"
	x: 109
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_52/i1"
	x: 109
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/waddr[0]~FF"
	x: 109
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[1]~FF"
	x: 101
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i2"
	x: 101
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[2]~FF"
	x: 101
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i3"
	x: 101
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[3]~FF"
	x: 101
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i4"
	x: 101
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[4]~FF"
	x: 101
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i5"
	x: 101
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/raddr[5]~FF"
	x: 101
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i6"
	x: 101
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF"
	x: 101
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/add_36/i7"
	x: 101
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF"
	x: 101
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24197"
	x: 101
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF"
	x: 106
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24198"
	x: 106
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF"
	x: 106
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24199"
	x: 106
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF"
	x: 101
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24200"
	x: 101
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF"
	x: 101
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24201"
	x: 101
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF"
	x: 101
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF"
	x: 106
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24202"
	x: 106
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF"
	x: 106
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24203"
	x: 106
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF"
	x: 105
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24204"
	x: 105
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF"
	x: 106
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24205"
	x: 106
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF"
	x: 105
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24206"
	x: 105
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF"
	x: 105
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF"
	x: 105
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF"
	x: 105
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF"
	x: 109
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF"
	x: 105
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF"
	x: 109
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF"
	x: 105
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF"
	x: 109
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF"
	x: 109
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF"
	x: 105
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF"
	x: 105
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF"
	x: 105
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF"
	x: 105
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF"
	x: 105
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][0]~FF"
	x: 36
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][0]~FF"
	x: 21
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][85]~FF"
	x: 62
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][84]~FF"
	x: 53
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][10]~FF"
	x: 41
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FF"
	x: 56
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24208"
	x: 56
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF"
	x: 56
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24211"
	x: 56
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][1]~FF"
	x: 37
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][2]~FF"
	x: 28
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][3]~FF"
	x: 37
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][4]~FF"
	x: 26
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][5]~FF"
	x: 22
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][6]~FF"
	x: 26
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][7]~FF"
	x: 26
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][8]~FF"
	x: 22
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][9]~FF"
	x: 22
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][10]~FF"
	x: 26
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][11]~FF"
	x: 26
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][12]~FF"
	x: 26
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][13]~FF"
	x: 20
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][14]~FF"
	x: 20
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][15]~FF"
	x: 22
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][16]~FF"
	x: 64
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][17]~FF"
	x: 59
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][18]~FF"
	x: 65
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][19]~FF"
	x: 57
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][20]~FF"
	x: 53
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][21]~FF"
	x: 62
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][22]~FF"
	x: 58
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][23]~FF"
	x: 59
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][24]~FF"
	x: 59
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][25]~FF"
	x: 58
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][26]~FF"
	x: 59
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][27]~FF"
	x: 55
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][28]~FF"
	x: 57
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][29]~FF"
	x: 65
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][30]~FF"
	x: 55
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][31]~FF"
	x: 57
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][32]~FF"
	x: 57
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][33]~FF"
	x: 64
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][34]~FF"
	x: 59
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][35]~FF"
	x: 59
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][36]~FF"
	x: 65
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][37]~FF"
	x: 64
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][38]~FF"
	x: 64
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][39]~FF"
	x: 62
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][40]~FF"
	x: 58
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][41]~FF"
	x: 59
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][42]~FF"
	x: 59
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][43]~FF"
	x: 57
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][44]~FF"
	x: 56
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][45]~FF"
	x: 64
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][46]~FF"
	x: 59
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][47]~FF"
	x: 59
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][48]~FF"
	x: 53
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][49]~FF"
	x: 46
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][50]~FF"
	x: 64
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][51]~FF"
	x: 51
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][52]~FF"
	x: 52
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][53]~FF"
	x: 58
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][54]~FF"
	x: 51
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][55]~FF"
	x: 52
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][56]~FF"
	x: 55
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][57]~FF"
	x: 49
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][58]~FF"
	x: 49
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][59]~FF"
	x: 55
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][60]~FF"
	x: 40
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][61]~FF"
	x: 51
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][62]~FF"
	x: 46
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][63]~FF"
	x: 28
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][64]~FF"
	x: 55
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][65]~FF"
	x: 57
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][66]~FF"
	x: 59
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][67]~FF"
	x: 65
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][68]~FF"
	x: 59
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][69]~FF"
	x: 64
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][70]~FF"
	x: 62
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][71]~FF"
	x: 64
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][72]~FF"
	x: 65
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][73]~FF"
	x: 65
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][74]~FF"
	x: 65
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][75]~FF"
	x: 57
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][76]~FF"
	x: 64
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][77]~FF"
	x: 65
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][78]~FF"
	x: 59
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][79]~FF"
	x: 59
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][80]~FF"
	x: 64
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][81]~FF"
	x: 58
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][82]~FF"
	x: 65
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][83]~FF"
	x: 65
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][84]~FF"
	x: 57
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][85]~FF"
	x: 62
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][86]~FF"
	x: 57
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][87]~FF"
	x: 58
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][88]~FF"
	x: 58
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][89]~FF"
	x: 58
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][90]~FF"
	x: 58
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][91]~FF"
	x: 55
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][92]~FF"
	x: 55
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][93]~FF"
	x: 58
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][94]~FF"
	x: 51
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][95]~FF"
	x: 58
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][96]~FF"
	x: 62
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][97]~FF"
	x: 58
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][98]~FF"
	x: 58
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][99]~FF"
	x: 62
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][100]~FF"
	x: 64
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][101]~FF"
	x: 59
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][102]~FF"
	x: 59
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][103]~FF"
	x: 62
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][104]~FF"
	x: 28
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][105]~FF"
	x: 22
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][106]~FF"
	x: 21
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][107]~FF"
	x: 22
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][108]~FF"
	x: 22
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][109]~FF"
	x: 20
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][110]~FF"
	x: 22
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][111]~FF"
	x: 20
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][112]~FF"
	x: 22
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][113]~FF"
	x: 26
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][114]~FF"
	x: 26
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][115]~FF"
	x: 28
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][116]~FF"
	x: 41
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][117]~FF"
	x: 26
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][118]~FF"
	x: 21
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][119]~FF"
	x: 21
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][120]~FF"
	x: 26
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][121]~FF"
	x: 36
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][122]~FF"
	x: 21
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][123]~FF"
	x: 37
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][124]~FF"
	x: 26
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][125]~FF"
	x: 20
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][0]~FF"
	x: 41
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][2]~FF"
	x: 36
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][3]~FF"
	x: 28
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][4]~FF"
	x: 26
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][5]~FF"
	x: 22
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][6]~FF"
	x: 40
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][7]~FF"
	x: 36
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][8]~FF"
	x: 26
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][9]~FF"
	x: 28
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][10]~FF"
	x: 28
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][11]~FF"
	x: 28
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][12]~FF"
	x: 26
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][13]~FF"
	x: 21
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][14]~FF"
	x: 37
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][15]~FF"
	x: 36
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][0]~FF"
	x: 36
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][83]~FF"
	x: 52
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][82]~FF"
	x: 64
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][9]~FF"
	x: 28
	y: 22
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[1]~FF"
	x: 58
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24214"
	x: 58
	y: 15
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[2]~FF"
	x: 64
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24217"
	x: 64
	y: 7
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[3]~FF"
	x: 52
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24220"
	x: 52
	y: 14
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[4]~FF"
	x: 58
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24223"
	x: 58
	y: 8
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[5]~FF"
	x: 65
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24226"
	x: 65
	y: 5
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[6]~FF"
	x: 51
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24229"
	x: 51
	y: 6
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[7]~FF"
	x: 57
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24232"
	x: 57
	y: 12
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[8]~FF"
	x: 59
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24235"
	x: 59
	y: 14
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[9]~FF"
	x: 46
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24238"
	x: 46
	y: 8
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[10]~FF"
	x: 28
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24241"
	x: 28
	y: 16
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[11]~FF"
	x: 55
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24244"
	x: 55
	y: 15
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[12]~FF"
	x: 36
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24247"
	x: 36
	y: 7
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[13]~FF"
	x: 46
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24250"
	x: 46
	y: 15
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[14]~FF"
	x: 37
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24253"
	x: 37
	y: 6
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[15]~FF"
	x: 28
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24256"
	x: 28
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF"
	x: 56
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24209"
	x: 56
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF"
	x: 57
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FF"
	x: 36
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24257"
	x: 36
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FF"
	x: 53
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24258"
	x: 53
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][114]~FF"
	x: 53
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][115]~FF"
	x: 46
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][116]~FF"
	x: 49
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][117]~FF"
	x: 51
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][118]~FF"
	x: 41
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][119]~FF"
	x: 46
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][120]~FF"
	x: 40
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][121]~FF"
	x: 40
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][122]~FF"
	x: 26
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][123]~FF"
	x: 55
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][124]~FF"
	x: 36
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][125]~FF"
	x: 46
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][126]~FF"
	x: 26
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][127]~FF"
	x: 22
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[4][1]~FF"
	x: 21
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][81]~FF"
	x: 58
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][80]~FF"
	x: 59
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][8]~FF"
	x: 37
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[2]~FF"
	x: 126
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[3]~FF"
	x: 116
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[4]~FF"
	x: 116
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[5]~FF"
	x: 116
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[6]~FF"
	x: 116
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]~FF"
	x: 112
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[8]~FF"
	x: 116
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[9]~FF"
	x: 112
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[10]~FF"
	x: 112
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[11]~FF"
	x: 112
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[12]~FF"
	x: 112
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[13]~FF"
	x: 112
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[14]~FF"
	x: 116
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[15]~FF"
	x: 116
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[16]~FF"
	x: 116
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]~FF"
	x: 126
	y: 21
}
SiteLocation {
	primitive_cell_name: "o_dm_lo[1]~FF"
	x: 49
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24261"
	x: 49
	y: 5
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[1]~FF"
	x: 57
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24264"
	x: 57
	y: 4
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[2]~FF"
	x: 62
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24267"
	x: 62
	y: 4
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[3]~FF"
	x: 64
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24270"
	x: 64
	y: 6
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[4]~FF"
	x: 65
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24273"
	x: 65
	y: 12
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[5]~FF"
	x: 65
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24276"
	x: 65
	y: 13
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[6]~FF"
	x: 62
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24279"
	x: 62
	y: 14
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[7]~FF"
	x: 64
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24282"
	x: 64
	y: 16
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[8]~FF"
	x: 51
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24285"
	x: 51
	y: 16
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[9]~FF"
	x: 40
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24288"
	x: 40
	y: 13
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[10]~FF"
	x: 41
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24291"
	x: 41
	y: 4
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[11]~FF"
	x: 51
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24294"
	x: 51
	y: 9
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[12]~FF"
	x: 46
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24297"
	x: 46
	y: 6
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[13]~FF"
	x: 40
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24300"
	x: 40
	y: 11
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[14]~FF"
	x: 36
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24303"
	x: 36
	y: 10
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[15]~FF"
	x: 28
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24306"
	x: 28
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[0]~FF"
	x: 101
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__24307"
	x: 101
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[1]~FF"
	x: 62
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_en~FF"
	x: 57
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[3]~FF"
	x: 56
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]~FF"
	x: 126
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24308"
	x: 126
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][99]~FF"
	x: 64
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][100]~FF"
	x: 64
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][101]~FF"
	x: 59
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][102]~FF"
	x: 62
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][103]~FF"
	x: 65
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][104]~FF"
	x: 53
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][105]~FF"
	x: 41
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][106]~FF"
	x: 37
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][107]~FF"
	x: 41
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][108]~FF"
	x: 46
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][109]~FF"
	x: 41
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][110]~FF"
	x: 28
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][111]~FF"
	x: 20
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][112]~FF"
	x: 41
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][113]~FF"
	x: 37
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][4]~FF"
	x: 20
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][79]~FF"
	x: 37
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][78]~FF"
	x: 49
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][7]~FF"
	x: 49
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][3]~FF"
	x: 26
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][77]~FF"
	x: 55
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][76]~FF"
	x: 52
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][6]~FF"
	x: 49
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][2]~FF"
	x: 26
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][75]~FF"
	x: 49
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][74]~FF"
	x: 52
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][5]~FF"
	x: 26
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][73]~FF"
	x: 53
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][72]~FF"
	x: 55
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][4]~FF"
	x: 55
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][71]~FF"
	x: 64
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][70]~FF"
	x: 62
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][3]~FF"
	x: 46
	y: 34
}
SiteLocation {
	primitive_cell_name: "o_dm_lo[0]~FF"
	x: 52
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24311"
	x: 52
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][69]~FF"
	x: 64
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][68]~FF"
	x: 65
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][2]~FF"
	x: 49
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][1]~FF"
	x: 37
	y: 27
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[0]~FF"
	x: 53
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24314"
	x: 53
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][67]~FF"
	x: 65
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][66]~FF"
	x: 59
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][15]~FF"
	x: 20
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][6]~FF"
	x: 36
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][14]~FF"
	x: 28
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][65]~FF"
	x: 57
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][13]~FF"
	x: 21
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][7]~FF"
	x: 36
	y: 11
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[0]~FF"
	x: 57
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24317"
	x: 57
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][64]~FF"
	x: 55
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[0]~FF"
	x: 55
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24318"
	x: 55
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FF"
	x: 53
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][0]~FF"
	x: 22
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[1][0]~FF"
	x: 21
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF"
	x: 105
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF"
	x: 99
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF"
	x: 106
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF"
	x: 99
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF"
	x: 106
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF"
	x: 101
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF"
	x: 106
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF"
	x: 101
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF"
	x: 99
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF"
	x: 106
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF"
	x: 99
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF"
	x: 101
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF"
	x: 106
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF"
	x: 106
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF"
	x: 101
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF"
	x: 101
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[1]~FF"
	x: 126
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][5]~FF"
	x: 20
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][6]~FF"
	x: 57
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][12]~FF"
	x: 20
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][11]~FF"
	x: 28
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][63]~FF"
	x: 28
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][62]~FF"
	x: 37
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][5]~FF"
	x: 37
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][61]~FF"
	x: 51
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][60]~FF"
	x: 40
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][10]~FF"
	x: 25
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][4]~FF"
	x: 64
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][59]~FF"
	x: 55
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][58]~FF"
	x: 36
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][9]~FF"
	x: 22
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][3]~FF"
	x: 58
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][57]~FF"
	x: 46
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][56]~FF"
	x: 55
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][8]~FF"
	x: 21
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][2]~FF"
	x: 49
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][55]~FF"
	x: 52
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][54]~FF"
	x: 51
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][7]~FF"
	x: 26
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][1]~FF"
	x: 41
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][53]~FF"
	x: 65
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][52]~FF"
	x: 52
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][6]~FF"
	x: 36
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][15]~FF"
	x: 20
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][51]~FF"
	x: 51
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][50]~FF"
	x: 64
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][5]~FF"
	x: 20
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][14]~FF"
	x: 37
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][49]~FF"
	x: 46
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][48]~FF"
	x: 53
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][4]~FF"
	x: 20
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][13]~FF"
	x: 21
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][47]~FF"
	x: 41
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][46]~FF"
	x: 55
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][3]~FF"
	x: 26
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][12]~FF"
	x: 20
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][45]~FF"
	x: 58
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][44]~FF"
	x: 51
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][2]~FF"
	x: 21
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][11]~FF"
	x: 28
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][43]~FF"
	x: 52
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][42]~FF"
	x: 52
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[2][1]~FF"
	x: 21
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][10]~FF"
	x: 25
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][41]~FF"
	x: 46
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][40]~FF"
	x: 58
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][9]~FF"
	x: 28
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][39]~FF"
	x: 58
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][38]~FF"
	x: 64
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][8]~FF"
	x: 26
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][37]~FF"
	x: 64
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][36]~FF"
	x: 65
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][35]~FF"
	x: 65
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][34]~FF"
	x: 59
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][33]~FF"
	x: 57
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][32]~FF"
	x: 57
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[0]~FF"
	x: 89
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24320"
	x: 89
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF"
	x: 89
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24328"
	x: 89
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF"
	x: 129
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][7]~FF"
	x: 49
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][127]~FF"
	x: 22
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][14]~FF"
	x: 20
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][31]~FF"
	x: 41
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][30]~FF"
	x: 51
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][126]~FF"
	x: 22
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][29]~FF"
	x: 57
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][28]~FF"
	x: 57
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][125]~FF"
	x: 37
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][27]~FF"
	x: 55
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][26]~FF"
	x: 52
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][124]~FF"
	x: 36
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][25]~FF"
	x: 46
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][24]~FF"
	x: 58
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][123]~FF"
	x: 51
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][23]~FF"
	x: 59
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][22]~FF"
	x: 58
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][122]~FF"
	x: 21
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][21]~FF"
	x: 62
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][20]~FF"
	x: 53
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][127]~FF"
	x: 22
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][121]~FF"
	x: 40
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][19]~FF"
	x: 57
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][18]~FF"
	x: 65
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][126]~FF"
	x: 22
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][120]~FF"
	x: 40
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][17]~FF"
	x: 59
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][16]~FF"
	x: 64
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][125]~FF"
	x: 28
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][119]~FF"
	x: 37
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][15]~FF"
	x: 22
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][14]~FF"
	x: 26
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][124]~FF"
	x: 26
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][118]~FF"
	x: 36
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][13]~FF"
	x: 20
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][123]~FF"
	x: 51
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][117]~FF"
	x: 46
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][12]~FF"
	x: 37
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][122]~FF"
	x: 21
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][116]~FF"
	x: 41
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][121]~FF"
	x: 40
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][120]~FF"
	x: 26
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][119]~FF"
	x: 26
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][115]~FF"
	x: 46
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][118]~FF"
	x: 25
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][114]~FF"
	x: 46
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][29]~FF"
	x: 65
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][117]~FF"
	x: 26
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][113]~FF"
	x: 37
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][116]~FF"
	x: 41
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][115]~FF"
	x: 46
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][112]~FF"
	x: 37
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][114]~FF"
	x: 40
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][113]~FF"
	x: 26
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][112]~FF"
	x: 28
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[0]~FF"
	x: 126
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24331"
	x: 126
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][111]~FF"
	x: 20
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][110]~FF"
	x: 22
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][109]~FF"
	x: 26
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][15]~FF"
	x: 22
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][30]~FF"
	x: 55
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][108]~FF"
	x: 37
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][107]~FF"
	x: 41
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][39]~FF"
	x: 58
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][40]~FF"
	x: 53
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][41]~FF"
	x: 46
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][42]~FF"
	x: 46
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][43]~FF"
	x: 52
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][44]~FF"
	x: 51
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][45]~FF"
	x: 51
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][46]~FF"
	x: 41
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][47]~FF"
	x: 41
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][48]~FF"
	x: 53
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][49]~FF"
	x: 46
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][50]~FF"
	x: 64
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][51]~FF"
	x: 52
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][52]~FF"
	x: 53
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][53]~FF"
	x: 65
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF"
	x: 129
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24332"
	x: 129
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][54]~FF"
	x: 51
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][55]~FF"
	x: 52
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][56]~FF"
	x: 58
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][57]~FF"
	x: 46
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][58]~FF"
	x: 36
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][59]~FF"
	x: 55
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][60]~FF"
	x: 40
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][61]~FF"
	x: 51
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][62]~FF"
	x: 37
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][63]~FF"
	x: 28
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][64]~FF"
	x: 53
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][65]~FF"
	x: 57
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][66]~FF"
	x: 59
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][67]~FF"
	x: 65
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][68]~FF"
	x: 65
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][16]~FF"
	x: 57
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][17]~FF"
	x: 53
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][18]~FF"
	x: 65
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][19]~FF"
	x: 57
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][20]~FF"
	x: 53
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][21]~FF"
	x: 65
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][22]~FF"
	x: 58
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][31]~FF"
	x: 28
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][32]~FF"
	x: 57
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][33]~FF"
	x: 57
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][34]~FF"
	x: 59
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][35]~FF"
	x: 65
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][36]~FF"
	x: 65
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][37]~FF"
	x: 65
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][38]~FF"
	x: 64
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][106]~FF"
	x: 28
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][105]~FF"
	x: 37
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][69]~FF"
	x: 65
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][70]~FF"
	x: 62
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][71]~FF"
	x: 64
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][72]~FF"
	x: 55
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][73]~FF"
	x: 53
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][74]~FF"
	x: 52
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][75]~FF"
	x: 49
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][76]~FF"
	x: 52
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][77]~FF"
	x: 51
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][78]~FF"
	x: 40
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][79]~FF"
	x: 37
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][80]~FF"
	x: 53
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][81]~FF"
	x: 58
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][82]~FF"
	x: 64
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][83]~FF"
	x: 52
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[0]~FF"
	x: 126
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][84]~FF"
	x: 49
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][85]~FF"
	x: 62
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][86]~FF"
	x: 52
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][87]~FF"
	x: 51
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][88]~FF"
	x: 49
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][89]~FF"
	x: 41
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][90]~FF"
	x: 49
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][91]~FF"
	x: 55
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][92]~FF"
	x: 40
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][93]~FF"
	x: 49
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][94]~FF"
	x: 40
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][95]~FF"
	x: 37
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][96]~FF"
	x: 55
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][97]~FF"
	x: 56
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][98]~FF"
	x: 59
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][8]~FF"
	x: 46
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][9]~FF"
	x: 28
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][10]~FF"
	x: 41
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][11]~FF"
	x: 40
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][12]~FF"
	x: 37
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][13]~FF"
	x: 40
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][14]~FF"
	x: 36
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][23]~FF"
	x: 57
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][24]~FF"
	x: 58
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][25]~FF"
	x: 46
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][26]~FF"
	x: 52
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][27]~FF"
	x: 55
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][28]~FF"
	x: 51
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][29]~FF"
	x: 51
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][30]~FF"
	x: 37
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[3][1]~FF"
	x: 21
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][104]~FF"
	x: 40
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[0]~FF"
	x: 126
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[0]~FF"
	x: 93
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF"
	x: 126
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref_rst~FF"
	x: 45
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24336"
	x: 45
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][103]~FF"
	x: 62
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][102]~FF"
	x: 59
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][13]~FF"
	x: 20
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][12]~FF"
	x: 26
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][11]~FF"
	x: 37
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][10]~FF"
	x: 36
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][9]~FF"
	x: 28
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][8]~FF"
	x: 28
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][7]~FF"
	x: 41
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][6]~FF"
	x: 36
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][5]~FF"
	x: 26
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][4]~FF"
	x: 26
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][3]~FF"
	x: 37
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][2]~FF"
	x: 49
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][1]~FF"
	x: 37
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][101]~FF"
	x: 59
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][31]~FF"
	x: 52
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][100]~FF"
	x: 64
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][99]~FF"
	x: 62
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][92]~FF"
	x: 51
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][93]~FF"
	x: 49
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][94]~FF"
	x: 46
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][95]~FF"
	x: 37
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][96]~FF"
	x: 55
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][97]~FF"
	x: 56
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][98]~FF"
	x: 58
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][99]~FF"
	x: 62
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][100]~FF"
	x: 64
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][101]~FF"
	x: 59
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][102]~FF"
	x: 59
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][103]~FF"
	x: 65
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][104]~FF"
	x: 49
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][105]~FF"
	x: 37
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][106]~FF"
	x: 37
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][107]~FF"
	x: 41
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][108]~FF"
	x: 37
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][109]~FF"
	x: 41
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][110]~FF"
	x: 22
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][98]~FF"
	x: 58
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][97]~FF"
	x: 58
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][96]~FF"
	x: 62
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][95]~FF"
	x: 51
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][94]~FF"
	x: 46
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][93]~FF"
	x: 55
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][92]~FF"
	x: 51
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][32]~FF"
	x: 57
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][91]~FF"
	x: 55
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][111]~FF"
	x: 20
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][33]~FF"
	x: 57
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][90]~FF"
	x: 49
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][89]~FF"
	x: 51
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][11]~FF"
	x: 40
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][88]~FF"
	x: 55
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][87]~FF"
	x: 51
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][86]~FF"
	x: 57
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][85]~FF"
	x: 62
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][84]~FF"
	x: 53
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][83]~FF"
	x: 57
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][82]~FF"
	x: 65
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][81]~FF"
	x: 58
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][80]~FF"
	x: 64
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][79]~FF"
	x: 53
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][78]~FF"
	x: 49
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][77]~FF"
	x: 64
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][76]~FF"
	x: 52
	y: 5
}
SiteLocation {
	primitive_cell_name: "o_dm_hi[0]~FF"
	x: 41
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24339"
	x: 41
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][75]~FF"
	x: 49
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][34]~FF"
	x: 59
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][74]~FF"
	x: 59
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][73]~FF"
	x: 53
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][72]~FF"
	x: 55
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][35]~FF"
	x: 59
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][36]~FF"
	x: 65
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][71]~FF"
	x: 64
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][70]~FF"
	x: 62
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][69]~FF"
	x: 64
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][68]~FF"
	x: 59
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][67]~FF"
	x: 65
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][66]~FF"
	x: 59
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][65]~FF"
	x: 57
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][64]~FF"
	x: 55
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][63]~FF"
	x: 28
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][62]~FF"
	x: 46
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][61]~FF"
	x: 51
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][60]~FF"
	x: 40
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][59]~FF"
	x: 55
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][58]~FF"
	x: 36
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][57]~FF"
	x: 49
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][56]~FF"
	x: 55
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][55]~FF"
	x: 52
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][54]~FF"
	x: 51
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][53]~FF"
	x: 58
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][52]~FF"
	x: 52
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][51]~FF"
	x: 51
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][50]~FF"
	x: 64
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][49]~FF"
	x: 46
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][48]~FF"
	x: 53
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][47]~FF"
	x: 49
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][46]~FF"
	x: 55
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][45]~FF"
	x: 58
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][44]~FF"
	x: 55
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][43]~FF"
	x: 52
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][42]~FF"
	x: 52
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][41]~FF"
	x: 52
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][40]~FF"
	x: 58
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][39]~FF"
	x: 62
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][38]~FF"
	x: 64
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF"
	x: 91
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24562"
	x: 91
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF"
	x: 79
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24567"
	x: 79
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FF"
	x: 89
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24571"
	x: 89
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF"
	x: 91
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24549"
	x: 91
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[0]~FF"
	x: 157
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF"
	x: 79
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24573"
	x: 79
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_p~FF"
	x: 157
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF"
	x: 161
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FF"
	x: 104
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24579"
	x: 104
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_out~FF"
	x: 140
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF"
	x: 45
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_start_count~FF"
	x: 79
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/lat_start_count~FF"
	x: 45
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FF"
	x: 106
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24588"
	x: 106
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][0]~FF"
	x: 106
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[0]~FF"
	x: 78
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF"
	x: 79
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[0]~FF"
	x: 79
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24602"
	x: 79
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[0]~FF"
	x: 128
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[0]~FF"
	x: 112
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[0]~FF"
	x: 145
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[0]~FF"
	x: 106
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[0]~FF"
	x: 103
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[0]~FF"
	x: 145
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[0]~FF"
	x: 128
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[0]~FF"
	x: 111
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[0]~FF"
	x: 145
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[0]~FF"
	x: 114
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[0]~FF"
	x: 104
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[0]~FF"
	x: 145
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[0]~FF"
	x: 157
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__24603"
	x: 157
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FF"
	x: 99
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24605"
	x: 99
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_addr_re~FF"
	x: 91
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24607"
	x: 91
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_push~FF"
	x: 157
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FF"
	x: 159
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ras~FF"
	x: 155
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cas~FF"
	x: 157
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_we~FF"
	x: 157
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cke~FF"
	x: 161
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24608"
	x: 161
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FF"
	x: 157
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__24609"
	x: 157
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[0]~FF"
	x: 130
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24610"
	x: 130
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_odt~FF"
	x: 145
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF"
	x: 155
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_rstn~FF"
	x: 157
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ras~FF"
	x: 145
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cas~FF"
	x: 140
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_we~FF"
	x: 140
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FF"
	x: 130
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24616"
	x: 130
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF"
	x: 145
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__24617"
	x: 145
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[0]~FF"
	x: 157
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p0~FF"
	x: 140
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__24618"
	x: 140
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p1~FF"
	x: 145
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FF"
	x: 159
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ras_p~FF"
	x: 155
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cas_p~FF"
	x: 157
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_we_p~FF"
	x: 157
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[0]~FF"
	x: 157
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[0]~FF"
	x: 122
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24623"
	x: 122
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cs_p~FF"
	x: 155
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ras_p~FF"
	x: 145
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cas_p~FF"
	x: 140
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_we_p~FF"
	x: 140
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[0]~FF"
	x: 145
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24625"
	x: 145
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FF"
	x: 57
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24626"
	x: 57
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[0]~FF"
	x: 45
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][37]~FF"
	x: 64
	y: 32
}
SiteLocation {
	primitive_cell_name: "o_dqs_oe[1]~FF"
	x: 89
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24644"
	x: 89
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FF"
	x: 91
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__24645"
	x: 91
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[2]~FF"
	x: 89
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24647"
	x: 89
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[3]~FF"
	x: 91
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24650"
	x: 91
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[4]~FF"
	x: 91
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24652"
	x: 91
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[5]~FF"
	x: 91
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24654"
	x: 91
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[6]~FF"
	x: 89
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24656"
	x: 89
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[7]~FF"
	x: 89
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24658"
	x: 89
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[8]~FF"
	x: 91
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24660"
	x: 91
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[9]~FF"
	x: 89
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24662"
	x: 89
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[10]~FF"
	x: 89
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24664"
	x: 89
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[11]~FF"
	x: 89
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24666"
	x: 89
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[12]~FF"
	x: 89
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__24668"
	x: 89
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[13]~FF"
	x: 91
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24670"
	x: 91
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[14]~FF"
	x: 91
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24672"
	x: 91
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[15]~FF"
	x: 91
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24674"
	x: 91
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF"
	x: 89
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__24675"
	x: 89
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/genblk1.genblk2.re_r~FF"
	x: 129
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24634"
	x: 129
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF"
	x: 130
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i6"
	x: 130
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[5]~FF"
	x: 130
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i5"
	x: 130
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[4]~FF"
	x: 130
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i4"
	x: 130
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[3]~FF"
	x: 130
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i3"
	x: 130
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[2]~FF"
	x: 130
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i2"
	x: 130
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[0]~FF"
	x: 129
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i1"
	x: 129
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF"
	x: 129
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24676"
	x: 129
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF"
	x: 130
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24677"
	x: 130
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[1]~FF"
	x: 130
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_52/i1"
	x: 130
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/waddr[0]~FF"
	x: 130
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF"
	x: 129
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i2"
	x: 129
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[2]~FF"
	x: 129
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i3"
	x: 129
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[3]~FF"
	x: 129
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i4"
	x: 129
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[4]~FF"
	x: 129
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i5"
	x: 129
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[5]~FF"
	x: 129
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i6"
	x: 129
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF"
	x: 129
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/add_36/i7"
	x: 129
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF"
	x: 127
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24695"
	x: 127
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF"
	x: 127
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24696"
	x: 127
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF"
	x: 127
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24697"
	x: 127
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF"
	x: 127
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24698"
	x: 127
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF"
	x: 129
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24699"
	x: 129
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF"
	x: 129
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF"
	x: 130
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24700"
	x: 130
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF"
	x: 128
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24701"
	x: 128
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF"
	x: 130
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24702"
	x: 130
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF"
	x: 130
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24703"
	x: 130
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF"
	x: 130
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24704"
	x: 130
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF"
	x: 128
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF"
	x: 130
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF"
	x: 130
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF"
	x: 128
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF"
	x: 124
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF"
	x: 128
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF"
	x: 128
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF"
	x: 128
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF"
	x: 128
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF"
	x: 130
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF"
	x: 130
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF"
	x: 130
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF"
	x: 124
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF"
	x: 128
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF"
	x: 130
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF"
	x: 127
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF"
	x: 127
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF"
	x: 127
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF"
	x: 129
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF"
	x: 129
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF"
	x: 129
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF"
	x: 129
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF"
	x: 127
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF"
	x: 127
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF"
	x: 127
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF"
	x: 129
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF"
	x: 129
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF"
	x: 129
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF"
	x: 129
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF"
	x: 126
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24705"
	x: 126
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF"
	x: 127
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24706"
	x: 127
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF"
	x: 126
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24707"
	x: 126
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF"
	x: 130
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24708"
	x: 130
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF"
	x: 127
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24709"
	x: 127
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF"
	x: 127
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24710"
	x: 127
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FF"
	x: 126
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24711"
	x: 126
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF"
	x: 89
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24714"
	x: 89
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF"
	x: 89
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24715"
	x: 89
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[10]~FF"
	x: 84
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24716"
	x: 84
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF"
	x: 94
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24717"
	x: 94
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF"
	x: 93
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24718"
	x: 93
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF"
	x: 94
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24719"
	x: 94
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[14]~FF"
	x: 84
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24720"
	x: 84
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[15]~FF"
	x: 75
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24721"
	x: 75
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[16]~FF"
	x: 127
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24722"
	x: 127
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF"
	x: 127
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24723"
	x: 127
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF"
	x: 127
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24724"
	x: 127
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF"
	x: 130
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24725"
	x: 130
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF"
	x: 130
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24726"
	x: 130
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF"
	x: 130
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24727"
	x: 130
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF"
	x: 130
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24728"
	x: 130
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF"
	x: 126
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24729"
	x: 126
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF"
	x: 93
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24730"
	x: 93
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF"
	x: 89
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24731"
	x: 89
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[26]~FF"
	x: 84
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24732"
	x: 84
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF"
	x: 93
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24733"
	x: 93
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[28]~FF"
	x: 94
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24734"
	x: 94
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF"
	x: 93
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24735"
	x: 93
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF"
	x: 84
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24736"
	x: 84
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[31]~FF"
	x: 75
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24737"
	x: 75
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF"
	x: 89
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF"
	x: 126
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[2]~FF"
	x: 127
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[3]~FF"
	x: 126
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[4]~FF"
	x: 126
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[5]~FF"
	x: 127
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[6]~FF"
	x: 127
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[7]~FF"
	x: 126
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[8]~FF"
	x: 89
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[9]~FF"
	x: 89
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[10]~FF"
	x: 84
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[11]~FF"
	x: 98
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[12]~FF"
	x: 94
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[13]~FF"
	x: 94
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[14]~FF"
	x: 84
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[15]~FF"
	x: 75
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[1]~FF"
	x: 84
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[1]~FF"
	x: 107
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FF"
	x: 112
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FF"
	x: 98
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FF"
	x: 94
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF"
	x: 116
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FF"
	x: 94
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FF"
	x: 93
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF"
	x: 104
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF"
	x: 98
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF"
	x: 116
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FF"
	x: 94
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF"
	x: 112
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF"
	x: 112
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF"
	x: 94
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[15]~FF"
	x: 112
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF"
	x: 94
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[17]~FF"
	x: 98
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF"
	x: 94
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[19]~FF"
	x: 94
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF"
	x: 98
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF"
	x: 94
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[22]~FF"
	x: 98
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF"
	x: 94
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[24]~FF"
	x: 94
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF"
	x: 94
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[26]~FF"
	x: 93
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[27]~FF"
	x: 94
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[28]~FF"
	x: 94
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[29]~FF"
	x: 93
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[30]~FF"
	x: 94
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[31]~FF"
	x: 94
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[32]~FF"
	x: 98
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF"
	x: 107
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FF"
	x: 116
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[35]~FF"
	x: 98
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[36]~FF"
	x: 98
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[37]~FF"
	x: 126
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[38]~FF"
	x: 98
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[39]~FF"
	x: 98
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[40]~FF"
	x: 104
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FF"
	x: 98
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[42]~FF"
	x: 126
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[43]~FF"
	x: 94
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FF"
	x: 126
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FF"
	x: 116
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FF"
	x: 112
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FF"
	x: 116
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF"
	x: 98
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[49]~FF"
	x: 104
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF"
	x: 98
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[51]~FF"
	x: 98
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF"
	x: 104
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF"
	x: 104
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF"
	x: 104
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF"
	x: 94
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[56]~FF"
	x: 94
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[57]~FF"
	x: 94
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[58]~FF"
	x: 93
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[59]~FF"
	x: 94
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF"
	x: 94
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[61]~FF"
	x: 93
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[62]~FF"
	x: 94
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[63]~FF"
	x: 93
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[64]~FF"
	x: 98
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FF"
	x: 104
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[66]~FF"
	x: 104
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FF"
	x: 104
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FF"
	x: 98
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[69]~FF"
	x: 104
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[70]~FF"
	x: 98
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[71]~FF"
	x: 98
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[72]~FF"
	x: 98
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[73]~FF"
	x: 93
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[74]~FF"
	x: 98
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[75]~FF"
	x: 93
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[76]~FF"
	x: 104
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[77]~FF"
	x: 107
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[78]~FF"
	x: 104
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[79]~FF"
	x: 104
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[80]~FF"
	x: 104
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[81]~FF"
	x: 104
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[82]~FF"
	x: 104
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[83]~FF"
	x: 104
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[84]~FF"
	x: 104
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FF"
	x: 107
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FF"
	x: 107
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF"
	x: 98
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[88]~FF"
	x: 98
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[89]~FF"
	x: 94
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[90]~FF"
	x: 93
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FF"
	x: 94
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FF"
	x: 94
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FF"
	x: 93
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[94]~FF"
	x: 94
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[95]~FF"
	x: 93
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[96]~FF"
	x: 98
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[97]~FF"
	x: 104
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[98]~FF"
	x: 104
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FF"
	x: 107
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF"
	x: 104
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[101]~FF"
	x: 112
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[102]~FF"
	x: 98
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[103]~FF"
	x: 98
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF"
	x: 89
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[105]~FF"
	x: 89
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[106]~FF"
	x: 84
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[107]~FF"
	x: 94
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[108]~FF"
	x: 98
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[109]~FF"
	x: 104
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[110]~FF"
	x: 98
	y: 14
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[111]~FF"
	x: 98
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FF"
	x: 107
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FF"
	x: 107
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[114]~FF"
	x: 116
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[115]~FF"
	x: 126
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FF"
	x: 107
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[117]~FF"
	x: 127
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FF"
	x: 116
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FF"
	x: 104
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[120]~FF"
	x: 98
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[121]~FF"
	x: 98
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[122]~FF"
	x: 94
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF"
	x: 93
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[124]~FF"
	x: 94
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[125]~FF"
	x: 93
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[126]~FF"
	x: 94
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[127]~FF"
	x: 93
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[1]~FF"
	x: 126
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[2]~FF"
	x: 126
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ram/genblk1.genblk2.re_r~FF"
	x: 126
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24685"
	x: 126
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF"
	x: 131
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i6"
	x: 131
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[5]~FF"
	x: 131
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i5"
	x: 131
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[4]~FF"
	x: 131
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i4"
	x: 131
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[3]~FF"
	x: 131
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i3"
	x: 131
	y: 21
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[2]~FF"
	x: 131
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i2"
	x: 131
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[0]~FF"
	x: 127
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i1"
	x: 127
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF"
	x: 126
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24738"
	x: 126
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF"
	x: 131
	y: 17
}
SiteLocation {
	primitive_cell_name: "LUT__24739"
	x: 131
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[1]~FF"
	x: 131
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_52/i1"
	x: 131
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/waddr[0]~FF"
	x: 131
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[1]~FF"
	x: 127
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i2"
	x: 127
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[2]~FF"
	x: 127
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i3"
	x: 127
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[3]~FF"
	x: 127
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i4"
	x: 127
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[4]~FF"
	x: 127
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i5"
	x: 127
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/raddr[5]~FF"
	x: 127
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i6"
	x: 127
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF"
	x: 127
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/add_36/i7"
	x: 127
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF"
	x: 127
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24740"
	x: 127
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF"
	x: 127
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24741"
	x: 127
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF"
	x: 126
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24742"
	x: 126
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF"
	x: 126
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__24743"
	x: 126
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF"
	x: 127
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__24744"
	x: 127
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF"
	x: 126
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF"
	x: 131
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24745"
	x: 131
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF"
	x: 131
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24746"
	x: 131
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF"
	x: 131
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24747"
	x: 131
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF"
	x: 131
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24748"
	x: 131
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF"
	x: 131
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__24749"
	x: 131
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF"
	x: 131
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF"
	x: 131
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF"
	x: 131
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF"
	x: 131
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF"
	x: 109
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF"
	x: 131
	y: 15
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF"
	x: 131
	y: 13
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF"
	x: 131
	y: 16
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF"
	x: 131
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF"
	x: 131
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF"
	x: 131
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF"
	x: 131
	y: 7
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF"
	x: 109
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF"
	x: 131
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF"
	x: 131
	y: 6
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF"
	x: 127
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF"
	x: 126
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF"
	x: 127
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF"
	x: 127
	y: 17
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF"
	x: 126
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF"
	x: 126
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF"
	x: 126
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF"
	x: 127
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF"
	x: 126
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF"
	x: 127
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF"
	x: 126
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF"
	x: 127
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF"
	x: 126
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF"
	x: 126
	y: 35
}
SiteLocation {
	primitive_cell_name: "o_dm_hi[1]~FF"
	x: 37
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24778"
	x: 37
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF"
	x: 89
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24790"
	x: 89
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF"
	x: 91
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24800"
	x: 91
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF"
	x: 91
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24806"
	x: 91
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF"
	x: 91
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24815"
	x: 91
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF"
	x: 79
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24823"
	x: 79
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[6]~FF"
	x: 111
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24828"
	x: 111
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF"
	x: 89
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24834"
	x: 89
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[8]~FF"
	x: 79
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24837"
	x: 79
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FF"
	x: 79
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24838"
	x: 79
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF"
	x: 79
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24839"
	x: 79
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF"
	x: 157
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[1]~FF"
	x: 140
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__24840"
	x: 140
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[2]~FF"
	x: 140
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24841"
	x: 140
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[3]~FF"
	x: 140
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24842"
	x: 140
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[1]~FF"
	x: 110
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24845"
	x: 110
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[2]~FF"
	x: 104
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24849"
	x: 104
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[3]~FF"
	x: 114
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24851"
	x: 114
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[4]~FF"
	x: 111
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24853"
	x: 111
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[5]~FF"
	x: 106
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24855"
	x: 106
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[6]~FF"
	x: 114
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24857"
	x: 114
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[7]~FF"
	x: 111
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24858"
	x: 111
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FF"
	x: 106
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24859"
	x: 106
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF"
	x: 111
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24860"
	x: 111
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FF"
	x: 105
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24861"
	x: 105
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FF"
	x: 115
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24862"
	x: 115
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][5]~FF"
	x: 115
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24863"
	x: 115
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FF"
	x: 124
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24864"
	x: 124
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][7]~FF"
	x: 124
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24865"
	x: 124
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FF"
	x: 114
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__24866"
	x: 114
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][9]~FF"
	x: 114
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24867"
	x: 114
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FF"
	x: 124
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24868"
	x: 124
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][11]~FF"
	x: 124
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24869"
	x: 124
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][12]~FF"
	x: 114
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24870"
	x: 114
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][13]~FF"
	x: 104
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24871"
	x: 104
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FF"
	x: 105
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24872"
	x: 105
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF"
	x: 116
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24873"
	x: 116
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][0]~FF"
	x: 104
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FF"
	x: 103
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][2]~FF"
	x: 114
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FF"
	x: 104
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][4]~FF"
	x: 114
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][5]~FF"
	x: 111
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][6]~FF"
	x: 121
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF"
	x: 121
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][8]~FF"
	x: 110
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][9]~FF"
	x: 110
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][10]~FF"
	x: 122
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][11]~FF"
	x: 122
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][12]~FF"
	x: 113
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FF"
	x: 103
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][14]~FF"
	x: 105
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][15]~FF"
	x: 115
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][0]~FF"
	x: 104
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][1]~FF"
	x: 103
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][2]~FF"
	x: 111
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][3]~FF"
	x: 106
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][4]~FF"
	x: 113
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][5]~FF"
	x: 115
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][6]~FF"
	x: 122
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][7]~FF"
	x: 124
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][8]~FF"
	x: 113
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FF"
	x: 111
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][10]~FF"
	x: 124
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][11]~FF"
	x: 124
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FF"
	x: 110
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][13]~FF"
	x: 100
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FF"
	x: 110
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][15]~FF"
	x: 115
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][0]~FF"
	x: 106
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][1]~FF"
	x: 105
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][2]~FF"
	x: 113
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][3]~FF"
	x: 106
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][4]~FF"
	x: 113
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][5]~FF"
	x: 114
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][6]~FF"
	x: 122
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][7]~FF"
	x: 122
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][8]~FF"
	x: 111
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][9]~FF"
	x: 111
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][10]~FF"
	x: 122
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][11]~FF"
	x: 121
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][12]~FF"
	x: 113
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][13]~FF"
	x: 104
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][14]~FF"
	x: 104
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][15]~FF"
	x: 120
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][0]~FF"
	x: 104
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][1]~FF"
	x: 104
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][2]~FF"
	x: 110
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][3]~FF"
	x: 104
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][4]~FF"
	x: 114
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][5]~FF"
	x: 112
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FF"
	x: 120
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FF"
	x: 122
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][8]~FF"
	x: 111
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][9]~FF"
	x: 110
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][10]~FF"
	x: 121
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][11]~FF"
	x: 122
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][12]~FF"
	x: 115
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][13]~FF"
	x: 105
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF"
	x: 106
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][15]~FF"
	x: 120
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][0]~FF"
	x: 103
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][1]~FF"
	x: 103
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][2]~FF"
	x: 114
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][3]~FF"
	x: 103
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][4]~FF"
	x: 115
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][5]~FF"
	x: 114
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FF"
	x: 121
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FF"
	x: 121
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][8]~FF"
	x: 113
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FF"
	x: 115
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][10]~FF"
	x: 121
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][11]~FF"
	x: 121
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][12]~FF"
	x: 113
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][13]~FF"
	x: 103
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][14]~FF"
	x: 111
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][15]~FF"
	x: 118
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][0]~FF"
	x: 103
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FF"
	x: 100
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][2]~FF"
	x: 114
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][3]~FF"
	x: 100
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][4]~FF"
	x: 113
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][5]~FF"
	x: 113
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][6]~FF"
	x: 120
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][7]~FF"
	x: 124
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][8]~FF"
	x: 111
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][9]~FF"
	x: 114
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][10]~FF"
	x: 120
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][11]~FF"
	x: 121
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FF"
	x: 111
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][13]~FF"
	x: 99
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][14]~FF"
	x: 104
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FF"
	x: 118
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FF"
	x: 106
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][1]~FF"
	x: 104
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][2]~FF"
	x: 111
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][3]~FF"
	x: 104
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][4]~FF"
	x: 114
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][5]~FF"
	x: 113
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][6]~FF"
	x: 122
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][7]~FF"
	x: 122
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][8]~FF"
	x: 111
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][9]~FF"
	x: 113
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][10]~FF"
	x: 121
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][11]~FF"
	x: 122
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][12]~FF"
	x: 112
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][13]~FF"
	x: 105
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FF"
	x: 110
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][15]~FF"
	x: 114
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][1]~FF"
	x: 106
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][2]~FF"
	x: 111
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][3]~FF"
	x: 105
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][4]~FF"
	x: 115
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][5]~FF"
	x: 115
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FF"
	x: 124
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][7]~FF"
	x: 124
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][8]~FF"
	x: 114
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][9]~FF"
	x: 114
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FF"
	x: 124
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][11]~FF"
	x: 124
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][12]~FF"
	x: 114
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][13]~FF"
	x: 104
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FF"
	x: 105
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FF"
	x: 116
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][0]~FF"
	x: 104
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FF"
	x: 100
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][2]~FF"
	x: 114
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][3]~FF"
	x: 104
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][4]~FF"
	x: 114
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][5]~FF"
	x: 111
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][6]~FF"
	x: 121
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][7]~FF"
	x: 121
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][8]~FF"
	x: 110
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][9]~FF"
	x: 110
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][10]~FF"
	x: 122
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][11]~FF"
	x: 122
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][12]~FF"
	x: 113
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][13]~FF"
	x: 99
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][14]~FF"
	x: 105
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][15]~FF"
	x: 115
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][0]~FF"
	x: 104
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][1]~FF"
	x: 103
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][2]~FF"
	x: 111
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][3]~FF"
	x: 106
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][4]~FF"
	x: 113
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][5]~FF"
	x: 115
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][6]~FF"
	x: 122
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][7]~FF"
	x: 124
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][8]~FF"
	x: 113
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][9]~FF"
	x: 111
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][10]~FF"
	x: 124
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][11]~FF"
	x: 124
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF"
	x: 110
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][13]~FF"
	x: 104
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FF"
	x: 105
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][15]~FF"
	x: 115
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][0]~FF"
	x: 106
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][1]~FF"
	x: 105
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][2]~FF"
	x: 113
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][3]~FF"
	x: 106
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][4]~FF"
	x: 113
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][5]~FF"
	x: 114
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][6]~FF"
	x: 122
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][7]~FF"
	x: 122
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][8]~FF"
	x: 111
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][9]~FF"
	x: 111
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][10]~FF"
	x: 122
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][11]~FF"
	x: 121
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][12]~FF"
	x: 113
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][13]~FF"
	x: 104
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][14]~FF"
	x: 104
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][15]~FF"
	x: 120
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][0]~FF"
	x: 104
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][1]~FF"
	x: 104
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][2]~FF"
	x: 110
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][3]~FF"
	x: 100
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][4]~FF"
	x: 114
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][5]~FF"
	x: 112
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FF"
	x: 120
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FF"
	x: 122
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][8]~FF"
	x: 111
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][9]~FF"
	x: 110
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][10]~FF"
	x: 121
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][11]~FF"
	x: 122
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][12]~FF"
	x: 116
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][13]~FF"
	x: 105
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF"
	x: 100
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][15]~FF"
	x: 120
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][0]~FF"
	x: 103
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][1]~FF"
	x: 103
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][2]~FF"
	x: 114
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][3]~FF"
	x: 103
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][4]~FF"
	x: 115
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][5]~FF"
	x: 114
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FF"
	x: 121
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FF"
	x: 124
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][8]~FF"
	x: 113
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FF"
	x: 115
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][10]~FF"
	x: 121
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][11]~FF"
	x: 121
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][12]~FF"
	x: 113
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][13]~FF"
	x: 103
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][14]~FF"
	x: 111
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][15]~FF"
	x: 118
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][0]~FF"
	x: 103
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FF"
	x: 100
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][2]~FF"
	x: 110
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][3]~FF"
	x: 100
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][4]~FF"
	x: 113
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][5]~FF"
	x: 113
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][6]~FF"
	x: 120
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][7]~FF"
	x: 124
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][8]~FF"
	x: 111
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][9]~FF"
	x: 114
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][10]~FF"
	x: 120
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][11]~FF"
	x: 121
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FF"
	x: 116
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][13]~FF"
	x: 99
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][14]~FF"
	x: 104
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][15]~FF"
	x: 118
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FF"
	x: 106
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][1]~FF"
	x: 104
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][2]~FF"
	x: 111
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][3]~FF"
	x: 104
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][4]~FF"
	x: 114
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][5]~FF"
	x: 113
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][6]~FF"
	x: 122
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][7]~FF"
	x: 130
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][8]~FF"
	x: 111
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][9]~FF"
	x: 113
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][10]~FF"
	x: 121
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][11]~FF"
	x: 122
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][12]~FF"
	x: 112
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][13]~FF"
	x: 105
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FF"
	x: 110
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][15]~FF"
	x: 114
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[1]~FF"
	x: 78
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__24881"
	x: 78
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[2]~FF"
	x: 78
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__24882"
	x: 78
	y: 174
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[3]~FF"
	x: 78
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__24883"
	x: 78
	y: 175
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[4]~FF"
	x: 78
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__24884"
	x: 78
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[5]~FF"
	x: 78
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__24885"
	x: 78
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[6]~FF"
	x: 78
	y: 171
}
SiteLocation {
	primitive_cell_name: "LUT__24886"
	x: 78
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[7]~FF"
	x: 78
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__24887"
	x: 78
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[8]~FF"
	x: 78
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__24888"
	x: 78
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[9]~FF"
	x: 78
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__24889"
	x: 78
	y: 179
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[10]~FF"
	x: 78
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__24890"
	x: 78
	y: 181
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[11]~FF"
	x: 78
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__24891"
	x: 78
	y: 176
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[12]~FF"
	x: 78
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__24892"
	x: 78
	y: 177
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[13]~FF"
	x: 78
	y: 178
}
SiteLocation {
	primitive_cell_name: "LUT__24893"
	x: 78
	y: 178
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[14]~FF"
	x: 78
	y: 182
}
SiteLocation {
	primitive_cell_name: "LUT__24894"
	x: 78
	y: 182
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[15]~FF"
	x: 78
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__24895"
	x: 78
	y: 180
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[1]~FF"
	x: 79
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24896"
	x: 79
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[2]~FF"
	x: 79
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24897"
	x: 79
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[3]~FF"
	x: 79
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24898"
	x: 79
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[4]~FF"
	x: 79
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24899"
	x: 79
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[5]~FF"
	x: 79
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__24900"
	x: 79
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[6]~FF"
	x: 75
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24901"
	x: 75
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[7]~FF"
	x: 79
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24902"
	x: 79
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[8]~FF"
	x: 79
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24903"
	x: 79
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[9]~FF"
	x: 78
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24904"
	x: 78
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[10]~FF"
	x: 78
	y: 163
}
SiteLocation {
	primitive_cell_name: "LUT__24905"
	x: 78
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[11]~FF"
	x: 78
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24906"
	x: 78
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[12]~FF"
	x: 75
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24907"
	x: 75
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[13]~FF"
	x: 78
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24908"
	x: 78
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[14]~FF"
	x: 75
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__24909"
	x: 75
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[15]~FF"
	x: 78
	y: 168
}
SiteLocation {
	primitive_cell_name: "LUT__24910"
	x: 78
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[1]~FF"
	x: 42
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24911"
	x: 42
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[2]~FF"
	x: 45
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24912"
	x: 45
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[3]~FF"
	x: 42
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24913"
	x: 42
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[4]~FF"
	x: 42
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24914"
	x: 42
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[5]~FF"
	x: 42
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24915"
	x: 42
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[6]~FF"
	x: 42
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24916"
	x: 42
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[7]~FF"
	x: 42
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24917"
	x: 42
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[8]~FF"
	x: 42
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24918"
	x: 42
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[9]~FF"
	x: 42
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24919"
	x: 42
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[10]~FF"
	x: 42
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24920"
	x: 42
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[11]~FF"
	x: 42
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24921"
	x: 42
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[12]~FF"
	x: 42
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24922"
	x: 42
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[13]~FF"
	x: 42
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24923"
	x: 42
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[14]~FF"
	x: 42
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24924"
	x: 42
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[15]~FF"
	x: 45
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24925"
	x: 45
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[1]~FF"
	x: 118
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[2]~FF"
	x: 121
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[3]~FF"
	x: 114
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[4]~FF"
	x: 121
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[5]~FF"
	x: 120
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[6]~FF"
	x: 118
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[7]~FF"
	x: 121
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[8]~FF"
	x: 121
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[9]~FF"
	x: 118
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FF"
	x: 110
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF"
	x: 113
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[3]~FF"
	x: 106
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[4]~FF"
	x: 122
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[5]~FF"
	x: 122
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FF"
	x: 130
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[7]~FF"
	x: 124
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[8]~FF"
	x: 128
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[9]~FF"
	x: 120
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[10]~FF"
	x: 124
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FF"
	x: 128
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[12]~FF"
	x: 116
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[13]~FF"
	x: 125
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[14]~FF"
	x: 105
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FF"
	x: 120
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[1]~FF"
	x: 161
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[2]~FF"
	x: 157
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[1]~FF"
	x: 105
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[2]~FF"
	x: 115
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[3]~FF"
	x: 106
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[4]~FF"
	x: 106
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[5]~FF"
	x: 113
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[6]~FF"
	x: 106
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[7]~FF"
	x: 111
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[8]~FF"
	x: 120
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[9]~FF"
	x: 113
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[1]~FF"
	x: 106
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[2]~FF"
	x: 106
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[3]~FF"
	x: 103
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[4]~FF"
	x: 115
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[5]~FF"
	x: 115
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[6]~FF"
	x: 124
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[7]~FF"
	x: 124
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FF"
	x: 110
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FF"
	x: 115
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[10]~FF"
	x: 115
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[11]~FF"
	x: 124
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[12]~FF"
	x: 113
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[13]~FF"
	x: 99
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[14]~FF"
	x: 105
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[15]~FF"
	x: 111
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[1]~FF"
	x: 155
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FF"
	x: 130
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[1]~FF"
	x: 118
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[2]~FF"
	x: 121
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[3]~FF"
	x: 114
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[4]~FF"
	x: 121
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[5]~FF"
	x: 120
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[6]~FF"
	x: 118
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[7]~FF"
	x: 118
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[8]~FF"
	x: 121
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[9]~FF"
	x: 118
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FF"
	x: 111
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FF"
	x: 114
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[3]~FF"
	x: 110
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[4]~FF"
	x: 122
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[5]~FF"
	x: 122
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FF"
	x: 128
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[7]~FF"
	x: 124
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[8]~FF"
	x: 124
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[9]~FF"
	x: 120
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[10]~FF"
	x: 124
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FF"
	x: 130
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[12]~FF"
	x: 118
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[13]~FF"
	x: 121
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[14]~FF"
	x: 105
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[15]~FF"
	x: 121
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[1]~FF"
	x: 155
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FF"
	x: 157
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[1]~FF"
	x: 115
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[2]~FF"
	x: 115
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[3]~FF"
	x: 113
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[4]~FF"
	x: 113
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[5]~FF"
	x: 120
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[6]~FF"
	x: 113
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[7]~FF"
	x: 111
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[8]~FF"
	x: 120
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[9]~FF"
	x: 113
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[1]~FF"
	x: 106
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[2]~FF"
	x: 110
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[3]~FF"
	x: 110
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[4]~FF"
	x: 115
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[5]~FF"
	x: 115
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[6]~FF"
	x: 124
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[7]~FF"
	x: 124
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[8]~FF"
	x: 115
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[9]~FF"
	x: 121
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[10]~FF"
	x: 122
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[11]~FF"
	x: 130
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[12]~FF"
	x: 118
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[13]~FF"
	x: 105
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[14]~FF"
	x: 105
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[15]~FF"
	x: 116
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[1]~FF"
	x: 155
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF"
	x: 140
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[1]~FF"
	x: 155
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__24926"
	x: 155
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[2]~FF"
	x: 159
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24927"
	x: 159
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF"
	x: 157
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__24928"
	x: 157
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[4]~FF"
	x: 161
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24929"
	x: 161
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[5]~FF"
	x: 159
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__24930"
	x: 159
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[6]~FF"
	x: 161
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24931"
	x: 161
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[7]~FF"
	x: 157
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__24932"
	x: 157
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[8]~FF"
	x: 159
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24933"
	x: 159
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[9]~FF"
	x: 155
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__24934"
	x: 155
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[10]~FF"
	x: 157
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__24935"
	x: 157
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[11]~FF"
	x: 157
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__24936"
	x: 157
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FF"
	x: 159
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__24937"
	x: 159
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[13]~FF"
	x: 157
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__24938"
	x: 157
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[14]~FF"
	x: 159
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__24939"
	x: 159
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[15]~FF"
	x: 157
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24940"
	x: 157
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[1]~FF"
	x: 145
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__24941"
	x: 145
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF"
	x: 155
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__24942"
	x: 155
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FF"
	x: 130
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24943"
	x: 130
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FF"
	x: 130
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24944"
	x: 130
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FF"
	x: 130
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24945"
	x: 130
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF"
	x: 130
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24946"
	x: 130
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[5]~FF"
	x: 130
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24947"
	x: 130
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[6]~FF"
	x: 121
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24948"
	x: 121
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[7]~FF"
	x: 140
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24949"
	x: 140
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FF"
	x: 155
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__24950"
	x: 155
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[9]~FF"
	x: 128
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24951"
	x: 128
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FF"
	x: 145
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24952"
	x: 145
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[11]~FF"
	x: 145
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__24953"
	x: 145
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FF"
	x: 140
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__24954"
	x: 140
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[13]~FF"
	x: 145
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__24955"
	x: 145
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF"
	x: 145
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__24956"
	x: 145
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[15]~FF"
	x: 140
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__24957"
	x: 140
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF"
	x: 145
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__24958"
	x: 145
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[2]~FF"
	x: 140
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__24959"
	x: 140
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[1]~FF"
	x: 155
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[2]~FF"
	x: 159
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[3]~FF"
	x: 157
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[4]~FF"
	x: 161
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[5]~FF"
	x: 161
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[6]~FF"
	x: 161
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[7]~FF"
	x: 157
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[8]~FF"
	x: 159
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[9]~FF"
	x: 155
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[10]~FF"
	x: 157
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[11]~FF"
	x: 157
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FF"
	x: 155
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[13]~FF"
	x: 157
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[14]~FF"
	x: 159
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[15]~FF"
	x: 157
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[1]~FF"
	x: 145
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[2]~FF"
	x: 155
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[1]~FF"
	x: 122
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24962"
	x: 122
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[2]~FF"
	x: 121
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24965"
	x: 121
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[3]~FF"
	x: 121
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24968"
	x: 121
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[4]~FF"
	x: 122
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24971"
	x: 122
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[5]~FF"
	x: 130
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24974"
	x: 130
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[6]~FF"
	x: 121
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24977"
	x: 121
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[7]~FF"
	x: 130
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24980"
	x: 130
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[8]~FF"
	x: 130
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24983"
	x: 130
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[9]~FF"
	x: 128
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24986"
	x: 128
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[10]~FF"
	x: 145
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__24988"
	x: 145
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[11]~FF"
	x: 140
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24990"
	x: 140
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FF"
	x: 140
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__24992"
	x: 140
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[13]~FF"
	x: 128
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24994"
	x: 128
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[14]~FF"
	x: 130
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24996"
	x: 130
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[15]~FF"
	x: 140
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__24998"
	x: 140
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FF"
	x: 155
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24999"
	x: 155
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FF"
	x: 140
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__25000"
	x: 140
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[1]~FF"
	x: 57
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__25001"
	x: 57
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FF"
	x: 57
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25004"
	x: 57
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF"
	x: 50
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25006"
	x: 50
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[4]~FF"
	x: 50
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__25007"
	x: 50
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[5]~FF"
	x: 45
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__25009"
	x: 45
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[6]~FF"
	x: 45
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__25010"
	x: 45
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[7]~FF"
	x: 45
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__25011"
	x: 45
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF"
	x: 50
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__25013"
	x: 50
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FF"
	x: 50
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__25016"
	x: 50
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[10]~FF"
	x: 57
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__25019"
	x: 57
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[11]~FF"
	x: 50
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__25021"
	x: 50
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[12]~FF"
	x: 45
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__25023"
	x: 45
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[13]~FF"
	x: 45
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__25024"
	x: 45
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[14]~FF"
	x: 45
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__25025"
	x: 45
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[15]~FF"
	x: 45
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25027"
	x: 45
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[1]~FF"
	x: 42
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__25028"
	x: 42
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[2]~FF"
	x: 45
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__25029"
	x: 45
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[3]~FF"
	x: 42
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__25030"
	x: 42
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[4]~FF"
	x: 42
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__25031"
	x: 42
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[5]~FF"
	x: 42
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__25032"
	x: 42
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[6]~FF"
	x: 42
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__25033"
	x: 42
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[7]~FF"
	x: 42
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__25034"
	x: 42
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[8]~FF"
	x: 42
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__25035"
	x: 42
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[9]~FF"
	x: 42
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__25036"
	x: 42
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[10]~FF"
	x: 45
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__25037"
	x: 45
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[11]~FF"
	x: 42
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__25038"
	x: 42
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[12]~FF"
	x: 42
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__25039"
	x: 42
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[13]~FF"
	x: 42
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__25040"
	x: 42
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[14]~FF"
	x: 42
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__25041"
	x: 42
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[15]~FF"
	x: 42
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__25042"
	x: 42
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_start~FF"
	x: 114
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25043"
	x: 114
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P2[1]~FF"
	x: 116
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P2[2]~FF"
	x: 116
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read_back_en_pipe_sync_P2[3]~FF"
	x: 116
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[0]~FF"
	x: 125
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__25044"
	x: 125
	y: 45
}
SiteLocation {
	primitive_cell_name: "shift_ena~FF"
	x: 125
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25045"
	x: 125
	y: 42
}
SiteLocation {
	primitive_cell_name: "shift[0]~FF"
	x: 144
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25046"
	x: 144
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_busy~FF"
	x: 125
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/ena_p~FF"
	x: 125
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter_start~FF"
	x: 125
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[1]~FF"
	x: 125
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25049"
	x: 125
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[2]~FF"
	x: 125
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25050"
	x: 125
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[3]~FF"
	x: 125
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25052"
	x: 125
	y: 43
}
SiteLocation {
	primitive_cell_name: "shift[1]~FF"
	x: 144
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25053"
	x: 144
	y: 42
}
SiteLocation {
	primitive_cell_name: "shift[2]~FF"
	x: 150
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25054"
	x: 150
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[1]~FF"
	x: 116
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25056"
	x: 116
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[2]~FF"
	x: 116
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25057"
	x: 116
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[3]~FF"
	x: 125
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25058"
	x: 125
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[1]~FF"
	x: 108
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25062"
	x: 108
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[1]~FF"
	x: 45
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[4]~FF"
	x: 43
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25064"
	x: 43
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[16]~FF"
	x: 64
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25063"
	x: 64
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[17]~FF"
	x: 43
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[19]~FF"
	x: 64
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[20]~FF"
	x: 45
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[22]~FF"
	x: 43
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25066"
	x: 43
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[23]~FF"
	x: 43
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[24]~FF"
	x: 43
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[30]~FF"
	x: 64
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[38]~FF"
	x: 45
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[41]~FF"
	x: 45
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__25067"
	x: 45
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[49]~FF"
	x: 43
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[53]~FF"
	x: 43
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[57]~FF"
	x: 43
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25065"
	x: 43
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[1]~FF"
	x: 136
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25068"
	x: 136
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[2]~FF"
	x: 136
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25069"
	x: 136
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[3]~FF"
	x: 129
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25070"
	x: 129
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[4]~FF"
	x: 136
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25071"
	x: 136
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[5]~FF"
	x: 129
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25072"
	x: 129
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[6]~FF"
	x: 129
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25073"
	x: 129
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[7]~FF"
	x: 129
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25074"
	x: 129
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[8]~FF"
	x: 136
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25075"
	x: 136
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[9]~FF"
	x: 136
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25076"
	x: 136
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[10]~FF"
	x: 129
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__25077"
	x: 129
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[11]~FF"
	x: 136
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__25078"
	x: 136
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[12]~FF"
	x: 135
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__25080"
	x: 135
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[13]~FF"
	x: 136
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__25081"
	x: 136
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[14]~FF"
	x: 136
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__25082"
	x: 136
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[15]~FF"
	x: 135
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__25083"
	x: 135
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[16]~FF"
	x: 135
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__25084"
	x: 135
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[17]~FF"
	x: 135
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__25085"
	x: 135
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[18]~FF"
	x: 135
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__25086"
	x: 135
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[19]~FF"
	x: 135
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__25087"
	x: 135
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[20]~FF"
	x: 135
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__25088"
	x: 135
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[21]~FF"
	x: 135
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__25089"
	x: 135
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[22]~FF"
	x: 135
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25090"
	x: 135
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[23]~FF"
	x: 135
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__25091"
	x: 135
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[24]~FF"
	x: 135
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__25092"
	x: 135
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[25]~FF"
	x: 135
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25093"
	x: 135
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[26]~FF"
	x: 135
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__25094"
	x: 135
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[27]~FF"
	x: 135
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__25095"
	x: 135
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[28]~FF"
	x: 135
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__25096"
	x: 135
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[29]~FF"
	x: 135
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__25097"
	x: 135
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[30]~FF"
	x: 135
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__25098"
	x: 135
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[31]~FF"
	x: 135
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__25099"
	x: 135
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[1]~FF"
	x: 90
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25100"
	x: 90
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[2]~FF"
	x: 90
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25101"
	x: 90
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[3]~FF"
	x: 90
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25102"
	x: 90
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[4]~FF"
	x: 90
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25103"
	x: 90
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[5]~FF"
	x: 90
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__25104"
	x: 90
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[6]~FF"
	x: 90
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__25105"
	x: 90
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[7]~FF"
	x: 90
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__25106"
	x: 90
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[8]~FF"
	x: 90
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__25107"
	x: 90
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[9]~FF"
	x: 90
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__25108"
	x: 90
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[10]~FF"
	x: 93
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__25109"
	x: 93
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[11]~FF"
	x: 93
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__25110"
	x: 93
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[12]~FF"
	x: 93
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25111"
	x: 93
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[13]~FF"
	x: 93
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__25112"
	x: 93
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[14]~FF"
	x: 93
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__25113"
	x: 93
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[15]~FF"
	x: 93
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__25114"
	x: 93
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[16]~FF"
	x: 93
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__25115"
	x: 93
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[17]~FF"
	x: 84
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25116"
	x: 84
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[18]~FF"
	x: 84
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__25117"
	x: 84
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[19]~FF"
	x: 93
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__25118"
	x: 93
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[20]~FF"
	x: 93
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__25119"
	x: 93
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[21]~FF"
	x: 93
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__25120"
	x: 93
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[22]~FF"
	x: 93
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__25121"
	x: 93
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[23]~FF"
	x: 84
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__25122"
	x: 84
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[24]~FF"
	x: 93
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__25123"
	x: 93
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[25]~FF"
	x: 90
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__25124"
	x: 90
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[26]~FF"
	x: 93
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__25125"
	x: 93
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[27]~FF"
	x: 93
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25126"
	x: 93
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[28]~FF"
	x: 84
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__25127"
	x: 84
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[29]~FF"
	x: 84
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__25128"
	x: 84
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[30]~FF"
	x: 93
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__25129"
	x: 93
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[31]~FF"
	x: 93
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__25130"
	x: 93
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[1]~FF"
	x: 139
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25132"
	x: 139
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[2]~FF"
	x: 139
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25133"
	x: 139
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[3]~FF"
	x: 144
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25135"
	x: 144
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[4]~FF"
	x: 144
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__25137"
	x: 144
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[5]~FF"
	x: 144
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25138"
	x: 144
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[6]~FF"
	x: 144
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25140"
	x: 144
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[7]~FF"
	x: 133
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25142"
	x: 133
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[8]~FF"
	x: 139
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25143"
	x: 139
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[9]~FF"
	x: 133
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25145"
	x: 133
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[10]~FF"
	x: 133
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25147"
	x: 133
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[11]~FF"
	x: 133
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25148"
	x: 133
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[12]~FF"
	x: 133
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25150"
	x: 133
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[13]~FF"
	x: 139
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25152"
	x: 139
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[14]~FF"
	x: 133
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25154"
	x: 133
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[15]~FF"
	x: 139
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25156"
	x: 139
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[16]~FF"
	x: 139
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25157"
	x: 139
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[17]~FF"
	x: 133
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25159"
	x: 133
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[18]~FF"
	x: 133
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25161"
	x: 133
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[19]~FF"
	x: 133
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25162"
	x: 133
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[20]~FF"
	x: 139
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25164"
	x: 139
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[21]~FF"
	x: 139
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25166"
	x: 139
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[22]~FF"
	x: 139
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25168"
	x: 139
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[23]~FF"
	x: 144
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__25169"
	x: 144
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[24]~FF"
	x: 144
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__25171"
	x: 144
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[25]~FF"
	x: 153
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25173"
	x: 153
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[26]~FF"
	x: 144
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25174"
	x: 144
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[27]~FF"
	x: 144
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25176"
	x: 144
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[28]~FF"
	x: 153
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25178"
	x: 153
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[29]~FF"
	x: 150
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25179"
	x: 150
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[30]~FF"
	x: 150
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__25181"
	x: 150
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[31]~FF"
	x: 150
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25182"
	x: 150
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[1]~FF"
	x: 92
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__25183"
	x: 92
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[2]~FF"
	x: 92
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25185"
	x: 92
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[3]~FF"
	x: 97
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25187"
	x: 97
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[4]~FF"
	x: 92
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25188"
	x: 92
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[5]~FF"
	x: 92
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25190"
	x: 92
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[6]~FF"
	x: 92
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25192"
	x: 92
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[7]~FF"
	x: 89
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25193"
	x: 89
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[8]~FF"
	x: 92
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25195"
	x: 92
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[9]~FF"
	x: 92
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__25197"
	x: 92
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[10]~FF"
	x: 89
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25199"
	x: 89
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[11]~FF"
	x: 89
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25200"
	x: 89
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[12]~FF"
	x: 92
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__25202"
	x: 92
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[13]~FF"
	x: 97
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25204"
	x: 97
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[14]~FF"
	x: 92
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25205"
	x: 92
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[15]~FF"
	x: 89
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25207"
	x: 89
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[16]~FF"
	x: 94
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25208"
	x: 94
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[17]~FF"
	x: 97
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25210"
	x: 97
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[18]~FF"
	x: 100
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25212"
	x: 100
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[19]~FF"
	x: 100
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25214"
	x: 100
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[20]~FF"
	x: 100
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25216"
	x: 100
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[21]~FF"
	x: 97
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25218"
	x: 97
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[22]~FF"
	x: 100
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__25219"
	x: 100
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[23]~FF"
	x: 97
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25221"
	x: 97
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[24]~FF"
	x: 105
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25223"
	x: 105
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[25]~FF"
	x: 108
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25224"
	x: 108
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[26]~FF"
	x: 114
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25226"
	x: 114
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[27]~FF"
	x: 116
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25228"
	x: 116
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[28]~FF"
	x: 116
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25229"
	x: 116
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[29]~FF"
	x: 114
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25231"
	x: 114
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[30]~FF"
	x: 108
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25233"
	x: 108
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[31]~FF"
	x: 114
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25234"
	x: 114
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[1]~FF"
	x: 89
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25235"
	x: 89
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/cal_shift_val[1]~FF"
	x: 139
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25238"
	x: 139
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/cal_shift_val[2]~FF"
	x: 139
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25241"
	x: 139
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[1]~FF"
	x: 153
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25243"
	x: 153
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[2]~FF"
	x: 150
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25245"
	x: 150
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[3]~FF"
	x: 150
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25247"
	x: 150
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[4]~FF"
	x: 169
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25248"
	x: 169
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[5]~FF"
	x: 169
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25249"
	x: 169
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[6]~FF"
	x: 169
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25251"
	x: 169
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[7]~FF"
	x: 169
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25253"
	x: 169
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[1]~FF"
	x: 153
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25267"
	x: 153
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[2]~FF"
	x: 153
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23420"
	x: 153
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/read_back_en_pipe[1]~FF"
	x: 114
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__25269"
	x: 114
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/read_back_en_pipe[2]~FF"
	x: 114
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__25271"
	x: 114
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/read_back_en_pipe[3]~FF"
	x: 116
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25272"
	x: 116
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/seq_pass_cnt[1]~FF"
	x: 105
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25282"
	x: 105
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/seq_pass_cnt[2]~FF"
	x: 108
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__25283"
	x: 108
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/seq_pass_cnt[3]~FF"
	x: 116
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25285"
	x: 116
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_cnt[1]~FF"
	x: 108
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25286"
	x: 108
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_cnt[2]~FF"
	x: 108
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25287"
	x: 108
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_cnt[3]~FF"
	x: 114
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25289"
	x: 114
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pass[1]~FF"
	x: 105
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pass[2]~FF"
	x: 114
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pass[3]~FF"
	x: 116
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pipe[1]~FF"
	x: 114
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pipe[2]~FF"
	x: 114
	y: 41
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_pipe[3]~FF"
	x: 116
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_cal_val[1]~FF"
	x: 139
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/best_cal_val[2]~FF"
	x: 139
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_bit_cnt[1]~FF"
	x: 125
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__25290"
	x: 125
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_bit_cnt[2]~FF"
	x: 125
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25291"
	x: 125
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/pass_bit_cnt[3]~FF"
	x: 125
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25293"
	x: 125
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[1]~FF"
	x: 51
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__25294"
	x: 51
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[2]~FF"
	x: 60
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__25295"
	x: 60
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[3]~FF"
	x: 51
	y: 171
}
SiteLocation {
	primitive_cell_name: "LUT__25296"
	x: 51
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[4]~FF"
	x: 51
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__25297"
	x: 51
	y: 175
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[5]~FF"
	x: 51
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__25298"
	x: 51
	y: 174
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[6]~FF"
	x: 60
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__25299"
	x: 60
	y: 174
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[7]~FF"
	x: 60
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__25300"
	x: 60
	y: 175
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[8]~FF"
	x: 51
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__25301"
	x: 51
	y: 176
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[9]~FF"
	x: 51
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__25302"
	x: 51
	y: 177
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[10]~FF"
	x: 51
	y: 178
}
SiteLocation {
	primitive_cell_name: "LUT__25303"
	x: 51
	y: 178
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[11]~FF"
	x: 51
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__25304"
	x: 51
	y: 179
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[12]~FF"
	x: 51
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25305"
	x: 51
	y: 180
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[13]~FF"
	x: 51
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__25306"
	x: 51
	y: 181
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[14]~FF"
	x: 51
	y: 187
}
SiteLocation {
	primitive_cell_name: "LUT__25307"
	x: 51
	y: 187
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[15]~FF"
	x: 51
	y: 183
}
SiteLocation {
	primitive_cell_name: "LUT__25308"
	x: 51
	y: 183
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[0]~FF"
	x: 70
	y: 188
}
SiteLocation {
	primitive_cell_name: "LUT__25334"
	x: 70
	y: 188
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/acc[0]~FF"
	x: 41
	y: 203
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_105/i1"
	x: 41
	y: 203
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[1]~FF"
	x: 70
	y: 194
}
SiteLocation {
	primitive_cell_name: "LUT__25345"
	x: 70
	y: 194
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[2]_2~FF"
	x: 70
	y: 189
}
SiteLocation {
	primitive_cell_name: "LUT__25346"
	x: 70
	y: 189
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[3]~FF"
	x: 70
	y: 198
}
SiteLocation {
	primitive_cell_name: "LUT__25347"
	x: 70
	y: 198
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[4]_2~FF"
	x: 70
	y: 199
}
SiteLocation {
	primitive_cell_name: "LUT__25349"
	x: 70
	y: 199
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[5]~FF"
	x: 70
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__25350"
	x: 70
	y: 195
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[6]_2~FF"
	x: 70
	y: 190
}
SiteLocation {
	primitive_cell_name: "LUT__25351"
	x: 70
	y: 190
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[7]~FF"
	x: 70
	y: 196
}
SiteLocation {
	primitive_cell_name: "LUT__25353"
	x: 70
	y: 196
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[8]_2~FF"
	x: 70
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25354"
	x: 70
	y: 201
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[9]_2~FF"
	x: 70
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25358"
	x: 70
	y: 200
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/acc[1]~FF"
	x: 41
	y: 204
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_105/i2"
	x: 41
	y: 204
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/acc[2]~FF"
	x: 41
	y: 205
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_105/i3"
	x: 41
	y: 205
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/acc[3]~FF"
	x: 41
	y: 206
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_105/i4"
	x: 41
	y: 206
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/acc[4]~FF"
	x: 41
	y: 207
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_105/i5"
	x: 41
	y: 207
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[0]~FF"
	x: 17
	y: 193
}
SiteLocation {
	primitive_cell_name: "LUT__25379"
	x: 17
	y: 193
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/acc[0]~FF"
	x: 17
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_105/i1"
	x: 17
	y: 169
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[1]~FF"
	x: 46
	y: 188
}
SiteLocation {
	primitive_cell_name: "LUT__25391"
	x: 46
	y: 188
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[2]_2~FF"
	x: 46
	y: 182
}
SiteLocation {
	primitive_cell_name: "LUT__25392"
	x: 46
	y: 182
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[3]~FF"
	x: 17
	y: 185
}
SiteLocation {
	primitive_cell_name: "LUT__25393"
	x: 17
	y: 185
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[4]_2~FF"
	x: 46
	y: 183
}
SiteLocation {
	primitive_cell_name: "LUT__25394"
	x: 46
	y: 183
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[5]~FF"
	x: 46
	y: 184
}
SiteLocation {
	primitive_cell_name: "LUT__25395"
	x: 46
	y: 184
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[6]_2~FF"
	x: 17
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__25396"
	x: 17
	y: 186
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[7]~FF"
	x: 17
	y: 184
}
SiteLocation {
	primitive_cell_name: "LUT__25397"
	x: 17
	y: 184
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[8]_2~FF"
	x: 17
	y: 196
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[9]_2~FF"
	x: 46
	y: 199
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/acc[1]~FF"
	x: 17
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_105/i2"
	x: 17
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/acc[2]~FF"
	x: 17
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_105/i3"
	x: 17
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/acc[3]~FF"
	x: 17
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_105/i4"
	x: 17
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/acc[4]~FF"
	x: 17
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_105/i5"
	x: 17
	y: 173
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[0]~FF"
	x: 41
	y: 214
}
SiteLocation {
	primitive_cell_name: "LUT__25417"
	x: 41
	y: 214
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/acc[0]~FF"
	x: 41
	y: 216
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_105/i1"
	x: 41
	y: 216
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[1]~FF"
	x: 41
	y: 210
}
SiteLocation {
	primitive_cell_name: "LUT__25419"
	x: 41
	y: 210
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[2]_2~FF"
	x: 17
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25420"
	x: 17
	y: 200
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[3]~FF"
	x: 41
	y: 202
}
SiteLocation {
	primitive_cell_name: "LUT__25421"
	x: 41
	y: 202
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[4]_2~FF"
	x: 17
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25422"
	x: 17
	y: 201
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[5]~FF"
	x: 41
	y: 213
}
SiteLocation {
	primitive_cell_name: "LUT__25423"
	x: 41
	y: 213
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[6]_2~FF"
	x: 41
	y: 225
}
SiteLocation {
	primitive_cell_name: "LUT__25424"
	x: 41
	y: 225
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[7]~FF"
	x: 41
	y: 209
}
SiteLocation {
	primitive_cell_name: "LUT__25425"
	x: 41
	y: 209
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[8]_2~FF"
	x: 41
	y: 240
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[9]_2~FF"
	x: 41
	y: 241
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/acc[1]~FF"
	x: 41
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_105/i2"
	x: 41
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/acc[2]~FF"
	x: 41
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_105/i3"
	x: 41
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/acc[3]~FF"
	x: 41
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_105/i4"
	x: 41
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/acc[4]~FF"
	x: 41
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_105/i5"
	x: 41
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[0]~FF"
	x: 37
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__25426"
	x: 37
	y: 145
}
SiteLocation {
	primitive_cell_name: "frst_pos~FF"
	x: 32
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25434"
	x: 32
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[0]~FF"
	x: 32
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25438"
	x: 32
	y: 107
}
SiteLocation {
	primitive_cell_name: "frst~FF"
	x: 69
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[1]~FF"
	x: 37
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__25439"
	x: 37
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[2]~FF"
	x: 37
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__25440"
	x: 37
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[3]~FF"
	x: 37
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__25441"
	x: 37
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[4]~FF"
	x: 37
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__25442"
	x: 37
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[5]~FF"
	x: 37
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__25443"
	x: 37
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[6]~FF"
	x: 37
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__25444"
	x: 37
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[7]~FF"
	x: 37
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__25445"
	x: 37
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[8]~FF"
	x: 37
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__25446"
	x: 37
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[9]~FF"
	x: 37
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__25447"
	x: 37
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[10]~FF"
	x: 37
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__25448"
	x: 37
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/vcnt[11]~FF"
	x: 37
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__25449"
	x: 37
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[1]~FF"
	x: 32
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25450"
	x: 32
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[2]~FF"
	x: 32
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25451"
	x: 32
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[3]~FF"
	x: 32
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25452"
	x: 32
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[4]~FF"
	x: 32
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25453"
	x: 32
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[5]~FF"
	x: 32
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25454"
	x: 32
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[6]~FF"
	x: 32
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25455"
	x: 32
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[7]~FF"
	x: 37
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25456"
	x: 37
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[8]~FF"
	x: 32
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25457"
	x: 32
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[9]~FF"
	x: 32
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25458"
	x: 32
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[10]~FF"
	x: 32
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25459"
	x: 32
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/hcnt[11]~FF"
	x: 37
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25460"
	x: 37
	y: 139
}
SiteLocation {
	primitive_cell_name: "r_frst_cnt[1]~FF"
	x: 57
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25470"
	x: 57
	y: 103
}
SiteLocation {
	primitive_cell_name: "r_frst_cnt[2]~FF"
	x: 57
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25471"
	x: 57
	y: 104
}
SiteLocation {
	primitive_cell_name: "r_frst_cnt[3]~FF"
	x: 57
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25472"
	x: 57
	y: 102
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[1]~FF"
	x: 53
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25473"
	x: 53
	y: 110
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[2]~FF"
	x: 51
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25474"
	x: 51
	y: 115
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[3]~FF"
	x: 51
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25475"
	x: 51
	y: 116
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[4]~FF"
	x: 53
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25477"
	x: 53
	y: 116
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[5]~FF"
	x: 60
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25479"
	x: 60
	y: 116
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[6]~FF"
	x: 60
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25481"
	x: 60
	y: 111
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[7]~FF"
	x: 60
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25483"
	x: 60
	y: 110
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[8]~FF"
	x: 60
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25485"
	x: 60
	y: 109
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[9]~FF"
	x: 60
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25487"
	x: 60
	y: 108
}
SiteLocation {
	primitive_cell_name: "r_fix_rate[10]~FF"
	x: 57
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25489"
	x: 57
	y: 110
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[1]~FF"
	x: 27
	y: 116
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[2]~FF"
	x: 35
	y: 104
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[3]~FF"
	x: 35
	y: 105
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[4]~FF"
	x: 45
	y: 106
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[5]~FF"
	x: 50
	y: 114
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[6]~FF"
	x: 57
	y: 117
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[7]~FF"
	x: 50
	y: 109
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[8]~FF"
	x: 60
	y: 105
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[9]~FF"
	x: 51
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25490"
	x: 51
	y: 107
}
SiteLocation {
	primitive_cell_name: "r_rate_coe[10]~FF"
	x: 60
	y: 102
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/state[1]~FF"
	x: 26
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25501"
	x: 26
	y: 66
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/state[0]~FF"
	x: 25
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25507"
	x: 25
	y: 66
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[1]~FF"
	x: 12
	y: 83
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i1"
	x: 12
	y: 83
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[0]~FF"
	x: 12
	y: 82
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/state[2]~FF"
	x: 27
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25544"
	x: 27
	y: 66
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[2]~FF"
	x: 12
	y: 84
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i2"
	x: 12
	y: 84
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[3]~FF"
	x: 12
	y: 85
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i3"
	x: 12
	y: 85
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[4]~FF"
	x: 12
	y: 86
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i4"
	x: 12
	y: 86
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[5]~FF"
	x: 12
	y: 87
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i5"
	x: 12
	y: 87
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[6]~FF"
	x: 12
	y: 88
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i6"
	x: 12
	y: 88
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[7]~FF"
	x: 12
	y: 89
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i7"
	x: 12
	y: 89
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[8]~FF"
	x: 12
	y: 90
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i8"
	x: 12
	y: 90
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[9]~FF"
	x: 12
	y: 91
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i9"
	x: 12
	y: 91
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[10]~FF"
	x: 12
	y: 92
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i10"
	x: 12
	y: 92
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[11]~FF"
	x: 12
	y: 93
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i11"
	x: 12
	y: 93
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[12]~FF"
	x: 12
	y: 94
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i12"
	x: 12
	y: 94
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[13]~FF"
	x: 12
	y: 95
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i13"
	x: 12
	y: 95
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[14]~FF"
	x: 12
	y: 96
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i14"
	x: 12
	y: 96
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[15]~FF"
	x: 12
	y: 97
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i15"
	x: 12
	y: 97
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[16]~FF"
	x: 12
	y: 98
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i16"
	x: 12
	y: 98
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[17]~FF"
	x: 12
	y: 99
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i17"
	x: 12
	y: 99
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[18]~FF"
	x: 12
	y: 100
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i18"
	x: 12
	y: 100
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[19]~FF"
	x: 12
	y: 101
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i19"
	x: 12
	y: 101
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[20]~FF"
	x: 12
	y: 102
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i20"
	x: 12
	y: 102
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[21]~FF"
	x: 12
	y: 103
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i21"
	x: 12
	y: 103
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[22]~FF"
	x: 12
	y: 104
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i22"
	x: 12
	y: 104
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[23]~FF"
	x: 12
	y: 105
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i23"
	x: 12
	y: 105
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[24]~FF"
	x: 12
	y: 106
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i24"
	x: 12
	y: 106
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[25]~FF"
	x: 12
	y: 107
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i25"
	x: 12
	y: 107
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[26]~FF"
	x: 12
	y: 108
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i26"
	x: 12
	y: 108
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[27]~FF"
	x: 12
	y: 109
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i27"
	x: 12
	y: 109
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[28]~FF"
	x: 12
	y: 110
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i28"
	x: 12
	y: 110
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[29]~FF"
	x: 12
	y: 111
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i29"
	x: 12
	y: 111
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[30]~FF"
	x: 12
	y: 112
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i30"
	x: 12
	y: 112
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/cnt_time_1s[31]~FF"
	x: 12
	y: 113
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/add_108/i31"
	x: 12
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[0]~FF"
	x: 78
	y: 185
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i1"
	x: 78
	y: 185
}
SiteLocation {
	primitive_cell_name: "uart_tx_o~FF"
	x: 88
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25551"
	x: 88
	y: 200
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[0]~FF"
	x: 88
	y: 198
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[1]~FF"
	x: 78
	y: 186
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i2"
	x: 78
	y: 186
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[2]~FF"
	x: 78
	y: 187
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i3"
	x: 78
	y: 187
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[3]~FF"
	x: 78
	y: 188
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i4"
	x: 78
	y: 188
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[4]~FF"
	x: 78
	y: 189
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i5"
	x: 78
	y: 189
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[5]~FF"
	x: 78
	y: 190
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i6"
	x: 78
	y: 190
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[6]~FF"
	x: 78
	y: 191
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i7"
	x: 78
	y: 191
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[7]~FF"
	x: 78
	y: 192
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i8"
	x: 78
	y: 192
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_baud_cnt[8]~FF"
	x: 78
	y: 193
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/sub_19/add_2/i9"
	x: 78
	y: 193
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[1]~FF"
	x: 88
	y: 196
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[2]~FF"
	x: 88
	y: 197
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[3]~FF"
	x: 88
	y: 192
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[4]~FF"
	x: 88
	y: 188
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[5]~FF"
	x: 88
	y: 189
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[6]~FF"
	x: 88
	y: 187
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[7]~FF"
	x: 88
	y: 186
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[8]~FF"
	x: 88
	y: 190
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_TX/r_bit_flag[9]~FF"
	x: 88
	y: 195
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[1]~FF"
	x: 28
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[0]~FF"
	x: 28
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_rxd_neg~FF"
	x: 25
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25557"
	x: 25
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[0]~FF"
	x: 28
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25558"
	x: 28
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[6]~FF"
	x: 26
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[5]~FF"
	x: 28
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[4]~FF"
	x: 28
	y: 49
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[0]~FF"
	x: 32
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[9]~FF"
	x: 25
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[3]~FF"
	x: 28
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[2]~FF"
	x: 25
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_rxd_3ff[0]~FF"
	x: 21
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[8]~FF"
	x: 25
	y: 49
}
SiteLocation {
	primitive_cell_name: "s_user_rx_valid~FF"
	x: 25
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25563"
	x: 25
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_bit_flag[7]~FF"
	x: 25
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[1]~FF"
	x: 28
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__25564"
	x: 28
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[2]~FF"
	x: 27
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i3"
	x: 27
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[3]~FF"
	x: 25
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25566"
	x: 25
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[4]~FF"
	x: 28
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25567"
	x: 28
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[5]~FF"
	x: 28
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25568"
	x: 28
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[6]~FF"
	x: 27
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i7"
	x: 27
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[7]~FF"
	x: 25
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__25569"
	x: 25
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_baud_cnt[8]~FF"
	x: 25
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25570"
	x: 25
	y: 57
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[1]~FF"
	x: 32
	y: 28
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[2]~FF"
	x: 32
	y: 29
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[3]~FF"
	x: 25
	y: 30
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[4]~FF"
	x: 25
	y: 36
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[5]~FF"
	x: 25
	y: 37
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[6]~FF"
	x: 28
	y: 42
}
SiteLocation {
	primitive_cell_name: "s_user_rx_data[7]~FF"
	x: 25
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_rxd_3ff[1]~FF"
	x: 25
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/r_rxd_3ff[2]~FF"
	x: 25
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[0]~FF"
	x: 21
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_rgb_flag[0]~FF"
	x: 25
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[0]~FF"
	x: 32
	y: 22
}
SiteLocation {
	primitive_cell_name: "AXI_AWVALID~FF"
	x: 113
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25577"
	x: 113
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb_vld~FF"
	x: 25
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25590"
	x: 25
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/rst_busy~FF"
	x: 28
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[1]~FF"
	x: 21
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i1"
	x: 21
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[2]~FF"
	x: 21
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i2"
	x: 21
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[3]~FF"
	x: 21
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i3"
	x: 21
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[4]~FF"
	x: 21
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i4"
	x: 21
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[5]~FF"
	x: 21
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i5"
	x: 21
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[6]~FF"
	x: 21
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i6"
	x: 21
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[7]~FF"
	x: 21
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i7"
	x: 21
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[8]~FF"
	x: 21
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i8"
	x: 21
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[9]~FF"
	x: 21
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i9"
	x: 21
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[10]~FF"
	x: 21
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i10"
	x: 21
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[11]~FF"
	x: 21
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i11"
	x: 21
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[12]~FF"
	x: 21
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i12"
	x: 21
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[13]~FF"
	x: 21
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i13"
	x: 21
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[14]~FF"
	x: 21
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i14"
	x: 21
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_axi_wlen[0]~FF"
	x: 113
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25591"
	x: 113
	y: 82
}
SiteLocation {
	primitive_cell_name: "o_uart_tx_done~FF"
	x: 25
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25595"
	x: 25
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_en~FF"
	x: 21
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[15]~FF"
	x: 21
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i15"
	x: 21
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[16]~FF"
	x: 21
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i16"
	x: 21
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[17]~FF"
	x: 21
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i17"
	x: 21
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[18]~FF"
	x: 21
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i18"
	x: 21
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[19]~FF"
	x: 21
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i19"
	x: 21
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[20]~FF"
	x: 21
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i20"
	x: 21
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[21]~FF"
	x: 21
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i21"
	x: 21
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[22]~FF"
	x: 21
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i22"
	x: 21
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[23]~FF"
	x: 21
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i23"
	x: 21
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[24]~FF"
	x: 21
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i24"
	x: 21
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[25]~FF"
	x: 21
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i25"
	x: 21
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[26]~FF"
	x: 21
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i26"
	x: 21
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_wait_cnt[27]~FF"
	x: 21
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_107/i27"
	x: 21
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_rgb_flag[1]~FF"
	x: 25
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_rgb_flag[2]~FF"
	x: 25
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[1]~FF"
	x: 32
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[2]~FF"
	x: 32
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[3]~FF"
	x: 32
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[4]~FF"
	x: 25
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[5]~FF"
	x: 25
	y: 40
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[6]~FF"
	x: 32
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[7]~FF"
	x: 28
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[8]~FF"
	x: 32
	y: 9
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[9]~FF"
	x: 32
	y: 8
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[10]~FF"
	x: 32
	y: 10
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[11]~FF"
	x: 32
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[12]~FF"
	x: 25
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[13]~FF"
	x: 25
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[14]~FF"
	x: 28
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[15]~FF"
	x: 28
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[16]~FF"
	x: 32
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[17]~FF"
	x: 32
	y: 3
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[18]~FF"
	x: 32
	y: 4
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[19]~FF"
	x: 32
	y: 5
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[20]~FF"
	x: 25
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[21]~FF"
	x: 25
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[22]~FF"
	x: 27
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_i_rgb[23]~FF"
	x: 28
	y: 45
}
SiteLocation {
	primitive_cell_name: "AXI_WVALID~FF"
	x: 126
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__22826"
	x: 126
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 28
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 25
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1"
	x: 25
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[0]~FF"
	x: 25
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 25
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2"
	x: 25
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 25
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3"
	x: 25
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 25
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4"
	x: 25
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 25
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5"
	x: 25
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 25
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6"
	x: 25
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[1]~FF"
	x: 32
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i1"
	x: 32
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[2]~FF"
	x: 32
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i2"
	x: 32
	y: 33
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[3]~FF"
	x: 32
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i3"
	x: 32
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[4]~FF"
	x: 32
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i4"
	x: 32
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[5]~FF"
	x: 32
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i5"
	x: 32
	y: 36
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[6]~FF"
	x: 32
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i6"
	x: 32
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/waddr[7]~FF"
	x: 32
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i7"
	x: 32
	y: 38
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[9]~FF"
	x: 172
	y: 125
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[10]~FF"
	x: 172
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i1"
	x: 172
	y: 128
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[11]~FF"
	x: 172
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i2"
	x: 172
	y: 129
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[12]~FF"
	x: 172
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i3"
	x: 172
	y: 130
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[13]~FF"
	x: 172
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i4"
	x: 172
	y: 131
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[14]~FF"
	x: 172
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i5"
	x: 172
	y: 132
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[15]~FF"
	x: 172
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i6"
	x: 172
	y: 133
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[16]~FF"
	x: 172
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i7"
	x: 172
	y: 134
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[17]~FF"
	x: 172
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i8"
	x: 172
	y: 135
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[18]~FF"
	x: 172
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i9"
	x: 172
	y: 136
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[19]~FF"
	x: 172
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i10"
	x: 172
	y: 137
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[20]~FF"
	x: 172
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i11"
	x: 172
	y: 138
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[21]~FF"
	x: 172
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i12"
	x: 172
	y: 139
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[22]~FF"
	x: 172
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i13"
	x: 172
	y: 140
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[23]~FF"
	x: 172
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i14"
	x: 172
	y: 141
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[24]~FF"
	x: 172
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i15"
	x: 172
	y: 142
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[25]~FF"
	x: 172
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i16"
	x: 172
	y: 143
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[26]~FF"
	x: 172
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i17"
	x: 172
	y: 144
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[27]~FF"
	x: 172
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i18"
	x: 172
	y: 145
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[28]~FF"
	x: 172
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i19"
	x: 172
	y: 146
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[29]~FF"
	x: 172
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i20"
	x: 172
	y: 147
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[30]~FF"
	x: 172
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i21"
	x: 172
	y: 148
}
SiteLocation {
	primitive_cell_name: "AXI_AWADDR[31]~FF"
	x: 172
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/add_109/i22"
	x: 172
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_axi_wlen[1]~FF"
	x: 113
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25597"
	x: 113
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_axi_wlen[2]~FF"
	x: 113
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25598"
	x: 113
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_axi_wlen[3]~FF"
	x: 113
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25599"
	x: 113
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/r_axi_wlen[4]~FF"
	x: 113
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25600"
	x: 113
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_vld~FF"
	x: 25
	y: 70
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[0]~FF"
	x: 51
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[0]~FF"
	x: 38
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i1"
	x: 38
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[0]~FF"
	x: 38
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[0]~FF"
	x: 45
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_bw_vld~FF"
	x: 21
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h_vld~FF"
	x: 21
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_img_h_vld~FF"
	x: 35
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_vld[0]~FF"
	x: 38
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25637"
	x: 38
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_org_h_vld~FF"
	x: 50
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[0]~FF"
	x: 50
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_vld~FF"
	x: 69
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25642"
	x: 69
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[6]~FF"
	x: 32
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[7]~FF"
	x: 32
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[8]~FF"
	x: 32
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[9]~FF"
	x: 32
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[10]~FF"
	x: 32
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[11]~FF"
	x: 32
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[12]~FF"
	x: 32
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[13]~FF"
	x: 32
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[14]~FF"
	x: 21
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[15]~FF"
	x: 32
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[16]~FF"
	x: 32
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[17]~FF"
	x: 32
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[18]~FF"
	x: 32
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_height[19]~FF"
	x: 32
	y: 96
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[1]~FF"
	x: 50
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i2"
	x: 50
	y: 86
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[2]~FF"
	x: 50
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i3"
	x: 50
	y: 87
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[3]~FF"
	x: 50
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i4"
	x: 50
	y: 88
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[4]~FF"
	x: 50
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i5"
	x: 50
	y: 89
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[5]~FF"
	x: 50
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i6"
	x: 50
	y: 90
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[6]~FF"
	x: 50
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i7"
	x: 50
	y: 91
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[7]~FF"
	x: 50
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i8"
	x: 50
	y: 92
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[8]~FF"
	x: 50
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i9"
	x: 50
	y: 93
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[9]~FF"
	x: 50
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i10"
	x: 50
	y: 94
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[10]~FF"
	x: 50
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i11"
	x: 50
	y: 95
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[11]~FF"
	x: 50
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i12"
	x: 50
	y: 96
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[12]~FF"
	x: 50
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i13"
	x: 50
	y: 97
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[13]~FF"
	x: 50
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i14"
	x: 50
	y: 98
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[14]~FF"
	x: 50
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i15"
	x: 50
	y: 99
}
SiteLocation {
	primitive_cell_name: "s_roi_bw[15]~FF"
	x: 50
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i16"
	x: 50
	y: 100
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[1]~FF"
	x: 51
	y: 87
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[2]~FF"
	x: 47
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25643"
	x: 47
	y: 85
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[3]~FF"
	x: 47
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25644"
	x: 47
	y: 83
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[4]~FF"
	x: 45
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25645"
	x: 45
	y: 84
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[5]~FF"
	x: 51
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25647"
	x: 51
	y: 85
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[6]~FF"
	x: 51
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25648"
	x: 51
	y: 88
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[7]~FF"
	x: 51
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25650"
	x: 51
	y: 91
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[8]~FF"
	x: 51
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25651"
	x: 51
	y: 90
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[9]~FF"
	x: 51
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25652"
	x: 51
	y: 92
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[10]~FF"
	x: 51
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25654"
	x: 51
	y: 94
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[11]~FF"
	x: 51
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25655"
	x: 51
	y: 98
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[12]~FF"
	x: 51
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25656"
	x: 51
	y: 96
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[13]~FF"
	x: 51
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__25658"
	x: 51
	y: 100
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[14]~FF"
	x: 47
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25659"
	x: 47
	y: 101
}
SiteLocation {
	primitive_cell_name: "s_roi_ew[15]~FF"
	x: 50
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25660"
	x: 50
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[1]~FF"
	x: 38
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i2"
	x: 38
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[2]~FF"
	x: 38
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i3"
	x: 38
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[3]~FF"
	x: 38
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i4"
	x: 38
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[4]~FF"
	x: 38
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i5"
	x: 38
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[5]~FF"
	x: 38
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i6"
	x: 38
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[6]~FF"
	x: 38
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i7"
	x: 38
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[7]~FF"
	x: 38
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i8"
	x: 38
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[8]~FF"
	x: 38
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i9"
	x: 38
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[9]~FF"
	x: 38
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i10"
	x: 38
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[10]~FF"
	x: 38
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i11"
	x: 38
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[11]~FF"
	x: 38
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i12"
	x: 38
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[12]~FF"
	x: 38
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i13"
	x: 38
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[13]~FF"
	x: 38
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i14"
	x: 38
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[14]~FF"
	x: 38
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i15"
	x: 38
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_bh[15]~FF"
	x: 38
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i16"
	x: 38
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[1]~FF"
	x: 38
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25661"
	x: 38
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[2]~FF"
	x: 38
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25662"
	x: 38
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[3]~FF"
	x: 35
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25664"
	x: 35
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[4]~FF"
	x: 35
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25665"
	x: 35
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[5]~FF"
	x: 35
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25666"
	x: 35
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[6]~FF"
	x: 35
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25668"
	x: 35
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[7]~FF"
	x: 35
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25669"
	x: 35
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[8]~FF"
	x: 35
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25670"
	x: 35
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[9]~FF"
	x: 32
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25672"
	x: 32
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[10]~FF"
	x: 32
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25673"
	x: 32
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[11]~FF"
	x: 35
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25675"
	x: 35
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[12]~FF"
	x: 35
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25676"
	x: 35
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[13]~FF"
	x: 32
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__25677"
	x: 32
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_eh[14]~FF"
	x: 35
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25678"
	x: 35
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[1]~FF"
	x: 45
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i1"
	x: 45
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[2]~FF"
	x: 45
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i2"
	x: 45
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[3]~FF"
	x: 45
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i3"
	x: 45
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[4]~FF"
	x: 45
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i4"
	x: 45
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[5]~FF"
	x: 45
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i5"
	x: 45
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[6]~FF"
	x: 45
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i6"
	x: 45
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[7]~FF"
	x: 45
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i7"
	x: 45
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[8]~FF"
	x: 45
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i8"
	x: 45
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[9]~FF"
	x: 45
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i9"
	x: 45
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[10]~FF"
	x: 45
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i10"
	x: 45
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[11]~FF"
	x: 45
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i11"
	x: 45
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[12]~FF"
	x: 45
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i12"
	x: 45
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[13]~FF"
	x: 45
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i13"
	x: 45
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[14]~FF"
	x: 45
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i14"
	x: 45
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_h[15]~FF"
	x: 45
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_219/i15"
	x: 45
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_roi_vld[1]~FF"
	x: 38
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[1]~FF"
	x: 57
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i1"
	x: 57
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[2]~FF"
	x: 57
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i2"
	x: 57
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[3]~FF"
	x: 57
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i3"
	x: 57
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[4]~FF"
	x: 57
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i4"
	x: 57
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[5]~FF"
	x: 57
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i5"
	x: 57
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[6]~FF"
	x: 57
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i6"
	x: 57
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[7]~FF"
	x: 57
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i7"
	x: 57
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[8]~FF"
	x: 57
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i8"
	x: 57
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[9]~FF"
	x: 57
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i9"
	x: 57
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_ram_waddr[10]~FF"
	x: 57
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_221/i10"
	x: 57
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[7]~FF"
	x: 45
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[8]~FF"
	x: 45
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[9]~FF"
	x: 47
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i10"
	x: 47
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[10]~FF"
	x: 47
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i11"
	x: 47
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[11]~FF"
	x: 47
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i12"
	x: 47
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[12]~FF"
	x: 47
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i13"
	x: 47
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[13]~FF"
	x: 47
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i14"
	x: 47
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[14]~FF"
	x: 47
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i15"
	x: 47
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[15]~FF"
	x: 47
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i16"
	x: 47
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[16]~FF"
	x: 47
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i17"
	x: 47
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[17]~FF"
	x: 47
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i18"
	x: 47
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[18]~FF"
	x: 47
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i19"
	x: 47
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[19]~FF"
	x: 47
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i20"
	x: 47
	y: 97
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__u_IMG_RAM_TOP/u_IMG_H_RAM/add_107/i20"
	x: 47
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/r_resize_width[20]~FF"
	x: 47
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[0]~FF"
	x: 64
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i1"
	x: 64
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_h_ram_rready~FF"
	x: 80
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[0]~FF"
	x: 73
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25679"
	x: 73
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[0]~FF"
	x: 67
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_org_h_vld[0]~FF"
	x: 67
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h_vld[0]~FF"
	x: 73
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[0]~FF"
	x: 80
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_space[0]~FF"
	x: 76
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25711"
	x: 76
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_id[0]~FF"
	x: 84
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_h_ram_re~FF"
	x: 67
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[1]~FF"
	x: 64
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i2"
	x: 64
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[2]~FF"
	x: 64
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i3"
	x: 64
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[3]~FF"
	x: 64
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i4"
	x: 64
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[4]~FF"
	x: 64
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i5"
	x: 64
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[5]~FF"
	x: 64
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i6"
	x: 64
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[6]~FF"
	x: 64
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i7"
	x: 64
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[7]~FF"
	x: 64
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i8"
	x: 64
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[8]~FF"
	x: 64
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i9"
	x: 64
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[9]~FF"
	x: 64
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i10"
	x: 64
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_h_ram_raddr[10]~FF"
	x: 64
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_22/i11"
	x: 64
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[1]~FF"
	x: 69
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25719"
	x: 69
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[2]~FF"
	x: 68
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25720"
	x: 68
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[3]~FF"
	x: 68
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25721"
	x: 68
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[4]~FF"
	x: 69
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25722"
	x: 69
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[5]~FF"
	x: 73
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25723"
	x: 73
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[6]~FF"
	x: 68
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25724"
	x: 68
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[7]~FF"
	x: 73
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25725"
	x: 73
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h[8]~FF"
	x: 69
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25726"
	x: 69
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[1]~FF"
	x: 67
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[2]~FF"
	x: 67
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[3]~FF"
	x: 67
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[4]~FF"
	x: 67
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[5]~FF"
	x: 69
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[6]~FF"
	x: 69
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[7]~FF"
	x: 68
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[8]~FF"
	x: 67
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[9]~FF"
	x: 67
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[10]~FF"
	x: 68
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[11]~FF"
	x: 68
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[12]~FF"
	x: 69
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[13]~FF"
	x: 68
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_fix_h[14]~FF"
	x: 68
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_org_h_vld[1]~FF"
	x: 69
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_req_h_vld[1]~FF"
	x: 80
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[1]~FF"
	x: 80
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[2]~FF"
	x: 84
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[3]~FF"
	x: 84
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[4]~FF"
	x: 85
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[5]~FF"
	x: 84
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[6]~FF"
	x: 84
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[7]~FF"
	x: 85
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[8]~FF"
	x: 85
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_now_max_h[9]~FF"
	x: 85
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/rst_busy~FF"
	x: 80
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 80
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[0]~FF"
	x: 76
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 75
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1"
	x: 75
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/waddr[0]~FF"
	x: 76
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[1]~FF"
	x: 76
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[2]~FF"
	x: 77
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[3]~FF"
	x: 77
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[4]~FF"
	x: 75
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[5]~FF"
	x: 75
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 75
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2"
	x: 75
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 75
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3"
	x: 75
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 75
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4"
	x: 75
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 75
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5"
	x: 75
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 75
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6"
	x: 75
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/waddr[1]~FF"
	x: 76
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i1"
	x: 76
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/waddr[2]~FF"
	x: 76
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i2"
	x: 76
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/waddr[3]~FF"
	x: 76
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i3"
	x: 76
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/waddr[4]~FF"
	x: 76
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i4"
	x: 76
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[5]~FF"
	x: 76
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i5"
	x: 76
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/rst_busy~FF"
	x: 85
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 85
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[0]~FF"
	x: 90
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 93
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1"
	x: 93
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/waddr[0]~FF"
	x: 90
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[1]~FF"
	x: 95
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[2]~FF"
	x: 93
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[3]~FF"
	x: 95
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[4]~FF"
	x: 95
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[5]~FF"
	x: 90
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 93
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2"
	x: 93
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 93
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3"
	x: 93
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 93
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4"
	x: 93
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 93
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5"
	x: 93
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 93
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6"
	x: 93
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/waddr[1]~FF"
	x: 90
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i1"
	x: 90
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/waddr[2]~FF"
	x: 90
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i2"
	x: 90
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/waddr[3]~FF"
	x: 90
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i3"
	x: 90
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/waddr[4]~FF"
	x: 90
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i4"
	x: 90
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[5]~FF"
	x: 90
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i5"
	x: 90
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_space[1]~FF"
	x: 76
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25733"
	x: 76
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_space[2]~FF"
	x: 76
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25735"
	x: 76
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_space[3]~FF"
	x: 76
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25736"
	x: 76
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_id[1]~FF"
	x: 84
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25737"
	x: 84
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/r_8row_id[2]~FF"
	x: 84
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25738"
	x: 84
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/rst_busy~FF"
	x: 84
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 84
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[0]~FF"
	x: 85
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 85
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1"
	x: 85
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/waddr[0]~FF"
	x: 84
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[1]~FF"
	x: 84
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[2]~FF"
	x: 85
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[3]~FF"
	x: 86
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[4]~FF"
	x: 86
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr_r[5]~FF"
	x: 84
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 85
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2"
	x: 85
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 85
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3"
	x: 85
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 85
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4"
	x: 85
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 85
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5"
	x: 85
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 85
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6"
	x: 85
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/waddr[1]~FF"
	x: 84
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i1"
	x: 84
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/waddr[2]~FF"
	x: 84
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i2"
	x: 84
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/waddr[3]~FF"
	x: 84
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i3"
	x: 84
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/waddr[4]~FF"
	x: 84
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i4"
	x: 84
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[5]~FF"
	x: 84
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/add_35/i5"
	x: 84
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/r_rc_size[0]~FF"
	x: 78
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25739"
	x: 78
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[0]~FF"
	x: 79
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wcnt[0]~FF"
	x: 75
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[0]~FF"
	x: 75
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_we~FF"
	x: 76
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__22837"
	x: 76
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/r_axi_rbusy~FF"
	x: 79
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25698"
	x: 79
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/r_rc_size[1]~FF"
	x: 78
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25751"
	x: 78
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/r_rc_size[2]~FF"
	x: 80
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25752"
	x: 80
	y: 103
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[9]~FF"
	x: 79
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25753"
	x: 79
	y: 99
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[10]~FF"
	x: 78
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25754"
	x: 78
	y: 97
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[11]~FF"
	x: 78
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25755"
	x: 78
	y: 101
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[12]~FF"
	x: 77
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25756"
	x: 77
	y: 99
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[13]~FF"
	x: 78
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25757"
	x: 78
	y: 105
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[14]~FF"
	x: 79
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25758"
	x: 79
	y: 101
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[15]~FF"
	x: 76
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25759"
	x: 76
	y: 102
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[16]~FF"
	x: 78
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25760"
	x: 78
	y: 103
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[17]~FF"
	x: 79
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25761"
	x: 79
	y: 102
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[18]~FF"
	x: 77
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25762"
	x: 77
	y: 105
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[19]~FF"
	x: 77
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25763"
	x: 77
	y: 101
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[20]~FF"
	x: 80
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25764"
	x: 80
	y: 102
}
SiteLocation {
	primitive_cell_name: "AXI_ARADDR[21]~FF"
	x: 74
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i12"
	x: 74
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[1]~FF"
	x: 75
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25765"
	x: 75
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[2]~FF"
	x: 80
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25766"
	x: 80
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[3]~FF"
	x: 76
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25767"
	x: 76
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[4]~FF"
	x: 78
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25768"
	x: 78
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[5]~FF"
	x: 78
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25769"
	x: 78
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[6]~FF"
	x: 76
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25770"
	x: 76
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_waddr[7]~FF"
	x: 76
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25771"
	x: 76
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wcnt[1]~FF"
	x: 75
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25772"
	x: 75
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wcnt[2]~FF"
	x: 75
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25773"
	x: 75
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[1]~FF"
	x: 78
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[2]~FF"
	x: 67
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[3]~FF"
	x: 75
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[4]~FF"
	x: 67
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[5]~FF"
	x: 67
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[6]~FF"
	x: 64
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[7]~FF"
	x: 64
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[8]~FF"
	x: 75
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[9]~FF"
	x: 75
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[10]~FF"
	x: 78
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[11]~FF"
	x: 114
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[12]~FF"
	x: 75
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[13]~FF"
	x: 75
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[14]~FF"
	x: 67
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[15]~FF"
	x: 67
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[16]~FF"
	x: 78
	y: 37
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[17]~FF"
	x: 78
	y: 38
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[18]~FF"
	x: 89
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[19]~FF"
	x: 82
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[20]~FF"
	x: 89
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[21]~FF"
	x: 92
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[22]~FF"
	x: 89
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[23]~FF"
	x: 100
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[32]~FF"
	x: 100
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[33]~FF"
	x: 100
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[34]~FF"
	x: 100
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[35]~FF"
	x: 92
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[36]~FF"
	x: 75
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[37]~FF"
	x: 92
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[38]~FF"
	x: 82
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[39]~FF"
	x: 97
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[40]~FF"
	x: 125
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[41]~FF"
	x: 133
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[42]~FF"
	x: 114
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[43]~FF"
	x: 114
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[44]~FF"
	x: 97
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[45]~FF"
	x: 100
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[46]~FF"
	x: 82
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[47]~FF"
	x: 97
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[48]~FF"
	x: 89
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[49]~FF"
	x: 82
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[50]~FF"
	x: 82
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[51]~FF"
	x: 92
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[52]~FF"
	x: 100
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[53]~FF"
	x: 100
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[54]~FF"
	x: 108
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[55]~FF"
	x: 100
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[64]~FF"
	x: 100
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[65]~FF"
	x: 100
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[66]~FF"
	x: 100
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[67]~FF"
	x: 97
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[68]~FF"
	x: 67
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[69]~FF"
	x: 67
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[70]~FF"
	x: 82
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[71]~FF"
	x: 89
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[72]~FF"
	x: 108
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[73]~FF"
	x: 108
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[74]~FF"
	x: 108
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[75]~FF"
	x: 100
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[76]~FF"
	x: 89
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[77]~FF"
	x: 89
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[78]~FF"
	x: 89
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[79]~FF"
	x: 89
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[80]~FF"
	x: 82
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[81]~FF"
	x: 92
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[82]~FF"
	x: 92
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[83]~FF"
	x: 97
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[84]~FF"
	x: 100
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[85]~FF"
	x: 100
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[86]~FF"
	x: 133
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[87]~FF"
	x: 108
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[96]~FF"
	x: 97
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[97]~FF"
	x: 92
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[98]~FF"
	x: 78
	y: 11
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[99]~FF"
	x: 75
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[100]~FF"
	x: 64
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[101]~FF"
	x: 67
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[102]~FF"
	x: 82
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[103]~FF"
	x: 64
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[104]~FF"
	x: 82
	y: 12
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[105]~FF"
	x: 82
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[106]~FF"
	x: 114
	y: 19
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[107]~FF"
	x: 92
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[108]~FF"
	x: 114
	y: 20
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[109]~FF"
	x: 97
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[110]~FF"
	x: 78
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[111]~FF"
	x: 78
	y: 35
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[112]~FF"
	x: 64
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[113]~FF"
	x: 67
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[114]~FF"
	x: 82
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[115]~FF"
	x: 92
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[116]~FF"
	x: 97
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[117]~FF"
	x: 114
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[118]~FF"
	x: 114
	y: 18
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/s_bram_wdata[119]~FF"
	x: 133
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[3]~FF"
	x: 75
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[2]~FF"
	x: 75
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[1]~FF"
	x: 75
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[0]~FF"
	x: 82
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram1_we~FF"
	x: 76
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25774"
	x: 76
	y: 85
}
SiteLocation {
	primitive_cell_name: "s_bram_rvld~FF"
	x: 67
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[0]~FF"
	x: 92
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[4]~FF"
	x: 75
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram0_we~FF"
	x: 80
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25775"
	x: 80
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[5]~FF"
	x: 80
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[6]~FF"
	x: 73
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[7]~FF"
	x: 80
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[8]~FF"
	x: 75
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_waddr[9]~FF"
	x: 75
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[1]~FF"
	x: 92
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[2]~FF"
	x: 67
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[3]~FF"
	x: 67
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[4]~FF"
	x: 28
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[5]~FF"
	x: 45
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[6]~FF"
	x: 43
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[7]~FF"
	x: 45
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[8]~FF"
	x: 97
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[9]~FF"
	x: 89
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[10]~FF"
	x: 114
	y: 34
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[11]~FF"
	x: 114
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[12]~FF"
	x: 82
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[13]~FF"
	x: 82
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF"
	x: 67
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[15]~FF"
	x: 67
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[16]~FF"
	x: 64
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[17]~FF"
	x: 45
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[18]~FF"
	x: 89
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[19]~FF"
	x: 82
	y: 43
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[20]~FF"
	x: 108
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[21]~FF"
	x: 112
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[22]~FF"
	x: 114
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[23]~FF"
	x: 133
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[32]~FF"
	x: 100
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[33]~FF"
	x: 99
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[34]~FF"
	x: 75
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[35]~FF"
	x: 75
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[36]~FF"
	x: 28
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[37]~FF"
	x: 28
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[38]~FF"
	x: 43
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[39]~FF"
	x: 45
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[40]~FF"
	x: 125
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[41]~FF"
	x: 133
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[42]~FF"
	x: 114
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[43]~FF"
	x: 114
	y: 39
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[44]~FF"
	x: 97
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[45]~FF"
	x: 100
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[46]~FF"
	x: 75
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[47]~FF"
	x: 75
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[48]~FF"
	x: 64
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[49]~FF"
	x: 45
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[50]~FF"
	x: 82
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[51]~FF"
	x: 92
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[52]~FF"
	x: 112
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[53]~FF"
	x: 112
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[54]~FF"
	x: 133
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[55]~FF"
	x: 133
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[64]~FF"
	x: 100
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[65]~FF"
	x: 100
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[66]~FF"
	x: 75
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[67]~FF"
	x: 73
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[68]~FF"
	x: 43
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[69]~FF"
	x: 25
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[70]~FF"
	x: 64
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[71]~FF"
	x: 45
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[72]~FF"
	x: 114
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[73]~FF"
	x: 114
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[74]~FF"
	x: 116
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[75]~FF"
	x: 114
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[76]~FF"
	x: 89
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[77]~FF"
	x: 89
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[78]~FF"
	x: 75
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[79]~FF"
	x: 75
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[80]~FF"
	x: 67
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[81]~FF"
	x: 64
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[82]~FF"
	x: 89
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[83]~FF"
	x: 89
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[84]~FF"
	x: 114
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[85]~FF"
	x: 112
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[86]~FF"
	x: 133
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[87]~FF"
	x: 133
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[96]~FF"
	x: 97
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[97]~FF"
	x: 92
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[98]~FF"
	x: 67
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[99]~FF"
	x: 69
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[100]~FF"
	x: 25
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[101]~FF"
	x: 28
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[102]~FF"
	x: 64
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[103]~FF"
	x: 45
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[104]~FF"
	x: 82
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[105]~FF"
	x: 114
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[106]~FF"
	x: 125
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[107]~FF"
	x: 116
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[108]~FF"
	x: 114
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[109]~FF"
	x: 97
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[110]~FF"
	x: 67
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[111]~FF"
	x: 67
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[112]~FF"
	x: 64
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[113]~FF"
	x: 67
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[114]~FF"
	x: 82
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[115]~FF"
	x: 92
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[116]~FF"
	x: 112
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[117]~FF"
	x: 114
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[118]~FF"
	x: 133
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[119]~FF"
	x: 133
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[0]~FF"
	x: 76
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[0]~FF"
	x: 75
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i1"
	x: 75
	y: 54
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_fix_h_vld~FF"
	x: 73
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25786"
	x: 73
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_state[0]~FF"
	x: 67
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25836"
	x: 67
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wait_cnt[0]~FF"
	x: 73
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_last_state[0]~FF"
	x: 69
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wait_done~FF"
	x: 73
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25838"
	x: 73
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdone~FF"
	x: 69
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25841"
	x: 69
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_8row_rreq~FF"
	x: 67
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_id[0]~FF"
	x: 90
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_id[0]~FF"
	x: 90
	y: 84
}
SiteLocation {
	primitive_cell_name: "s_ch0_raddr[10]~FF"
	x: 89
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__25844"
	x: 89
	y: 77
}
SiteLocation {
	primitive_cell_name: "s_ch1_raddr[10]~FF"
	x: 89
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25845"
	x: 89
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[0]~FF"
	x: 60
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_pixel2_flag[0]~FF"
	x: 64
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_pixel2_en~FF"
	x: 64
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_bram_re[0]~FF"
	x: 67
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25847"
	x: 67
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[0]~FF"
	x: 45
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[0]~FF"
	x: 45
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_vld~FF"
	x: 60
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_4pixel_vld~FF"
	x: 64
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25849"
	x: 64
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[0]~FF"
	x: 93
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25850"
	x: 93
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[0]~FF"
	x: 93
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25851"
	x: 93
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[0]~FF"
	x: 67
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25852"
	x: 67
	y: 66
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[0]~FF"
	x: 95
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25853"
	x: 95
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[0]~FF"
	x: 95
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25854"
	x: 95
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[0]~FF"
	x: 70
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25855"
	x: 70
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[0]~FF"
	x: 90
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[0]~FF"
	x: 93
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[0]~FF"
	x: 67
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[0]~FF"
	x: 93
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[0]~FF"
	x: 95
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[0]~FF"
	x: 70
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[0]~FF"
	x: 67
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/rd_rst_int~FF"
	x: 67
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_we~FF"
	x: 69
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25857"
	x: 69
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_pfull~FF"
	x: 60
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i10"
	x: 60
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_module_busy~FF"
	x: 75
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25730"
	x: 75
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[1]~FF"
	x: 78
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[2]~FF"
	x: 75
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[3]~FF"
	x: 75
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[4]~FF"
	x: 75
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[5]~FF"
	x: 75
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[6]~FF"
	x: 75
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[7]~FF"
	x: 76
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_h[8]~FF"
	x: 78
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_frac_h[4]~FF"
	x: 75
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[1]~FF"
	x: 75
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i2"
	x: 75
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[2]~FF"
	x: 75
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i3"
	x: 75
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[3]~FF"
	x: 75
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i4"
	x: 75
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[4]~FF"
	x: 75
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i5"
	x: 75
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[5]~FF"
	x: 75
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i6"
	x: 75
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[6]~FF"
	x: 75
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i7"
	x: 75
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[7]~FF"
	x: 75
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25865"
	x: 75
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[8]~FF"
	x: 76
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25867"
	x: 76
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[9]~FF"
	x: 75
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25868"
	x: 75
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wr0_size[10]~FF"
	x: 75
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25869"
	x: 75
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_state[1]~FF"
	x: 69
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25875"
	x: 69
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_state[2]~FF"
	x: 68
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25889"
	x: 68
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_state[3]~FF"
	x: 68
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25891"
	x: 68
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wait_cnt[1]~FF"
	x: 73
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25892"
	x: 73
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wait_cnt[2]~FF"
	x: 73
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25893"
	x: 73
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_wait_cnt[3]~FF"
	x: 73
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25894"
	x: 73
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_last_state[1]~FF"
	x: 69
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_last_state[2]~FF"
	x: 69
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_last_state[3]~FF"
	x: 69
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_id[1]~FF"
	x: 89
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_id[2]~FF"
	x: 82
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_id[1]~FF"
	x: 89
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25895"
	x: 89
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_id[2]~FF"
	x: 89
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25896"
	x: 89
	y: 80
}
SiteLocation {
	primitive_cell_name: "s_ch0_raddr[11]~FF"
	x: 82
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__25897"
	x: 82
	y: 79
}
SiteLocation {
	primitive_cell_name: "s_ch1_raddr[11]~FF"
	x: 82
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25898"
	x: 82
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[1]~FF"
	x: 60
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i1"
	x: 60
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[2]~FF"
	x: 60
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i2"
	x: 60
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[3]~FF"
	x: 60
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i3"
	x: 60
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[4]~FF"
	x: 60
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i4"
	x: 60
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[5]~FF"
	x: 60
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i5"
	x: 60
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[6]~FF"
	x: 60
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i6"
	x: 60
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[7]~FF"
	x: 60
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i7"
	x: 60
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[8]~FF"
	x: 60
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i8"
	x: 60
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[9]~FF"
	x: 60
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i9"
	x: 60
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_hdmi_w[10]~FF"
	x: 60
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_308/i10"
	x: 60
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_pixel2_flag[1]~FF"
	x: 64
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_pixel2_flag[2]~FF"
	x: 53
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_bram_re[1]~FF"
	x: 67
	y: 86
}
SiteLocation {
	primitive_cell_name: "s_bram_re~FF"
	x: 67
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF"
	x: 38
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF"
	x: 38
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF"
	x: 38
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF"
	x: 38
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF"
	x: 114
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF"
	x: 114
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF"
	x: 114
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF"
	x: 114
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[1]~FF"
	x: 43
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[2]~FF"
	x: 51
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[3]~FF"
	x: 50
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[4]~FF"
	x: 51
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[5]~FF"
	x: 50
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[6]~FF"
	x: 50
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[7]~FF"
	x: 43
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[8]~FF"
	x: 47
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w[9]~FF"
	x: 45
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_frac_w[4]~FF"
	x: 51
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[1]~FF"
	x: 45
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i1"
	x: 45
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[2]~FF"
	x: 45
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i2"
	x: 45
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[3]~FF"
	x: 45
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i3"
	x: 45
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[4]~FF"
	x: 45
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i4"
	x: 45
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[5]~FF"
	x: 45
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i5"
	x: 45
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[6]~FF"
	x: 45
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i6"
	x: 45
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[7]~FF"
	x: 45
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i7"
	x: 45
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[8]~FF"
	x: 45
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i8"
	x: 45
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_int_w1[9]~FF"
	x: 45
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/add_310/i9"
	x: 45
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_frac_w_d0[4]~FF"
	x: 60
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_frac_w_d1[4]~FF"
	x: 68
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_frac_w_d2[4]~FF"
	x: 68
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[1]~FF"
	x: 93
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25902"
	x: 93
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[2]~FF"
	x: 68
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25903"
	x: 68
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[3]~FF"
	x: 69
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25904"
	x: 69
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[4]~FF"
	x: 67
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25905"
	x: 67
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[5]~FF"
	x: 67
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__25906"
	x: 67
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[6]~FF"
	x: 64
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25907"
	x: 64
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b0[7]~FF"
	x: 64
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25908"
	x: 64
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[1]~FF"
	x: 97
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25909"
	x: 97
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[2]~FF"
	x: 97
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__25910"
	x: 97
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[3]~FF"
	x: 97
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25911"
	x: 97
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[4]~FF"
	x: 92
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__25912"
	x: 92
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[5]~FF"
	x: 89
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25913"
	x: 89
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[6]~FF"
	x: 64
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__25914"
	x: 64
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g0[7]~FF"
	x: 70
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25915"
	x: 70
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[1]~FF"
	x: 64
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__25916"
	x: 64
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[2]~FF"
	x: 82
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25917"
	x: 82
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[3]~FF"
	x: 64
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25918"
	x: 64
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[4]~FF"
	x: 90
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25919"
	x: 90
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[5]~FF"
	x: 95
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25920"
	x: 95
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[6]~FF"
	x: 94
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25921"
	x: 94
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r0[7]~FF"
	x: 97
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__25922"
	x: 97
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[1]~FF"
	x: 95
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25923"
	x: 95
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[2]~FF"
	x: 73
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25924"
	x: 73
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[3]~FF"
	x: 67
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25925"
	x: 67
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[4]~FF"
	x: 64
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25926"
	x: 64
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[5]~FF"
	x: 67
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25927"
	x: 67
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[6]~FF"
	x: 64
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25928"
	x: 64
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b0[7]~FF"
	x: 64
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25929"
	x: 64
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[1]~FF"
	x: 97
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25930"
	x: 97
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[2]~FF"
	x: 97
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25931"
	x: 97
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[3]~FF"
	x: 97
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25932"
	x: 97
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[4]~FF"
	x: 92
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25933"
	x: 92
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[5]~FF"
	x: 89
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__25934"
	x: 89
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[6]~FF"
	x: 70
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__25935"
	x: 70
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g0[7]~FF"
	x: 75
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25936"
	x: 75
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[1]~FF"
	x: 64
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__25937"
	x: 64
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[2]~FF"
	x: 82
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25938"
	x: 82
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[3]~FF"
	x: 67
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25939"
	x: 67
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[4]~FF"
	x: 90
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25940"
	x: 90
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[5]~FF"
	x: 93
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25941"
	x: 93
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[6]~FF"
	x: 92
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25942"
	x: 92
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r0[7]~FF"
	x: 97
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25943"
	x: 97
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[1]~FF"
	x: 93
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[2]~FF"
	x: 68
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[3]~FF"
	x: 69
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[4]~FF"
	x: 67
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[5]~FF"
	x: 67
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[6]~FF"
	x: 64
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_b1[7]~FF"
	x: 64
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[1]~FF"
	x: 89
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[2]~FF"
	x: 80
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[3]~FF"
	x: 90
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[4]~FF"
	x: 92
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[5]~FF"
	x: 89
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[6]~FF"
	x: 64
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_g1[7]~FF"
	x: 70
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[1]~FF"
	x: 64
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[2]~FF"
	x: 82
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[3]~FF"
	x: 64
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[4]~FF"
	x: 84
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[5]~FF"
	x: 90
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[6]~FF"
	x: 89
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_up_r1[7]~FF"
	x: 93
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[1]~FF"
	x: 93
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[2]~FF"
	x: 73
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[3]~FF"
	x: 67
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[4]~FF"
	x: 67
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[5]~FF"
	x: 67
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[6]~FF"
	x: 64
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_b1[7]~FF"
	x: 64
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[1]~FF"
	x: 92
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[2]~FF"
	x: 97
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[3]~FF"
	x: 92
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[4]~FF"
	x: 92
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[5]~FF"
	x: 89
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[6]~FF"
	x: 75
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_g1[7]~FF"
	x: 75
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[1]~FF"
	x: 67
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[2]~FF"
	x: 82
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[3]~FF"
	x: 67
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[4]~FF"
	x: 90
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[5]~FF"
	x: 93
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[6]~FF"
	x: 92
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_dn_r1[7]~FF"
	x: 97
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[1]~FF"
	x: 67
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[2]~FF"
	x: 68
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[3]~FF"
	x: 67
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[4]~FF"
	x: 67
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[5]~FF"
	x: 67
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[6]~FF"
	x: 64
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[7]~FF"
	x: 64
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[8]~FF"
	x: 67
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[9]~FF"
	x: 64
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[10]~FF"
	x: 67
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[11]~FF"
	x: 67
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[12]~FF"
	x: 64
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[13]~FF"
	x: 64
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[14]~FF"
	x: 64
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[15]~FF"
	x: 64
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[16]~FF"
	x: 64
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[17]~FF"
	x: 64
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[18]~FF"
	x: 64
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[19]~FF"
	x: 64
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[20]~FF"
	x: 67
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[21]~FF"
	x: 64
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[22]~FF"
	x: 68
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/r_rgb_wdata[23]~FF"
	x: 67
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[2]~FF"
	x: 82
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__25945"
	x: 82
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[1]~FF"
	x: 64
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__25947"
	x: 64
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[0]~FF"
	x: 67
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25949"
	x: 67
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[3]~FF"
	x: 64
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__25951"
	x: 64
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[4]~FF"
	x: 84
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25953"
	x: 84
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[5]~FF"
	x: 85
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25955"
	x: 85
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[6]~FF"
	x: 82
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25957"
	x: 82
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_r[7]~FF"
	x: 85
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25959"
	x: 85
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[2]~FF"
	x: 80
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25961"
	x: 80
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[1]~FF"
	x: 82
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25963"
	x: 82
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[0]~FF"
	x: 85
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25965"
	x: 85
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[3]~FF"
	x: 85
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25967"
	x: 85
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[4]~FF"
	x: 85
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25969"
	x: 85
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[5]~FF"
	x: 84
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25971"
	x: 84
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[6]~FF"
	x: 64
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25973"
	x: 64
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_g[7]~FF"
	x: 70
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__25975"
	x: 70
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[2]~FF"
	x: 68
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25977"
	x: 68
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[1]~FF"
	x: 85
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25979"
	x: 85
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[0]~FF"
	x: 84
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25981"
	x: 84
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[3]~FF"
	x: 67
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25983"
	x: 67
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[4]~FF"
	x: 67
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25985"
	x: 67
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[5]~FF"
	x: 67
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25987"
	x: 67
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[6]~FF"
	x: 64
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25989"
	x: 64
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/s_b[7]~FF"
	x: 64
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25991"
	x: 64
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 67
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/wr_rst_int~FF"
	x: 66
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF"
	x: 66
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF"
	x: 67
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1"
	x: 67
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[0]~FF"
	x: 60
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__26004"
	x: 60
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF"
	x: 67
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__26005"
	x: 67
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[0]~FF"
	x: 62
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF"
	x: 67
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2"
	x: 67
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF"
	x: 67
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3"
	x: 67
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF"
	x: 67
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4"
	x: 67
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF"
	x: 67
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5"
	x: 67
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF"
	x: 67
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6"
	x: 67
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF"
	x: 67
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i7"
	x: 67
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF"
	x: 67
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i8"
	x: 67
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF"
	x: 67
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i9"
	x: 67
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF"
	x: 67
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i10"
	x: 67
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF"
	x: 67
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i11"
	x: 67
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[1]~FF"
	x: 62
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__26003"
	x: 62
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FF"
	x: 62
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__26002"
	x: 62
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FF"
	x: 62
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__26001"
	x: 62
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FF"
	x: 62
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__26000"
	x: 62
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FF"
	x: 62
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__25999"
	x: 62
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FF"
	x: 62
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__25998"
	x: 62
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[7]~FF"
	x: 62
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__25997"
	x: 62
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[8]~FF"
	x: 60
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__25996"
	x: 60
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[9]~FF"
	x: 60
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__25995"
	x: 60
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF"
	x: 67
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__26006"
	x: 67
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF"
	x: 67
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__26007"
	x: 67
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF"
	x: 67
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__26008"
	x: 67
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF"
	x: 67
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__26009"
	x: 67
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF"
	x: 67
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__26010"
	x: 67
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF"
	x: 70
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__26011"
	x: 70
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF"
	x: 70
	y: 163
}
SiteLocation {
	primitive_cell_name: "LUT__26012"
	x: 70
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF"
	x: 70
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__26013"
	x: 70
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FF"
	x: 70
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__26014"
	x: 70
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF"
	x: 70
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF"
	x: 66
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF"
	x: 62
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF"
	x: 66
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF"
	x: 60
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF"
	x: 62
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF"
	x: 66
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF"
	x: 66
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF"
	x: 62
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF"
	x: 66
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF"
	x: 62
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF"
	x: 62
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF"
	x: 66
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF"
	x: 62
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF"
	x: 66
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF"
	x: 62
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF"
	x: 60
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF"
	x: 62
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF"
	x: 66
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FF"
	x: 66
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FF"
	x: 62
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF"
	x: 66
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF"
	x: 62
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[1]~FF"
	x: 66
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i1"
	x: 66
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[2]~FF"
	x: 66
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i2"
	x: 66
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[3]~FF"
	x: 66
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i3"
	x: 66
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[4]~FF"
	x: 66
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i4"
	x: 66
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[5]~FF"
	x: 66
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i5"
	x: 66
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[6]~FF"
	x: 66
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i6"
	x: 66
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[7]~FF"
	x: 66
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i7"
	x: 66
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[8]~FF"
	x: 66
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i8"
	x: 66
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/waddr[9]~FF"
	x: 66
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_47/i9"
	x: 66
	y: 155
}
SiteLocation {
	primitive_cell_name: "clk_27m"
	x: 219
	y: 165
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "sys_pll_rstn_o"
	x: 0
	y: 302
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "clk_sys"
	x: 0
	y: 162
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "clk_pixel"
	x: 0
	y: 159
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_2x"
	x: 0
	y: 163
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_10x"
	x: 0
	y: 164
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "sys_pll_lock"
	x: 0
	y: 312
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "ddr_pll_rstn_o"
	x: 219
	y: 15
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk"
	x: 110
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "core_clk"
	x: 107
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "tac_clk"
	x: 111
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "twd_clk"
	x: 112
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "ddr_pll_lock"
	x: 219
	y: 11
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "shift[2]"
	x: 219
	y: 17
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "shift[1]"
	x: 219
	y: 16
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "shift[0]"
	x: 219
	y: 16
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "shift_sel[4]"
	x: 219
	y: 19
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "shift_sel[3]"
	x: 219
	y: 19
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "shift_sel[2]"
	x: 219
	y: 18
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "shift_sel[1]"
	x: 219
	y: 18
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "shift_sel[0]"
	x: 219
	y: 17
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "shift_ena"
	x: 219
	y: 20
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[15]"
	x: 144
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[14]"
	x: 219
	y: 107
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[13]"
	x: 219
	y: 72
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[12]"
	x: 219
	y: 34
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[11]"
	x: 219
	y: 61
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[10]"
	x: 219
	y: 137
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[9]"
	x: 219
	y: 127
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[8]"
	x: 219
	y: 26
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[7]"
	x: 219
	y: 110
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[6]"
	x: 219
	y: 58
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[5]"
	x: 142
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[4]"
	x: 219
	y: 23
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[3]"
	x: 51
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[2]"
	x: 219
	y: 69
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "addr[1]"
	x: 219
	y: 37
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "addr[0]"
	x: 219
	y: 95
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "ba[2]"
	x: 219
	y: 125
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "ba[1]"
	x: 134
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "ba[0]"
	x: 73
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "we"
	x: 219
	y: 93
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "reset"
	x: 219
	y: 139
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "ras"
	x: 219
	y: 47
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "cas"
	x: 219
	y: 50
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "odt"
	x: 71
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "cke"
	x: 123
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "cs"
	x: 95
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[15]"
	x: 8
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[14]"
	x: 8
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[13]"
	x: 42
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[12]"
	x: 19
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[11]"
	x: 97
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[10]"
	x: 19
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[9]"
	x: 42
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[8]"
	x: 86
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[7]"
	x: 213
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[6]"
	x: 179
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[5]"
	x: 168
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[4]"
	x: 214
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[3]"
	x: 157
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[2]"
	x: 179
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[1]"
	x: 168
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_hi[0]"
	x: 157
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[15]"
	x: 7
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[14]"
	x: 7
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[13]"
	x: 41
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[12]"
	x: 18
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[11]"
	x: 96
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[10]"
	x: 18
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[9]"
	x: 41
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[8]"
	x: 85
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[7]"
	x: 212
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[6]"
	x: 178
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[5]"
	x: 167
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[4]"
	x: 213
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[3]"
	x: 156
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[2]"
	x: 178
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[1]"
	x: 167
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dq_lo[0]"
	x: 156
	y: 0
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[15]"
	x: 6
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[14]"
	x: 4
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[13]"
	x: 38
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[12]"
	x: 17
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[11]"
	x: 92
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[10]"
	x: 15
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[9]"
	x: 40
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[8]"
	x: 84
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[7]"
	x: 209
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[6]"
	x: 177
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[5]"
	x: 164
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[4]"
	x: 212
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[3]"
	x: 155
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[2]"
	x: 175
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[1]"
	x: 166
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_hi[0]"
	x: 153
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[15]"
	x: 5
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[14]"
	x: 3
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[13]"
	x: 37
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[12]"
	x: 16
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[11]"
	x: 92
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[10]"
	x: 14
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[9]"
	x: 39
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[8]"
	x: 83
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[7]"
	x: 209
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[6]"
	x: 176
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[5]"
	x: 163
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[4]"
	x: 211
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[3]"
	x: 154
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[2]"
	x: 174
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[1]"
	x: 165
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_lo[0]"
	x: 152
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[15]"
	x: 7
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[14]"
	x: 7
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[13]"
	x: 41
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[12]"
	x: 18
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[11]"
	x: 95
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[10]"
	x: 18
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[9]"
	x: 41
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[8]"
	x: 85
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[7]"
	x: 212
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[6]"
	x: 178
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[5]"
	x: 167
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[4]"
	x: 213
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[3]"
	x: 156
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[2]"
	x: 178
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[1]"
	x: 167
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dq_oe[0]"
	x: 156
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dm_hi[1]"
	x: 82
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dm_hi[0]"
	x: 131
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dm_lo[1]"
	x: 81
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dm_lo[0]"
	x: 131
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "i_dqs_hi[1]"
	x: 30
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dqs_hi[0]"
	x: 190
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dqs_lo[1]"
	x: 29
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "i_dqs_lo[0]"
	x: 189
	y: 0
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "o_dqs_hi[1]"
	x: 26
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dqs_hi[0]"
	x: 186
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dqs_lo[1]"
	x: 26
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_lo[0]"
	x: 186
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_hi[1]"
	x: 29
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_hi[0]"
	x: 189
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_lo[1]"
	x: 28
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_lo[0]"
	x: 188
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_oe[1]"
	x: 29
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dqs_oe[0]"
	x: 189
	y: 0
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_oe[1]"
	x: 30
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "o_dqs_n_oe[0]"
	x: 190
	y: 0
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "clk_p_hi"
	x: 219
	y: 148
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "clk_p_lo"
	x: 219
	y: 148
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "clk_n_hi"
	x: 219
	y: 151
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "clk_n_lo"
	x: 219
	y: 150
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "i_key_n[1]"
	x: 0
	y: 51
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "i_key_n[0]"
	x: 0
	y: 50
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "uart_rx_i"
	x: 202
	y: 323
	cellslot: 3 
}
SiteLocation {
	primitive_cell_name: "uart_tx_o"
	x: 198
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_oe"
	x: 53
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_oe"
	x: 214
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_oe"
	x: 8
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_oe"
	x: 42
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_rst_o"
	x: 57
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_rst_o"
	x: 217
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_rst_o"
	x: 12
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_rst_o"
	x: 46
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[9]"
	x: 51
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[8]"
	x: 51
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[7]"
	x: 50
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[6]"
	x: 50
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[5]"
	x: 49
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[4]"
	x: 49
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[3]"
	x: 48
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[2]"
	x: 48
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[1]"
	x: 47
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txc_o[0]"
	x: 47
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[9]"
	x: 212
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[8]"
	x: 211
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[7]"
	x: 211
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[6]"
	x: 210
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[5]"
	x: 210
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[4]"
	x: 209
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[3]"
	x: 209
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[2]"
	x: 208
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[1]"
	x: 208
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd0_o[0]"
	x: 207
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[9]"
	x: 6
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[8]"
	x: 6
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[7]"
	x: 5
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[6]"
	x: 5
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[5]"
	x: 4
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[4]"
	x: 4
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[3]"
	x: 3
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[2]"
	x: 3
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[1]"
	x: 2
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd1_o[0]"
	x: 2
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[9]"
	x: 40
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[8]"
	x: 40
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[7]"
	x: 39
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[6]"
	x: 39
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[5]"
	x: 38
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[4]"
	x: 38
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[3]"
	x: 37
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[2]"
	x: 37
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[1]"
	x: 36
	y: 323
	cellslot: 2 
}
SiteLocation {
	primitive_cell_name: "hdmi_txd2_o[0]"
	x: 36
	y: 323
	cellslot: 0 
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1"
	x: 108
	y: 91
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1"
	x: 163
	y: 77
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1"
	x: 137
	y: 88
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1"
	x: 106
	y: 102
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1"
	x: 142
	y: 82
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1"
	x: 121
	y: 85
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1"
	x: 50
	y: 162
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1"
	x: 172
	y: 65
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1"
	x: 99
	y: 135
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1"
	x: 119
	y: 107
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1"
	x: 41
	y: 46
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1"
	x: 107
	y: 43
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i1"
	x: 92
	y: 22
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i1"
	x: 80
	y: 26
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i1"
	x: 86
	y: 145
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i1"
	x: 57
	y: 202
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__u_rgb2dvi/enc_0/sub_52/add_2/i1"
	x: 57
	y: 204
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2"
	x: 59
	y: 212
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2"
	x: 60
	y: 210
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2"
	x: 64
	y: 212
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_1/sub_52/add_2/i1"
	x: 23
	y: 162
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1"
	x: 131
	y: 70
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1"
	x: 110
	y: 103
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1"
	x: 104
	y: 78
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i9"
	x: 83
	y: 107
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i1"
	x: 60
	y: 143
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_HDMI_IMAGE/sub_113/add_2/i1"
	x: 55
	y: 81
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_HDMI_IMAGE/sub_34/add_2/i1"
	x: 75
	y: 53
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_338/i5"
	x: 38
	y: 119
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_306/i6"
	x: 45
	y: 120
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_272/i7"
	x: 57
	y: 118
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_236/i8"
	x: 47
	y: 112
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1"
	x: 91
	y: 102
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1"
	x: 79
	y: 107
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i1"
	x: 43
	y: 86
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_IMG_RAM_TOP/u_IMG_H_RAM/sub_31/add_2/i1"
	x: 38
	y: 86
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_198/i9"
	x: 56
	y: 103
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__div_69/add_396/i2"
	x: 58
	y: 109
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_396/i2"
	x: 58
	y: 107
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_79/add_2/i2"
	x: 30
	y: 216
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_UART_DATA_WCTL/sub_77/add_2/i1"
	x: 114
	y: 81
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i3"
	x: 30
	y: 59
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_UART_IF/u_UART_RX/sub_28/add_2/i1"
	x: 27
	y: 51
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_UART_IF/u_UART_TX/sub_19/add_2/i1"
	x: 78
	y: 184
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_52/add_2/i2"
	x: 34
	y: 216
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i2"
	x: 35
	y: 216
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_52/add_2/i1"
	x: 37
	y: 216
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_52/add_2/i1"
	x: 37
	y: 214
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_IMG_RAM_TOP/u_IMG_H_RAM/sub_28/add_2/i2"
	x: 50
	y: 85
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_158/i10"
	x: 55
	y: 110
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_116/i11"
	x: 57
	y: 114
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_396/i3"
	x: 30
	y: 117
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__div_69/add_368/i4"
	x: 37
	y: 116
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_1/sub_79/add_2/i2"
	x: 19
	y: 164
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_1/sub_52/add_2/i2"
	x: 21
	y: 164
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CI__u_rgb2dvi/enc_1/sub_50/add_2/i2"
	x: 22
	y: 164
}
SiteLocation {
	primitive_cell_name: "AUX_ADD_CO__u_rgb2dvi/enc_1/sub_52/add_2/i1"
	x: 23
	y: 164
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/i66"
	x: 13
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__22536"
	x: 61
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__22537"
	x: 184
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i1"
	x: 130
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i1"
	x: 74
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i1"
	x: 143
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i1"
	x: 55
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i1"
	x: 140
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1"
	x: 131
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1"
	x: 110
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1"
	x: 104
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i1"
	x: 106
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1"
	x: 108
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i1"
	x: 106
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1"
	x: 163
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i1"
	x: 162
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1"
	x: 137
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i1"
	x: 136
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1"
	x: 106
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i1"
	x: 104
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1"
	x: 142
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i1"
	x: 143
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1"
	x: 121
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i1"
	x: 119
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1"
	x: 50
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i1"
	x: 52
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1"
	x: 172
	y: 66
}
SiteLocation {
	primitive_cell_name: "add_125/i9"
	x: 55
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i1"
	x: 170
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i1"
	x: 134
	y: 107
}
SiteLocation {
	primitive_cell_name: "add_125/i8"
	x: 55
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i1"
	x: 88
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1"
	x: 99
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2"
	x: 99
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1"
	x: 119
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2"
	x: 119
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1"
	x: 41
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2"
	x: 41
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1"
	x: 107
	y: 44
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i2"
	x: 107
	y: 45
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i1"
	x: 92
	y: 23
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i1"
	x: 80
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i1"
	x: 85
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i1"
	x: 88
	y: 146
}
SiteLocation {
	primitive_cell_name: "add_125/i7"
	x: 55
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i1"
	x: 43
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i1"
	x: 77
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i1"
	x: 79
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i1"
	x: 40
	y: 130
}
SiteLocation {
	primitive_cell_name: "add_125/i6"
	x: 55
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i1"
	x: 86
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_75/i2"
	x: 65
	y: 211
}
SiteLocation {
	primitive_cell_name: "add_125/i5"
	x: 55
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_52/add_2/i1"
	x: 57
	y: 203
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_79/add_2/i2"
	x: 64
	y: 213
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_75/i2"
	x: 16
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_52/add_2/i1"
	x: 23
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_79/add_2/i2"
	x: 19
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_75/i2"
	x: 29
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_52/add_2/i1"
	x: 37
	y: 215
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_79/add_2/i2"
	x: 30
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i1"
	x: 31
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i1"
	x: 36
	y: 140
}
SiteLocation {
	primitive_cell_name: "add_125/i4"
	x: 55
	y: 102
}
SiteLocation {
	primitive_cell_name: "div_69/add_158/i11"
	x: 55
	y: 112
}
SiteLocation {
	primitive_cell_name: "div_69/add_158/i10"
	x: 55
	y: 111
}
SiteLocation {
	primitive_cell_name: "div_69/add_198/i11"
	x: 56
	y: 106
}
SiteLocation {
	primitive_cell_name: "div_69/add_198/i10"
	x: 56
	y: 105
}
SiteLocation {
	primitive_cell_name: "div_69/add_198/i9"
	x: 56
	y: 104
}
SiteLocation {
	primitive_cell_name: "div_69/add_236/i11"
	x: 47
	y: 116
}
SiteLocation {
	primitive_cell_name: "div_69/add_236/i10"
	x: 47
	y: 115
}
SiteLocation {
	primitive_cell_name: "div_69/add_236/i9"
	x: 47
	y: 114
}
SiteLocation {
	primitive_cell_name: "div_69/add_236/i8"
	x: 47
	y: 113
}
SiteLocation {
	primitive_cell_name: "div_69/add_272/i11"
	x: 57
	y: 123
}
SiteLocation {
	primitive_cell_name: "div_69/add_272/i10"
	x: 57
	y: 122
}
SiteLocation {
	primitive_cell_name: "div_69/add_272/i9"
	x: 57
	y: 121
}
SiteLocation {
	primitive_cell_name: "div_69/add_272/i8"
	x: 57
	y: 120
}
SiteLocation {
	primitive_cell_name: "div_69/add_272/i7"
	x: 57
	y: 119
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i10"
	x: 45
	y: 125
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i9"
	x: 45
	y: 124
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i8"
	x: 45
	y: 123
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i7"
	x: 45
	y: 122
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i6"
	x: 45
	y: 121
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i8"
	x: 38
	y: 123
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i7"
	x: 38
	y: 122
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i6"
	x: 38
	y: 121
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i5"
	x: 38
	y: 120
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i6"
	x: 37
	y: 119
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i5"
	x: 37
	y: 118
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i4"
	x: 37
	y: 117
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i4"
	x: 30
	y: 119
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i3"
	x: 30
	y: 118
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i2"
	x: 58
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i1"
	x: 27
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i3"
	x: 30
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/sub_77/add_2/i1"
	x: 114
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i1"
	x: 43
	y: 87
}
SiteLocation {
	primitive_cell_name: "add_125/i3"
	x: 55
	y: 101
}
SiteLocation {
	primitive_cell_name: "add_125/i2"
	x: 55
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i1"
	x: 74
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1"
	x: 79
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1"
	x: 91
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i1"
	x: 83
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i1"
	x: 74
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i1"
	x: 78
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i1"
	x: 55
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i1"
	x: 60
	y: 144
}
SiteLocation {
	primitive_cell_name: "add_125/i1"
	x: 55
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i9"
	x: 60
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i8"
	x: 60
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i7"
	x: 60
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i6"
	x: 60
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i5"
	x: 60
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i4"
	x: 60
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i3"
	x: 60
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i2"
	x: 60
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i11"
	x: 55
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i10"
	x: 55
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i9"
	x: 55
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i8"
	x: 55
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i7"
	x: 55
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i6"
	x: 55
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i5"
	x: 55
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i4"
	x: 55
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i3"
	x: 55
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_113/add_2/i2"
	x: 55
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i11"
	x: 75
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i10"
	x: 75
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i9"
	x: 75
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/sub_34/add_2/i8"
	x: 75
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i7"
	x: 78
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i6"
	x: 78
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i5"
	x: 78
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i4"
	x: 78
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i3"
	x: 78
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_91/i2"
	x: 78
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i11"
	x: 74
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i10"
	x: 74
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i9"
	x: 74
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i8"
	x: 74
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i7"
	x: 74
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i6"
	x: 74
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i5"
	x: 74
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i4"
	x: 74
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i3"
	x: 74
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_74/i2"
	x: 74
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i9"
	x: 83
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i8"
	x: 83
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i7"
	x: 83
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i6"
	x: 83
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i5"
	x: 83
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i4"
	x: 83
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i3"
	x: 83
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_AXIR_BRAMW/add_20/i2"
	x: 83
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i6"
	x: 91
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i5"
	x: 91
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i4"
	x: 91
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i3"
	x: 91
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i2"
	x: 91
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i6"
	x: 79
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i5"
	x: 79
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i4"
	x: 79
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i3"
	x: 79
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i2"
	x: 79
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i8"
	x: 74
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i7"
	x: 74
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i6"
	x: 74
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i5"
	x: 74
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i4"
	x: 74
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i3"
	x: 74
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/add_79/i2"
	x: 74
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i15"
	x: 43
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i14"
	x: 43
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i13"
	x: 43
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i12"
	x: 43
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i11"
	x: 43
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i10"
	x: 43
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i9"
	x: 43
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i8"
	x: 43
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i7"
	x: 43
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i6"
	x: 43
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i5"
	x: 43
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i4"
	x: 43
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i3"
	x: 43
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/sub_63/add_2/i2"
	x: 43
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/sub_77/add_2/i5"
	x: 114
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/sub_77/add_2/i4"
	x: 114
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/sub_77/add_2/i3"
	x: 114
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/sub_77/add_2/i2"
	x: 114
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i8"
	x: 30
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i7"
	x: 30
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i6"
	x: 30
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i5"
	x: 30
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ctl/sub_19/add_2/i4"
	x: 30
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i9"
	x: 27
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i8"
	x: 27
	y: 59
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i6"
	x: 27
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i5"
	x: 27
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i4"
	x: 27
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_UART_IF/u_UART_RX/sub_28/add_2/i2"
	x: 27
	y: 53
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i11"
	x: 30
	y: 126
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i10"
	x: 30
	y: 125
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i9"
	x: 30
	y: 124
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i8"
	x: 30
	y: 123
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i7"
	x: 30
	y: 122
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i6"
	x: 30
	y: 121
}
SiteLocation {
	primitive_cell_name: "div_69/add_396/i5"
	x: 30
	y: 120
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i11"
	x: 37
	y: 124
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i10"
	x: 37
	y: 123
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i9"
	x: 37
	y: 122
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i8"
	x: 37
	y: 121
}
SiteLocation {
	primitive_cell_name: "div_69/add_368/i7"
	x: 37
	y: 120
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i11"
	x: 38
	y: 126
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i10"
	x: 38
	y: 125
}
SiteLocation {
	primitive_cell_name: "div_69/add_338/i9"
	x: 38
	y: 124
}
SiteLocation {
	primitive_cell_name: "div_69/add_306/i11"
	x: 45
	y: 126
}
SiteLocation {
	primitive_cell_name: "div_69/add_116/i11"
	x: 57
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i11"
	x: 36
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i10"
	x: 36
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i9"
	x: 36
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i8"
	x: 36
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i7"
	x: 36
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i6"
	x: 36
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i5"
	x: 36
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i4"
	x: 36
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i3"
	x: 36
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_63/i2"
	x: 36
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i11"
	x: 31
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i10"
	x: 31
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i9"
	x: 31
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i8"
	x: 31
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i7"
	x: 31
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i6"
	x: 31
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i5"
	x: 31
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i4"
	x: 31
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i3"
	x: 31
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_lcd_driver/add_61/i2"
	x: 31
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_79/add_2/i5"
	x: 30
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_79/add_2/i4"
	x: 30
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_79/add_2/i3"
	x: 30
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_52/add_2/i5"
	x: 34
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_52/add_2/i4"
	x: 34
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_52/add_2/i3"
	x: 34
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_52/add_2/i2"
	x: 34
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_50/add_2/i5"
	x: 35
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_50/add_2/i4"
	x: 35
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_50/add_2/i3"
	x: 35
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/sub_50/add_2/i2"
	x: 35
	y: 217
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_75/i5"
	x: 29
	y: 220
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_75/i4"
	x: 29
	y: 219
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_2/add_75/i3"
	x: 29
	y: 218
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_79/add_2/i5"
	x: 19
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_79/add_2/i4"
	x: 19
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_79/add_2/i3"
	x: 19
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_52/add_2/i5"
	x: 21
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_52/add_2/i4"
	x: 21
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_52/add_2/i3"
	x: 21
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_52/add_2/i2"
	x: 21
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_50/add_2/i5"
	x: 22
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_50/add_2/i4"
	x: 22
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_50/add_2/i3"
	x: 22
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/sub_50/add_2/i2"
	x: 22
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_75/i5"
	x: 16
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_75/i4"
	x: 16
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_1/add_75/i3"
	x: 16
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_79/add_2/i5"
	x: 64
	y: 216
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_79/add_2/i4"
	x: 64
	y: 215
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_79/add_2/i3"
	x: 64
	y: 214
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_52/add_2/i5"
	x: 60
	y: 214
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_52/add_2/i4"
	x: 60
	y: 213
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_52/add_2/i3"
	x: 60
	y: 212
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_52/add_2/i2"
	x: 60
	y: 211
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_50/add_2/i5"
	x: 59
	y: 216
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_50/add_2/i4"
	x: 59
	y: 215
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_50/add_2/i3"
	x: 59
	y: 214
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/sub_50/add_2/i2"
	x: 59
	y: 213
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_75/i5"
	x: 65
	y: 214
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_75/i4"
	x: 65
	y: 213
}
SiteLocation {
	primitive_cell_name: "u_rgb2dvi/enc_0/add_75/i3"
	x: 65
	y: 212
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i16"
	x: 86
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i15"
	x: 86
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i14"
	x: 86
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i13"
	x: 86
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i12"
	x: 86
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i11"
	x: 86
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i10"
	x: 86
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i9"
	x: 86
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i8"
	x: 86
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i7"
	x: 86
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i6"
	x: 86
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i5"
	x: 86
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i4"
	x: 86
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i3"
	x: 86
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_920/add_2/i2"
	x: 86
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i14"
	x: 40
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i13"
	x: 40
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i12"
	x: 40
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i11"
	x: 40
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i10"
	x: 40
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i9"
	x: 40
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i8"
	x: 40
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i7"
	x: 40
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i6"
	x: 40
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i5"
	x: 40
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i4"
	x: 40
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i3"
	x: 40
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2780/i2"
	x: 40
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i14"
	x: 79
	y: 180
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i13"
	x: 79
	y: 179
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i12"
	x: 79
	y: 178
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i11"
	x: 79
	y: 177
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i10"
	x: 79
	y: 176
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i9"
	x: 79
	y: 175
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i8"
	x: 79
	y: 174
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i7"
	x: 79
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i6"
	x: 79
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i5"
	x: 79
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i4"
	x: 79
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i3"
	x: 79
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2778/i2"
	x: 79
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i15"
	x: 77
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i14"
	x: 77
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i13"
	x: 77
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i12"
	x: 77
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i11"
	x: 77
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i10"
	x: 77
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i9"
	x: 77
	y: 162
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i8"
	x: 77
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i7"
	x: 77
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i6"
	x: 77
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i5"
	x: 77
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i4"
	x: 77
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i3"
	x: 77
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2776/i2"
	x: 77
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i14"
	x: 43
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i13"
	x: 43
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i12"
	x: 43
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i11"
	x: 43
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i10"
	x: 43
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i9"
	x: 43
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i8"
	x: 43
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i7"
	x: 43
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i6"
	x: 43
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i5"
	x: 43
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i4"
	x: 43
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i3"
	x: 43
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2675/i2"
	x: 43
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i16"
	x: 88
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i15"
	x: 88
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i14"
	x: 88
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i13"
	x: 88
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i12"
	x: 88
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i11"
	x: 88
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i10"
	x: 88
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i9"
	x: 88
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i8"
	x: 88
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i7"
	x: 88
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i6"
	x: 88
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i5"
	x: 88
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i4"
	x: 88
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i3"
	x: 88
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_919/i2"
	x: 88
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i13"
	x: 85
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i12"
	x: 85
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i11"
	x: 85
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i10"
	x: 85
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i9"
	x: 85
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i8"
	x: 85
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i7"
	x: 85
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i6"
	x: 85
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i5"
	x: 85
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i4"
	x: 85
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i3"
	x: 85
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_2717/i2"
	x: 85
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i6"
	x: 80
	y: 32
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i5"
	x: 80
	y: 31
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i4"
	x: 80
	y: 30
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i3"
	x: 80
	y: 29
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_36/add_2/i2"
	x: 80
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i6"
	x: 92
	y: 28
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i5"
	x: 92
	y: 27
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i4"
	x: 92
	y: 26
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i3"
	x: 92
	y: 25
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_35/add_2/i2"
	x: 92
	y: 24
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i7"
	x: 107
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i6"
	x: 107
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i5"
	x: 107
	y: 48
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i4"
	x: 107
	y: 47
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i3"
	x: 107
	y: 46
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7"
	x: 41
	y: 53
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6"
	x: 41
	y: 52
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5"
	x: 41
	y: 51
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4"
	x: 41
	y: 50
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3"
	x: 41
	y: 49
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i7"
	x: 119
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6"
	x: 119
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5"
	x: 119
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4"
	x: 119
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3"
	x: 119
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7"
	x: 99
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6"
	x: 99
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5"
	x: 99
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4"
	x: 99
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3"
	x: 99
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i32"
	x: 88
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i31"
	x: 88
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i30"
	x: 88
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i29"
	x: 88
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i28"
	x: 88
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i27"
	x: 88
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i26"
	x: 88
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i25"
	x: 88
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i24"
	x: 88
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i23"
	x: 88
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i22"
	x: 88
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i21"
	x: 88
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i20"
	x: 88
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i19"
	x: 88
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i18"
	x: 88
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i17"
	x: 88
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i16"
	x: 88
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i15"
	x: 88
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i14"
	x: 88
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i13"
	x: 88
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i12"
	x: 88
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i11"
	x: 88
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i10"
	x: 88
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i9"
	x: 88
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i8"
	x: 88
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i7"
	x: 88
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i6"
	x: 88
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i5"
	x: 88
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i4"
	x: 88
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i3"
	x: 88
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_97/i2"
	x: 88
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i32"
	x: 134
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i31"
	x: 134
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i30"
	x: 134
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i29"
	x: 134
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i28"
	x: 134
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i27"
	x: 134
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i26"
	x: 134
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i25"
	x: 134
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i24"
	x: 134
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i23"
	x: 134
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i22"
	x: 134
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i21"
	x: 134
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i20"
	x: 134
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i19"
	x: 134
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i18"
	x: 134
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i17"
	x: 134
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i16"
	x: 134
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i15"
	x: 134
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i14"
	x: 134
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i13"
	x: 134
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i12"
	x: 134
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i11"
	x: 134
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i10"
	x: 134
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i9"
	x: 134
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i8"
	x: 134
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i7"
	x: 134
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i6"
	x: 134
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i5"
	x: 134
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i4"
	x: 134
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i3"
	x: 134
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_73/i2"
	x: 134
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i5"
	x: 170
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i4"
	x: 170
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i3"
	x: 170
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i2"
	x: 170
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i6"
	x: 172
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i5"
	x: 172
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i4"
	x: 172
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i3"
	x: 172
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i2"
	x: 172
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i5"
	x: 52
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i4"
	x: 52
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i3"
	x: 52
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i2"
	x: 52
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i6"
	x: 50
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i5"
	x: 50
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i4"
	x: 50
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i3"
	x: 50
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i2"
	x: 50
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i5"
	x: 119
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i4"
	x: 119
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i3"
	x: 119
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i2"
	x: 119
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i6"
	x: 121
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i5"
	x: 121
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i4"
	x: 121
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i3"
	x: 121
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i2"
	x: 121
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i5"
	x: 143
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i4"
	x: 143
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i3"
	x: 143
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i2"
	x: 143
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i6"
	x: 142
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i5"
	x: 142
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i4"
	x: 142
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i3"
	x: 142
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i2"
	x: 142
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i5"
	x: 104
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i4"
	x: 104
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i3"
	x: 104
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i2"
	x: 104
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i6"
	x: 106
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i5"
	x: 106
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i4"
	x: 106
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i3"
	x: 106
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i2"
	x: 106
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i5"
	x: 136
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i4"
	x: 136
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i3"
	x: 136
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i2"
	x: 136
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i6"
	x: 137
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i5"
	x: 137
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i4"
	x: 137
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i3"
	x: 137
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i2"
	x: 137
	y: 90
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i5"
	x: 162
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i4"
	x: 162
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i3"
	x: 162
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i2"
	x: 162
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i6"
	x: 163
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i5"
	x: 163
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i4"
	x: 163
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i3"
	x: 163
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i2"
	x: 163
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i5"
	x: 106
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i4"
	x: 106
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i3"
	x: 106
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i2"
	x: 106
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i6"
	x: 108
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i5"
	x: 108
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i4"
	x: 108
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i3"
	x: 108
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i2"
	x: 108
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i5"
	x: 106
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i4"
	x: 106
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i3"
	x: 106
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i2"
	x: 106
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i6"
	x: 104
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i5"
	x: 104
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i4"
	x: 104
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i3"
	x: 104
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i2"
	x: 104
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i16"
	x: 110
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i15"
	x: 110
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i14"
	x: 110
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i13"
	x: 110
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i12"
	x: 110
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i11"
	x: 110
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i10"
	x: 110
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i9"
	x: 110
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i8"
	x: 110
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i7"
	x: 110
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i6"
	x: 110
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i5"
	x: 110
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i4"
	x: 110
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i3"
	x: 110
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i2"
	x: 110
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i16"
	x: 131
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i15"
	x: 131
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i14"
	x: 131
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i13"
	x: 131
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i12"
	x: 131
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i11"
	x: 131
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i10"
	x: 131
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i9"
	x: 131
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i8"
	x: 131
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i7"
	x: 131
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i6"
	x: 131
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i5"
	x: 131
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i4"
	x: 131
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i3"
	x: 131
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i2"
	x: 131
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i8"
	x: 140
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i7"
	x: 140
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i6"
	x: 140
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i5"
	x: 140
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i4"
	x: 140
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i3"
	x: 140
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_316/i2"
	x: 140
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i15"
	x: 55
	y: 183
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i14"
	x: 55
	y: 182
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i13"
	x: 55
	y: 181
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i12"
	x: 55
	y: 180
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i11"
	x: 55
	y: 179
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i10"
	x: 55
	y: 178
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i9"
	x: 55
	y: 177
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i8"
	x: 55
	y: 176
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i7"
	x: 55
	y: 175
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i6"
	x: 55
	y: 174
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i5"
	x: 55
	y: 173
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i4"
	x: 55
	y: 172
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i3"
	x: 55
	y: 171
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i2"
	x: 55
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i28"
	x: 143
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i27"
	x: 143
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i26"
	x: 143
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i25"
	x: 143
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i24"
	x: 143
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i23"
	x: 143
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i22"
	x: 143
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i21"
	x: 143
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i20"
	x: 143
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i19"
	x: 143
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i18"
	x: 143
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i17"
	x: 143
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i16"
	x: 143
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i15"
	x: 143
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i14"
	x: 143
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i13"
	x: 143
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i12"
	x: 143
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i11"
	x: 143
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i10"
	x: 143
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i9"
	x: 143
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i8"
	x: 143
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i7"
	x: 143
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i6"
	x: 143
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i5"
	x: 143
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i4"
	x: 143
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i3"
	x: 143
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i2"
	x: 143
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i28"
	x: 74
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i27"
	x: 74
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i26"
	x: 74
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i25"
	x: 74
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i24"
	x: 74
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i23"
	x: 74
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i22"
	x: 74
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i21"
	x: 74
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i20"
	x: 74
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i19"
	x: 74
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i18"
	x: 74
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i17"
	x: 74
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i16"
	x: 74
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i15"
	x: 74
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i14"
	x: 74
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i13"
	x: 74
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i12"
	x: 74
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i11"
	x: 74
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i10"
	x: 74
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i9"
	x: 74
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i8"
	x: 74
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i7"
	x: 74
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i6"
	x: 74
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i5"
	x: 74
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i4"
	x: 74
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i3"
	x: 74
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i2"
	x: 74
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i15"
	x: 130
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i14"
	x: 130
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i13"
	x: 130
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i12"
	x: 130
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i11"
	x: 130
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i10"
	x: 130
	y: 81
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i9"
	x: 130
	y: 80
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i8"
	x: 130
	y: 79
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i7"
	x: 130
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i6"
	x: 130
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i5"
	x: 130
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i4"
	x: 130
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i3"
	x: 130
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i2"
	x: 130
	y: 73
}
SiteLocation {
	primitive_cell_name: "add_125/i10"
	x: 55
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 89
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 99
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 88
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 99
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 87
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 99
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 86
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 99
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 93
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 84
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst"
	x: 90
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst"
	x: 93
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst"
	x: 84
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst"
	x: 99
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst"
	x: 93
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst"
	x: 99
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_inst"
	x: 75
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_inst"
	x: 66
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_inst"
	x: 69
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_inst"
	x: 69
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_inst"
	x: 78
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_inst"
	x: 78
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_inst"
	x: 69
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_inst"
	x: 66
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_inst"
	x: 75
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_inst"
	x: 75
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_inst"
	x: 69
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_inst"
	x: 78
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_inst"
	x: 60
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_inst"
	x: 84
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_inst"
	x: 84
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_inst"
	x: 66
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_inst"
	x: 90
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_inst"
	x: 99
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_inst"
	x: 75
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_inst"
	x: 93
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_inst"
	x: 93
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 93
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 84
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst"
	x: 90
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst"
	x: 93
	y: 115
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst"
	x: 84
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst"
	x: 99
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst"
	x: 93
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst"
	x: 99
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_inst"
	x: 75
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_inst"
	x: 66
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_inst"
	x: 69
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_inst"
	x: 69
	y: 121
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_inst"
	x: 78
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_inst"
	x: 78
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_inst"
	x: 69
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_inst"
	x: 66
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_inst"
	x: 75
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_inst"
	x: 75
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_inst"
	x: 69
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_inst"
	x: 78
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_inst"
	x: 60
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_inst"
	x: 84
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_inst"
	x: 84
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_inst"
	x: 66
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_inst"
	x: 90
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_inst"
	x: 99
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_inst"
	x: 75
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_inst"
	x: 93
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_inst"
	x: 93
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 93
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 84
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst"
	x: 90
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst"
	x: 93
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst"
	x: 84
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst"
	x: 99
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst"
	x: 93
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst"
	x: 99
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_inst"
	x: 75
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_inst"
	x: 66
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_inst"
	x: 69
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_inst"
	x: 69
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_inst"
	x: 78
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_inst"
	x: 78
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_inst"
	x: 69
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_inst"
	x: 66
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_inst"
	x: 75
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_inst"
	x: 75
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_inst"
	x: 69
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_inst"
	x: 78
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_inst"
	x: 60
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_inst"
	x: 84
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_inst"
	x: 84
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_inst"
	x: 66
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_inst"
	x: 90
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_inst"
	x: 99
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_inst"
	x: 75
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_inst"
	x: 93
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_inst"
	x: 93
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 93
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 84
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst"
	x: 90
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst"
	x: 93
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst"
	x: 84
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst"
	x: 99
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst"
	x: 93
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst"
	x: 99
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_inst"
	x: 75
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_inst"
	x: 66
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_inst"
	x: 69
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_inst"
	x: 69
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_inst"
	x: 78
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_inst"
	x: 78
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_inst"
	x: 69
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_inst"
	x: 66
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_inst"
	x: 75
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_inst"
	x: 75
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_inst"
	x: 69
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_inst"
	x: 78
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_inst"
	x: 60
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_inst"
	x: 84
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_inst"
	x: 84
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_inst"
	x: 66
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_inst"
	x: 90
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_inst"
	x: 99
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_inst"
	x: 75
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_inst"
	x: 93
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_inst"
	x: 93
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 141
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst"
	x: 135
	y: 114
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst"
	x: 135
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst"
	x: 135
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst"
	x: 144
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst"
	x: 159
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst"
	x: 144
	y: 120
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_inst"
	x: 144
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_inst"
	x: 150
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_inst"
	x: 168
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_inst"
	x: 150
	y: 126
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_inst"
	x: 153
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_inst"
	x: 153
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_inst"
	x: 150
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_inst"
	x: 153
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_inst"
	x: 159
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_inst"
	x: 135
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_inst"
	x: 159
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_inst"
	x: 153
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_inst"
	x: 159
	y: 141
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_inst"
	x: 159
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_inst"
	x: 150
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_inst"
	x: 153
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_inst"
	x: 159
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_inst"
	x: 153
	y: 151
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_inst"
	x: 159
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_inst"
	x: 144
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_inst"
	x: 150
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[40].srl8_inst"
	x: 144
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[41].srl8_inst"
	x: 135
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 141
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst"
	x: 135
	y: 113
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst"
	x: 135
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst"
	x: 135
	y: 109
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst"
	x: 144
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst"
	x: 159
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst"
	x: 144
	y: 119
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_inst"
	x: 144
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_inst"
	x: 150
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_inst"
	x: 168
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_inst"
	x: 150
	y: 125
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_inst"
	x: 153
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_inst"
	x: 153
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_inst"
	x: 150
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_inst"
	x: 153
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_inst"
	x: 159
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_inst"
	x: 135
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_inst"
	x: 159
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_inst"
	x: 153
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_inst"
	x: 159
	y: 140
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_inst"
	x: 159
	y: 145
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_inst"
	x: 150
	y: 137
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_inst"
	x: 153
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_inst"
	x: 159
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_inst"
	x: 153
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_inst"
	x: 159
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_inst"
	x: 144
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_inst"
	x: 150
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[40].srl8_inst"
	x: 144
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[41].srl8_inst"
	x: 135
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 141
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst"
	x: 135
	y: 112
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst"
	x: 135
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst"
	x: 135
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst"
	x: 144
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst"
	x: 159
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst"
	x: 144
	y: 118
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_inst"
	x: 144
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_inst"
	x: 150
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_inst"
	x: 168
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_inst"
	x: 150
	y: 124
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_inst"
	x: 153
	y: 133
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_inst"
	x: 153
	y: 129
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_inst"
	x: 150
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_inst"
	x: 153
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_inst"
	x: 159
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_inst"
	x: 135
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_inst"
	x: 159
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_inst"
	x: 153
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_inst"
	x: 159
	y: 139
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_inst"
	x: 159
	y: 144
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_inst"
	x: 150
	y: 136
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_inst"
	x: 153
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_inst"
	x: 159
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_inst"
	x: 153
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_inst"
	x: 159
	y: 153
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_inst"
	x: 144
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_inst"
	x: 150
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[40].srl8_inst"
	x: 144
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[41].srl8_inst"
	x: 135
	y: 103
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 141
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst"
	x: 135
	y: 111
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst"
	x: 135
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst"
	x: 135
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst"
	x: 144
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst"
	x: 159
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst"
	x: 144
	y: 117
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_inst"
	x: 144
	y: 110
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_inst"
	x: 150
	y: 127
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_inst"
	x: 168
	y: 116
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_inst"
	x: 150
	y: 123
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_inst"
	x: 153
	y: 132
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_inst"
	x: 153
	y: 128
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_inst"
	x: 150
	y: 131
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_inst"
	x: 153
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_inst"
	x: 159
	y: 130
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_inst"
	x: 135
	y: 146
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_inst"
	x: 159
	y: 134
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_inst"
	x: 153
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_inst"
	x: 159
	y: 138
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_inst"
	x: 159
	y: 143
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_inst"
	x: 150
	y: 135
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_inst"
	x: 153
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_inst"
	x: 159
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_inst"
	x: 153
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_inst"
	x: 159
	y: 152
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_inst"
	x: 144
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_inst"
	x: 150
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[40].srl8_inst"
	x: 144
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[41].srl8_inst"
	x: 135
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 108
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 107
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 106
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 99
	y: 105
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 129
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 120
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst"
	x: 120
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst"
	x: 120
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst"
	x: 129
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst"
	x: 126
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst"
	x: 126
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst"
	x: 126
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 129
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 120
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst"
	x: 120
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst"
	x: 120
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst"
	x: 129
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst"
	x: 126
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst"
	x: 126
	y: 97
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst"
	x: 126
	y: 101
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 129
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 120
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst"
	x: 120
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst"
	x: 120
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst"
	x: 129
	y: 94
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst"
	x: 126
	y: 92
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst"
	x: 126
	y: 96
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst"
	x: 126
	y: 100
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 129
	y: 98
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 120
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst"
	x: 120
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst"
	x: 120
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst"
	x: 129
	y: 93
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst"
	x: 126
	y: 91
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst"
	x: 126
	y: 95
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst"
	x: 126
	y: 99
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 60
	y: 166
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 57
	y: 150
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst"
	x: 57
	y: 157
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst"
	x: 57
	y: 161
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst"
	x: 60
	y: 192
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst"
	x: 60
	y: 180
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst"
	x: 60
	y: 199
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst"
	x: 60
	y: 170
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 60
	y: 165
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 57
	y: 149
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst"
	x: 57
	y: 156
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst"
	x: 57
	y: 160
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst"
	x: 60
	y: 191
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst"
	x: 60
	y: 179
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst"
	x: 60
	y: 198
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst"
	x: 60
	y: 169
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 60
	y: 164
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 57
	y: 148
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst"
	x: 57
	y: 155
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst"
	x: 57
	y: 159
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst"
	x: 60
	y: 190
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst"
	x: 60
	y: 178
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst"
	x: 60
	y: 197
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst"
	x: 60
	y: 168
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 60
	y: 163
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 57
	y: 147
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst"
	x: 57
	y: 154
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst"
	x: 57
	y: 158
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst"
	x: 60
	y: 189
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst"
	x: 60
	y: 177
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst"
	x: 60
	y: 196
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst"
	x: 60
	y: 167
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst"
	x: 153
	y: 65
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 85
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst"
	x: 150
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst"
	x: 153
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst"
	x: 153
	y: 74
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst"
	x: 153
	y: 78
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst"
	x: 150
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst"
	x: 153
	y: 58
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst"
	x: 153
	y: 64
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 84
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst"
	x: 150
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst"
	x: 153
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst"
	x: 153
	y: 73
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst"
	x: 153
	y: 77
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst"
	x: 150
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst"
	x: 153
	y: 57
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst"
	x: 153
	y: 63
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 83
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst"
	x: 150
	y: 70
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst"
	x: 153
	y: 68
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst"
	x: 153
	y: 72
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst"
	x: 153
	y: 76
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst"
	x: 150
	y: 61
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst"
	x: 153
	y: 56
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst"
	x: 153
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst"
	x: 168
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst"
	x: 150
	y: 69
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst"
	x: 153
	y: 67
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst"
	x: 153
	y: 71
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst"
	x: 153
	y: 75
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst"
	x: 150
	y: 60
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst"
	x: 153
	y: 55
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2"
	x: 102
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2"
	x: 117
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$1"
	x: 102
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2"
	x: 18
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$1"
	x: 132
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12"
	x: 63
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12"
	x: 63
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12"
	x: 48
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$d12"
	x: 72
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$e12"
	x: 63
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$f12"
	x: 18
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1"
	x: 9
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2"
	x: 72
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12"
	x: 117
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12"
	x: 87
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12"
	x: 102
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$d12"
	x: 102
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12"
	x: 87
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1"
	x: 102
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram"
	x: 171
	y: 202
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2"
	x: 147
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 117
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12"
	x: 147
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1"
	x: 156
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$b12"
	x: 171
	y: 222
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$12"
	x: 132
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$2"
	x: 117
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 132
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 132
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$c1"
	x: 156
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2"
	x: 45
	y: 104
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/mult_64"
	x: 54
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12"
	x: 48
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2"
	x: 33
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$2b1"
	x: 9
	y: 22
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c1"
	x: 9
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$121"
	x: 18
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$b21"
	x: 33
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$212"
	x: 33
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$1b2"
	x: 48
	y: 2
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/mult_10"
	x: 24
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/mult_114"
	x: 54
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/u_BRAM_16x2048/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.ram10k"
	x: 48
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/u_BRAM_16x2048/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.ram10k"
	x: 63
	y: 122
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/u_BRAM_16x2048/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.ram10k"
	x: 63
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_H_RAM/u_BRAM_16x2048/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.ram10k"
	x: 48
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 72
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 87
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/xefx_fifo_ram/ram"
	x: 87
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[4].bram/genblk1.ram10k"
	x: 117
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[5].bram/genblk1.ram10k"
	x: 117
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.ram10k"
	x: 48
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.ram10k"
	x: 33
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.ram10k"
	x: 72
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.ram10k"
	x: 102
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k"
	x: 87
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k"
	x: 72
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[8].bram/genblk1.ram10k"
	x: 48
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[9].bram/genblk1.ram10k"
	x: 72
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[10].bram/genblk1.ram10k"
	x: 117
	y: 102
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[11].bram/genblk1.ram10k"
	x: 147
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[4].bram/genblk1.ram10k"
	x: 132
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[5].bram/genblk1.ram10k"
	x: 132
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.ram10k"
	x: 33
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.ram10k"
	x: 18
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.ram10k"
	x: 63
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.ram10k"
	x: 102
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k"
	x: 102
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k"
	x: 63
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[8].bram/genblk1.ram10k"
	x: 33
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[9].bram/genblk1.ram10k"
	x: 87
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[10].bram/genblk1.ram10k"
	x: 117
	y: 82
}
SiteLocation {
	primitive_cell_name: "u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[11].bram/genblk1.ram10k"
	x: 132
	y: 62
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$2"
	x: 72
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2"
	x: 114
	y: 42
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$12"
	x: 48
	y: 142
}
SiteLocation {
	primitive_cell_name: "u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$b1"
	x: 63
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__22538"
	x: 57
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__22539"
	x: 56
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22540"
	x: 60
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22541"
	x: 56
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22542"
	x: 56
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__22543"
	x: 2
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__22544"
	x: 2
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__22545"
	x: 37
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__22546"
	x: 56
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__22547"
	x: 57
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__22548"
	x: 56
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__22549"
	x: 56
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22550"
	x: 37
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__22551"
	x: 49
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22552"
	x: 30
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22553"
	x: 45
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22554"
	x: 49
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22555"
	x: 58
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22556"
	x: 51
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22557"
	x: 55
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22558"
	x: 55
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22559"
	x: 55
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22560"
	x: 58
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22561"
	x: 56
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22562"
	x: 46
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22563"
	x: 56
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22564"
	x: 52
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22565"
	x: 46
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22566"
	x: 52
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22567"
	x: 45
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22568"
	x: 49
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__22569"
	x: 49
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22570"
	x: 52
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22571"
	x: 57
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22572"
	x: 53
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__22573"
	x: 53
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22574"
	x: 52
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22575"
	x: 52
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22576"
	x: 52
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22577"
	x: 52
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22578"
	x: 47
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22579"
	x: 51
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22580"
	x: 36
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22581"
	x: 46
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22582"
	x: 47
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22583"
	x: 46
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22584"
	x: 47
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22585"
	x: 52
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__22586"
	x: 42
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22587"
	x: 42
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22588"
	x: 47
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22589"
	x: 45
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22590"
	x: 52
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22591"
	x: 52
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22592"
	x: 42
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22593"
	x: 50
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22594"
	x: 43
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22595"
	x: 43
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22596"
	x: 42
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22597"
	x: 52
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22598"
	x: 49
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22599"
	x: 43
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22600"
	x: 47
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22601"
	x: 42
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22602"
	x: 42
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22603"
	x: 47
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22604"
	x: 47
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22605"
	x: 50
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22606"
	x: 43
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22607"
	x: 43
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22608"
	x: 41
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22609"
	x: 40
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22610"
	x: 45
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22611"
	x: 40
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22612"
	x: 50
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22613"
	x: 40
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22614"
	x: 36
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22615"
	x: 46
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22616"
	x: 44
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22617"
	x: 46
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22618"
	x: 46
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22619"
	x: 41
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22620"
	x: 43
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22621"
	x: 44
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22622"
	x: 41
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22623"
	x: 41
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22624"
	x: 43
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22625"
	x: 36
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22626"
	x: 52
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22627"
	x: 47
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22628"
	x: 43
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22629"
	x: 41
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22630"
	x: 41
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22631"
	x: 36
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22632"
	x: 36
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22633"
	x: 2
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__22634"
	x: 36
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22635"
	x: 43
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22636"
	x: 36
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22637"
	x: 38
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22638"
	x: 36
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22639"
	x: 35
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22640"
	x: 35
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22641"
	x: 36
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22642"
	x: 43
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22643"
	x: 38
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22644"
	x: 38
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22645"
	x: 31
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22646"
	x: 34
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22647"
	x: 40
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22648"
	x: 38
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22649"
	x: 34
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22650"
	x: 32
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22651"
	x: 34
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22652"
	x: 34
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22653"
	x: 34
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22654"
	x: 42
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22655"
	x: 37
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22656"
	x: 2
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__22657"
	x: 37
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22658"
	x: 35
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22659"
	x: 34
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22660"
	x: 29
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22661"
	x: 31
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22662"
	x: 34
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22663"
	x: 29
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22664"
	x: 34
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22665"
	x: 36
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22666"
	x: 32
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22667"
	x: 32
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22668"
	x: 31
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22669"
	x: 31
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22670"
	x: 31
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22671"
	x: 35
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22672"
	x: 37
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22673"
	x: 35
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22674"
	x: 40
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22675"
	x: 40
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22676"
	x: 31
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22677"
	x: 31
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22678"
	x: 32
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22679"
	x: 59
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__22680"
	x: 32
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22681"
	x: 28
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22682"
	x: 28
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22683"
	x: 42
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22684"
	x: 36
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22685"
	x: 35
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22686"
	x: 35
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22687"
	x: 35
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22688"
	x: 29
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22689"
	x: 29
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22690"
	x: 29
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22691"
	x: 34
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22692"
	x: 35
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22693"
	x: 29
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22694"
	x: 27
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22695"
	x: 25
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22696"
	x: 25
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22697"
	x: 30
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22698"
	x: 25
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22699"
	x: 25
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22700"
	x: 27
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22701"
	x: 29
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22702"
	x: 30
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__22703"
	x: 26
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22704"
	x: 27
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22705"
	x: 27
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22706"
	x: 27
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22707"
	x: 29
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22708"
	x: 29
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22709"
	x: 27
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22710"
	x: 32
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__22711"
	x: 26
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22712"
	x: 26
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22713"
	x: 26
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22716"
	x: 162
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__22717"
	x: 162
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__22718"
	x: 163
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__22719"
	x: 141
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__22720"
	x: 142
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22721"
	x: 162
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__22722"
	x: 150
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__22724"
	x: 141
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__22725"
	x: 217
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22726"
	x: 113
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__22727"
	x: 105
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__22728"
	x: 98
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22729"
	x: 98
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22730"
	x: 106
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__22731"
	x: 103
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22732"
	x: 98
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22734"
	x: 99
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__22735"
	x: 80
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__22736"
	x: 99
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__22737"
	x: 113
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__22738"
	x: 107
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__22739"
	x: 95
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22740"
	x: 113
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__22741"
	x: 127
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__22742"
	x: 111
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22743"
	x: 111
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__22744"
	x: 107
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22745"
	x: 108
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22746"
	x: 111
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22747"
	x: 97
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22749"
	x: 106
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22751"
	x: 121
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__22752"
	x: 119
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__22753"
	x: 119
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__22754"
	x: 125
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__22757"
	x: 41
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__22758"
	x: 119
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__22759"
	x: 119
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__22760"
	x: 129
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__22763"
	x: 142
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__22765"
	x: 106
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__22766"
	x: 106
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__22767"
	x: 104
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__22768"
	x: 104
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__22770"
	x: 168
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__22771"
	x: 168
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__22772"
	x: 168
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__22773"
	x: 152
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__22774"
	x: 152
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__22775"
	x: 154
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__22776"
	x: 154
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__22777"
	x: 151
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__22778"
	x: 149
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__22779"
	x: 155
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__22780"
	x: 150
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__22781"
	x: 168
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__22782"
	x: 168
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__22783"
	x: 146
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__22784"
	x: 146
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__22785"
	x: 150
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__22786"
	x: 150
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__22787"
	x: 145
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__22788"
	x: 155
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__22789"
	x: 151
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__22790"
	x: 145
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__22791"
	x: 145
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__22792"
	x: 155
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__22793"
	x: 155
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__22794"
	x: 145
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__22795"
	x: 144
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__22796"
	x: 144
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__22797"
	x: 146
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__22798"
	x: 146
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__22799"
	x: 144
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__22800"
	x: 145
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__22801"
	x: 155
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22802"
	x: 155
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22803"
	x: 160
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22804"
	x: 152
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22805"
	x: 155
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22806"
	x: 191
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22808"
	x: 139
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__22810"
	x: 107
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__22815"
	x: 116
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__22817"
	x: 52
	y: 163
}
SiteLocation {
	primitive_cell_name: "LUT__22818"
	x: 51
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__22819"
	x: 56
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__22820"
	x: 61
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__22823"
	x: 119
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__22824"
	x: 119
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__22825"
	x: 119
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__22827"
	x: 127
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__22829"
	x: 108
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22830"
	x: 129
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__22831"
	x: 129
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__22832"
	x: 129
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__22833"
	x: 128
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__22835"
	x: 56
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__22836"
	x: 61
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__22838"
	x: 53
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__22839"
	x: 56
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__22840"
	x: 61
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__22841"
	x: 62
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__22842"
	x: 53
	y: 183
}
SiteLocation {
	primitive_cell_name: "LUT__22843"
	x: 58
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__22844"
	x: 62
	y: 168
}
SiteLocation {
	primitive_cell_name: "LUT__22846"
	x: 172
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__22847"
	x: 217
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22849"
	x: 139
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22850"
	x: 139
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22852"
	x: 141
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22853"
	x: 139
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22855"
	x: 139
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__22856"
	x: 142
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22858"
	x: 146
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__22859"
	x: 149
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__22861"
	x: 158
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__22862"
	x: 158
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__22864"
	x: 144
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22865"
	x: 149
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22867"
	x: 148
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22868"
	x: 149
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__22870"
	x: 149
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__22871"
	x: 145
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__22873"
	x: 168
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22874"
	x: 168
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22876"
	x: 149
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22877"
	x: 149
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22879"
	x: 148
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__22880"
	x: 149
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__22882"
	x: 148
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__22883"
	x: 149
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22885"
	x: 145
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__22886"
	x: 149
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__22888"
	x: 148
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__22889"
	x: 149
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__22891"
	x: 152
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__22892"
	x: 155
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__22894"
	x: 139
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__22895"
	x: 139
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__22897"
	x: 154
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__22898"
	x: 154
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__22900"
	x: 149
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__22901"
	x: 149
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__22903"
	x: 158
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__22904"
	x: 158
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__22906"
	x: 154
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__22907"
	x: 155
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__22909"
	x: 150
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__22910"
	x: 149
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__22912"
	x: 146
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__22913"
	x: 149
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__22915"
	x: 159
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__22916"
	x: 159
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__22918"
	x: 149
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__22919"
	x: 149
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__22921"
	x: 155
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__22922"
	x: 155
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__22924"
	x: 143
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__22925"
	x: 143
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__22927"
	x: 150
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__22928"
	x: 150
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__22939"
	x: 83
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22940"
	x: 84
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__22941"
	x: 83
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22943"
	x: 94
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__22944"
	x: 94
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__22945"
	x: 89
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22947"
	x: 98
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22948"
	x: 89
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__22949"
	x: 89
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__22951"
	x: 82
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__22952"
	x: 78
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__22953"
	x: 78
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22955"
	x: 99
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22956"
	x: 95
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__22957"
	x: 95
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__22959"
	x: 97
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__22960"
	x: 97
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__22961"
	x: 97
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22963"
	x: 95
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__22964"
	x: 95
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__22965"
	x: 95
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__22967"
	x: 73
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__22968"
	x: 70
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__22969"
	x: 73
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__22971"
	x: 71
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22972"
	x: 71
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22973"
	x: 71
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22975"
	x: 68
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__22976"
	x: 68
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__22977"
	x: 68
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__22979"
	x: 70
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__22980"
	x: 70
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22981"
	x: 70
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__22983"
	x: 77
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__22984"
	x: 77
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__22985"
	x: 77
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22987"
	x: 82
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__22988"
	x: 76
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__22989"
	x: 82
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__22991"
	x: 68
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__22992"
	x: 68
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__22993"
	x: 68
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__22995"
	x: 67
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22996"
	x: 70
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__22997"
	x: 70
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__22999"
	x: 70
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23000"
	x: 70
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23001"
	x: 70
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23003"
	x: 77
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23004"
	x: 77
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23005"
	x: 77
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23007"
	x: 69
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__23008"
	x: 69
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23009"
	x: 69
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23011"
	x: 77
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23012"
	x: 77
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23013"
	x: 77
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23015"
	x: 60
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23016"
	x: 60
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23017"
	x: 68
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23019"
	x: 79
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23020"
	x: 83
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23021"
	x: 80
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23023"
	x: 82
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__23024"
	x: 82
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23025"
	x: 82
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23027"
	x: 66
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23028"
	x: 71
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23029"
	x: 71
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23031"
	x: 90
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23032"
	x: 90
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23033"
	x: 85
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23035"
	x: 99
	y: 265
}
SiteLocation {
	primitive_cell_name: "LUT__23036"
	x: 99
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__23037"
	x: 94
	y: 252
}
SiteLocation {
	primitive_cell_name: "LUT__23039"
	x: 76
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__23040"
	x: 76
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23041"
	x: 76
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23043"
	x: 93
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23044"
	x: 92
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23045"
	x: 79
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23047"
	x: 93
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__23048"
	x: 93
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23049"
	x: 80
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23088"
	x: 118
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23091"
	x: 118
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__23094"
	x: 120
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23097"
	x: 127
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23100"
	x: 127
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23103"
	x: 126
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23106"
	x: 121
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23117"
	x: 139
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23119"
	x: 98
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23121"
	x: 139
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__23147"
	x: 56
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__23149"
	x: 58
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__23151"
	x: 57
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__23153"
	x: 61
	y: 185
}
SiteLocation {
	primitive_cell_name: "LUT__23155"
	x: 61
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__23157"
	x: 62
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__23159"
	x: 61
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__23191"
	x: 77
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23192"
	x: 118
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23193"
	x: 104
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23194"
	x: 103
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23195"
	x: 105
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23197"
	x: 109
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__23198"
	x: 109
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23200"
	x: 109
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__23206"
	x: 98
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__23207"
	x: 98
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23208"
	x: 76
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__23209"
	x: 79
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23210"
	x: 78
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23211"
	x: 75
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__23212"
	x: 71
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23213"
	x: 69
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__23214"
	x: 69
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__23215"
	x: 73
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23216"
	x: 78
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23217"
	x: 69
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23218"
	x: 66
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23219"
	x: 75
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23220"
	x: 74
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__23221"
	x: 105
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__23223"
	x: 111
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23224"
	x: 111
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__23226"
	x: 111
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__23232"
	x: 216
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__23233"
	x: 217
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__23234"
	x: 172
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23235"
	x: 167
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__23236"
	x: 172
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__23237"
	x: 172
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23238"
	x: 172
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23239"
	x: 172
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__23240"
	x: 184
	y: 318
}
SiteLocation {
	primitive_cell_name: "LUT__23241"
	x: 167
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__23242"
	x: 167
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23243"
	x: 167
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23244"
	x: 167
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23245"
	x: 173
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__23246"
	x: 173
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23247"
	x: 167
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__23248"
	x: 167
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23249"
	x: 167
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23250"
	x: 167
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23251"
	x: 167
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23252"
	x: 172
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__23253"
	x: 167
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23254"
	x: 167
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23255"
	x: 172
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__23256"
	x: 172
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__23257"
	x: 162
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23259"
	x: 154
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23261"
	x: 157
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23267"
	x: 139
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__23269"
	x: 141
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__23270"
	x: 140
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__23271"
	x: 140
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__23272"
	x: 140
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23273"
	x: 140
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__23275"
	x: 140
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__23281"
	x: 103
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23282"
	x: 104
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23283"
	x: 82
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23284"
	x: 105
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23286"
	x: 105
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23287"
	x: 103
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23288"
	x: 103
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23289"
	x: 103
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23291"
	x: 103
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23297"
	x: 144
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__23299"
	x: 145
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23300"
	x: 140
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__23303"
	x: 140
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23309"
	x: 125
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__23310"
	x: 121
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__23311"
	x: 118
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23313"
	x: 114
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23314"
	x: 122
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23316"
	x: 113
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__23322"
	x: 55
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__23323"
	x: 55
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__23324"
	x: 60
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__23325"
	x: 53
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__23327"
	x: 53
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__23328"
	x: 55
	y: 163
}
SiteLocation {
	primitive_cell_name: "LUT__23330"
	x: 51
	y: 168
}
SiteLocation {
	primitive_cell_name: "LUT__23336"
	x: 202
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__23337"
	x: 185
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__23338"
	x: 215
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__23339"
	x: 173
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__23341"
	x: 168
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__23342"
	x: 174
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__23344"
	x: 174
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__23351"
	x: 100
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__23352"
	x: 100
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__23353"
	x: 100
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23354"
	x: 100
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__23355"
	x: 100
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23356"
	x: 104
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23357"
	x: 106
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23358"
	x: 106
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__23360"
	x: 108
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__23361"
	x: 108
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23362"
	x: 106
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23363"
	x: 108
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__23364"
	x: 108
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__23366"
	x: 108
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__23367"
	x: 97
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23368"
	x: 86
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23369"
	x: 94
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__23370"
	x: 94
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23371"
	x: 92
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23372"
	x: 97
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23373"
	x: 94
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23374"
	x: 97
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__23375"
	x: 86
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__23376"
	x: 92
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23377"
	x: 95
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__23378"
	x: 89
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23379"
	x: 94
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__23380"
	x: 98
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23381"
	x: 95
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__23382"
	x: 95
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23383"
	x: 95
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23384"
	x: 95
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23385"
	x: 100
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__23386"
	x: 174
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23387"
	x: 169
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23388"
	x: 173
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__23389"
	x: 197
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23390"
	x: 177
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23391"
	x: 173
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23392"
	x: 163
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23393"
	x: 185
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23394"
	x: 175
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__23395"
	x: 172
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__23396"
	x: 168
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__23397"
	x: 160
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23398"
	x: 164
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23399"
	x: 164
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23400"
	x: 161
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23401"
	x: 164
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23402"
	x: 161
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23403"
	x: 157
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23404"
	x: 163
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23405"
	x: 174
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23406"
	x: 167
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23407"
	x: 164
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23408"
	x: 161
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23409"
	x: 172
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23410"
	x: 172
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23411"
	x: 179
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23412"
	x: 179
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23413"
	x: 174
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23414"
	x: 174
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23415"
	x: 174
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23416"
	x: 173
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23417"
	x: 166
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23418"
	x: 166
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23419"
	x: 166
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23421"
	x: 159
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23422"
	x: 154
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23423"
	x: 148
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23424"
	x: 120
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23425"
	x: 126
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23426"
	x: 121
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__23427"
	x: 121
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__23428"
	x: 144
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23429"
	x: 94
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23430"
	x: 94
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__23431"
	x: 100
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23432"
	x: 100
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23433"
	x: 112
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23434"
	x: 112
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23435"
	x: 106
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23436"
	x: 95
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__23437"
	x: 93
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23438"
	x: 95
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23439"
	x: 106
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23440"
	x: 140
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23441"
	x: 91
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23442"
	x: 92
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__23443"
	x: 91
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23444"
	x: 91
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23445"
	x: 91
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__23446"
	x: 91
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23447"
	x: 89
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23448"
	x: 91
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23449"
	x: 90
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23450"
	x: 92
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23451"
	x: 95
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23452"
	x: 112
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__23453"
	x: 122
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23454"
	x: 122
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23456"
	x: 142
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23457"
	x: 137
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23458"
	x: 150
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23459"
	x: 145
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23460"
	x: 142
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23461"
	x: 141
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__23462"
	x: 141
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__23463"
	x: 141
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23464"
	x: 134
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23465"
	x: 134
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23466"
	x: 134
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23467"
	x: 118
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23468"
	x: 118
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23469"
	x: 122
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__23470"
	x: 124
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__23471"
	x: 120
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23472"
	x: 120
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23473"
	x: 134
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__23474"
	x: 134
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23475"
	x: 133
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23476"
	x: 133
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23477"
	x: 137
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__23478"
	x: 137
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__23479"
	x: 137
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__23480"
	x: 137
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23481"
	x: 137
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23482"
	x: 137
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__23483"
	x: 137
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__23484"
	x: 124
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__23485"
	x: 115
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__23486"
	x: 109
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__23487"
	x: 107
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__23489"
	x: 115
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__23490"
	x: 115
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23491"
	x: 122
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23492"
	x: 122
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23493"
	x: 134
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23494"
	x: 116
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23495"
	x: 116
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23497"
	x: 116
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23498"
	x: 127
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__23500"
	x: 124
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23501"
	x: 124
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23502"
	x: 129
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__23503"
	x: 110
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__23506"
	x: 115
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__23507"
	x: 115
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__23509"
	x: 119
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__23511"
	x: 116
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__23513"
	x: 120
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23514"
	x: 124
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23516"
	x: 120
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23517"
	x: 127
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23519"
	x: 84
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__23520"
	x: 83
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__23521"
	x: 83
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23522"
	x: 84
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23523"
	x: 85
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23524"
	x: 79
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23525"
	x: 84
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23526"
	x: 84
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__23527"
	x: 98
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23528"
	x: 84
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23529"
	x: 77
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23530"
	x: 66
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23531"
	x: 85
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23532"
	x: 90
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23533"
	x: 90
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__23534"
	x: 84
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__23535"
	x: 85
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23536"
	x: 85
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23537"
	x: 91
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23538"
	x: 88
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23539"
	x: 88
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23540"
	x: 99
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23541"
	x: 93
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23542"
	x: 93
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23543"
	x: 93
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23544"
	x: 85
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23545"
	x: 68
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23546"
	x: 73
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23547"
	x: 73
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23548"
	x: 93
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23549"
	x: 88
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23550"
	x: 89
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23551"
	x: 89
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23552"
	x: 95
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23553"
	x: 95
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23554"
	x: 99
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23555"
	x: 97
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23556"
	x: 91
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23557"
	x: 91
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23558"
	x: 91
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23559"
	x: 89
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23560"
	x: 85
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23561"
	x: 77
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23562"
	x: 82
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23563"
	x: 80
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23564"
	x: 82
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23565"
	x: 92
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23566"
	x: 92
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23567"
	x: 92
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23568"
	x: 97
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23569"
	x: 91
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23570"
	x: 91
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23571"
	x: 90
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23572"
	x: 90
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23573"
	x: 90
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23574"
	x: 90
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__23575"
	x: 101
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23576"
	x: 101
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__23577"
	x: 80
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23578"
	x: 86
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23579"
	x: 90
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23580"
	x: 90
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23581"
	x: 84
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23582"
	x: 95
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23583"
	x: 90
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23584"
	x: 90
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23585"
	x: 83
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23586"
	x: 83
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23587"
	x: 83
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23588"
	x: 98
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23589"
	x: 93
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23590"
	x: 88
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23591"
	x: 103
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__23592"
	x: 103
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23593"
	x: 88
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23594"
	x: 79
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23595"
	x: 97
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23596"
	x: 93
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23597"
	x: 88
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23598"
	x: 93
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23599"
	x: 83
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23600"
	x: 83
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23601"
	x: 89
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23602"
	x: 89
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23603"
	x: 89
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23604"
	x: 83
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23605"
	x: 83
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23606"
	x: 84
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23607"
	x: 77
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23608"
	x: 77
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23609"
	x: 82
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__23610"
	x: 77
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23611"
	x: 94
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23612"
	x: 85
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23613"
	x: 95
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23614"
	x: 80
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23615"
	x: 92
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23616"
	x: 85
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__23617"
	x: 85
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23618"
	x: 84
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23619"
	x: 84
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23620"
	x: 79
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23621"
	x: 97
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23622"
	x: 77
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23623"
	x: 77
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23624"
	x: 83
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23625"
	x: 88
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23626"
	x: 120
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23628"
	x: 137
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23629"
	x: 139
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23631"
	x: 122
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23632"
	x: 122
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23633"
	x: 126
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__23634"
	x: 144
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23636"
	x: 155
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23637"
	x: 173
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23638"
	x: 168
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23639"
	x: 173
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23640"
	x: 173
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23641"
	x: 170
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23642"
	x: 170
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__23643"
	x: 173
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23644"
	x: 168
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23645"
	x: 168
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23646"
	x: 170
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23647"
	x: 170
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23648"
	x: 163
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23649"
	x: 160
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23650"
	x: 160
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23652"
	x: 121
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23655"
	x: 119
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23656"
	x: 105
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__23657"
	x: 110
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__23658"
	x: 113
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23659"
	x: 115
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23661"
	x: 116
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23662"
	x: 155
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23663"
	x: 152
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23664"
	x: 164
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23665"
	x: 164
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23666"
	x: 130
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23668"
	x: 115
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23669"
	x: 105
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23670"
	x: 112
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23671"
	x: 118
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23672"
	x: 118
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23674"
	x: 120
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23683"
	x: 43
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23684"
	x: 43
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23685"
	x: 40
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23686"
	x: 37
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__23689"
	x: 99
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__23690"
	x: 99
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__23691"
	x: 99
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__23692"
	x: 94
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23693"
	x: 98
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23694"
	x: 98
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23698"
	x: 121
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23699"
	x: 115
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__23700"
	x: 125
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23701"
	x: 116
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23702"
	x: 115
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23703"
	x: 122
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23704"
	x: 126
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23705"
	x: 126
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23707"
	x: 122
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__23708"
	x: 124
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23709"
	x: 124
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23710"
	x: 122
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23711"
	x: 122
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__23713"
	x: 125
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23714"
	x: 133
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23715"
	x: 142
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23716"
	x: 137
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__23717"
	x: 130
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23718"
	x: 139
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23719"
	x: 128
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__23720"
	x: 129
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__23721"
	x: 130
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__23722"
	x: 139
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__23723"
	x: 137
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__23724"
	x: 133
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23725"
	x: 139
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__23726"
	x: 139
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23727"
	x: 118
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23728"
	x: 124
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23729"
	x: 124
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__23730"
	x: 118
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__23731"
	x: 108
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__23732"
	x: 118
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__23735"
	x: 98
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23736"
	x: 97
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23741"
	x: 94
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__23742"
	x: 92
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__23743"
	x: 90
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__23744"
	x: 90
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23745"
	x: 85
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23746"
	x: 85
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23747"
	x: 92
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23748"
	x: 92
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23749"
	x: 91
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23750"
	x: 93
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23751"
	x: 89
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__23752"
	x: 92
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__23753"
	x: 86
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23754"
	x: 91
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__23755"
	x: 92
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__23756"
	x: 85
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__23768"
	x: 116
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23769"
	x: 118
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__23770"
	x: 118
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23771"
	x: 120
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__23772"
	x: 118
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__23773"
	x: 118
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__23777"
	x: 45
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23778"
	x: 43
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23779"
	x: 42
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23781"
	x: 43
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23782"
	x: 42
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23783"
	x: 42
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23784"
	x: 42
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23785"
	x: 43
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23787"
	x: 40
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23788"
	x: 31
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23789"
	x: 27
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23790"
	x: 26
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__23791"
	x: 23
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23792"
	x: 27
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23793"
	x: 26
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23794"
	x: 20
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23795"
	x: 23
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23796"
	x: 25
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__23797"
	x: 23
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23798"
	x: 25
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__23799"
	x: 25
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23800"
	x: 30
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23801"
	x: 2
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23802"
	x: 14
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23803"
	x: 13
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23804"
	x: 42
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23805"
	x: 37
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23806"
	x: 42
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23807"
	x: 42
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23808"
	x: 42
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23809"
	x: 71
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23812"
	x: 120
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__23813"
	x: 124
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__23818"
	x: 140
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__23819"
	x: 139
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__23820"
	x: 139
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__23821"
	x: 139
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__23822"
	x: 140
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__23823"
	x: 137
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__23824"
	x: 140
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23825"
	x: 217
	y: 321
}
SiteLocation {
	primitive_cell_name: "LUT__23826"
	x: 140
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__23827"
	x: 140
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__23828"
	x: 136
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23829"
	x: 139
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__23830"
	x: 139
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23831"
	x: 139
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__23832"
	x: 137
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__23833"
	x: 139
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__23845"
	x: 40
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__23846"
	x: 38
	y: 46
}
SiteLocation {
	primitive_cell_name: "LUT__23847"
	x: 42
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23848"
	x: 40
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23849"
	x: 36
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23850"
	x: 40
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23854"
	x: 105
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23855"
	x: 107
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23856"
	x: 108
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23857"
	x: 112
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23858"
	x: 112
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__23859"
	x: 112
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23862"
	x: 43
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23863"
	x: 47
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23868"
	x: 57
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__23869"
	x: 53
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23870"
	x: 53
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23871"
	x: 53
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23872"
	x: 53
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23873"
	x: 58
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23874"
	x: 22
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23875"
	x: 42
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23876"
	x: 44
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23877"
	x: 50
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23878"
	x: 53
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23879"
	x: 58
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23880"
	x: 58
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23881"
	x: 14
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23882"
	x: 58
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__23883"
	x: 19
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__23884"
	x: 38
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__23885"
	x: 47
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23886"
	x: 58
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23887"
	x: 38
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23888"
	x: 43
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23889"
	x: 53
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23890"
	x: 50
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23891"
	x: 44
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23892"
	x: 42
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__23893"
	x: 56
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23894"
	x: 47
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__23895"
	x: 43
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23896"
	x: 19
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23897"
	x: 45
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23898"
	x: 19
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23899"
	x: 31
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23911"
	x: 53
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__23912"
	x: 42
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__23913"
	x: 43
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__23914"
	x: 53
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23915"
	x: 45
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23916"
	x: 34
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__23917"
	x: 23
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23918"
	x: 23
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23919"
	x: 49
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23920"
	x: 44
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23921"
	x: 49
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23922"
	x: 47
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23923"
	x: 49
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__23924"
	x: 19
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23925"
	x: 45
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__23926"
	x: 34
	y: 60
}
SiteLocation {
	primitive_cell_name: "LUT__23927"
	x: 38
	y: 17
}
SiteLocation {
	primitive_cell_name: "LUT__23928"
	x: 67
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23929"
	x: 60
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23930"
	x: 67
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23931"
	x: 38
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23932"
	x: 38
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__23933"
	x: 64
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23934"
	x: 41
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23935"
	x: 43
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__23936"
	x: 42
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__23937"
	x: 60
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__23938"
	x: 50
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23939"
	x: 4
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__23940"
	x: 15
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23941"
	x: 49
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23942"
	x: 14
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__23943"
	x: 53
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23944"
	x: 53
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23945"
	x: 44
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__23946"
	x: 68
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23947"
	x: 41
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23948"
	x: 31
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__23949"
	x: 58
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23950"
	x: 26
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23951"
	x: 59
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__23952"
	x: 43
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23953"
	x: 50
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23954"
	x: 60
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__23955"
	x: 58
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23956"
	x: 36
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__23957"
	x: 2
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__23958"
	x: 2
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__23959"
	x: 47
	y: 17
}
SiteLocation {
	primitive_cell_name: "LUT__23960"
	x: 58
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23961"
	x: 43
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23962"
	x: 38
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__23963"
	x: 44
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__23964"
	x: 58
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__23965"
	x: 50
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__23966"
	x: 38
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23967"
	x: 34
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__23968"
	x: 34
	y: 18
}
SiteLocation {
	primitive_cell_name: "LUT__23969"
	x: 23
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__23970"
	x: 34
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__23971"
	x: 13
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__23972"
	x: 31
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23973"
	x: 13
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23974"
	x: 10
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__23975"
	x: 23
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__23976"
	x: 41
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__23977"
	x: 43
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__23978"
	x: 23
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__23979"
	x: 2
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__23980"
	x: 13
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23981"
	x: 13
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23982"
	x: 13
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__23983"
	x: 23
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23984"
	x: 23
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__23985"
	x: 23
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__23986"
	x: 30
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23987"
	x: 2
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23988"
	x: 3
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__23989"
	x: 3
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__23990"
	x: 2
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__23991"
	x: 108
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23992"
	x: 108
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__23993"
	x: 112
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23994"
	x: 107
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__23995"
	x: 107
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__23996"
	x: 92
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__23997"
	x: 103
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__23998"
	x: 107
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24005"
	x: 110
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__24006"
	x: 110
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__24007"
	x: 108
	y: 37
}
SiteLocation {
	primitive_cell_name: "LUT__24008"
	x: 108
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__24009"
	x: 108
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__24010"
	x: 112
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24011"
	x: 112
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24012"
	x: 114
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24013"
	x: 113
	y: 23
}
SiteLocation {
	primitive_cell_name: "LUT__24014"
	x: 113
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24015"
	x: 116
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24016"
	x: 118
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24017"
	x: 118
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24018"
	x: 93
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24019"
	x: 93
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24020"
	x: 93
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24021"
	x: 88
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24022"
	x: 93
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24023"
	x: 113
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24031"
	x: 106
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__24032"
	x: 110
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__24042"
	x: 77
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24043"
	x: 77
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24044"
	x: 77
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24045"
	x: 78
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__24063"
	x: 163
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24064"
	x: 163
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24065"
	x: 163
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24066"
	x: 163
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24067"
	x: 163
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24068"
	x: 163
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24069"
	x: 159
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24070"
	x: 158
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24072"
	x: 153
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24073"
	x: 161
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24074"
	x: 160
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24075"
	x: 155
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24076"
	x: 160
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24077"
	x: 161
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24078"
	x: 196
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24087"
	x: 166
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24089"
	x: 149
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__24090"
	x: 149
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24091"
	x: 153
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__24092"
	x: 153
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24093"
	x: 149
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24094"
	x: 149
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__24095"
	x: 150
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__24096"
	x: 150
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__24097"
	x: 150
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__24098"
	x: 151
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__24099"
	x: 149
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__24100"
	x: 150
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__24101"
	x: 146
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__24103"
	x: 150
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24104"
	x: 158
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24105"
	x: 150
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__24106"
	x: 158
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24107"
	x: 158
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__24108"
	x: 158
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__24109"
	x: 198
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__24122"
	x: 159
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24131"
	x: 99
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24132"
	x: 99
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24133"
	x: 99
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24134"
	x: 106
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24135"
	x: 99
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24136"
	x: 99
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24137"
	x: 101
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24139"
	x: 107
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24140"
	x: 105
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24141"
	x: 105
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24142"
	x: 110
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24143"
	x: 110
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24144"
	x: 107
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24145"
	x: 105
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24146"
	x: 107
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24147"
	x: 110
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24154"
	x: 187
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__24155"
	x: 162
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__24165"
	x: 151
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__24189"
	x: 44
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24190"
	x: 44
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24191"
	x: 44
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24192"
	x: 44
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24193"
	x: 44
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24194"
	x: 44
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24207"
	x: 53
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24210"
	x: 56
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24212"
	x: 53
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24213"
	x: 58
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24215"
	x: 69
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24216"
	x: 60
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24218"
	x: 52
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24219"
	x: 52
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24221"
	x: 53
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24222"
	x: 49
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24224"
	x: 65
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24225"
	x: 56
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24227"
	x: 51
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24228"
	x: 47
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24230"
	x: 57
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24231"
	x: 50
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24233"
	x: 58
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24234"
	x: 44
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24236"
	x: 46
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24237"
	x: 42
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24239"
	x: 36
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24240"
	x: 31
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24242"
	x: 55
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24243"
	x: 55
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24245"
	x: 45
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24246"
	x: 36
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24248"
	x: 51
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24249"
	x: 46
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__24251"
	x: 37
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24252"
	x: 40
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24254"
	x: 28
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24255"
	x: 27
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24259"
	x: 42
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24260"
	x: 35
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24262"
	x: 50
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24263"
	x: 57
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24265"
	x: 56
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24266"
	x: 59
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24268"
	x: 66
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24269"
	x: 69
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24271"
	x: 71
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24272"
	x: 69
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24274"
	x: 65
	y: 24
}
SiteLocation {
	primitive_cell_name: "LUT__24275"
	x: 65
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__24277"
	x: 62
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__24278"
	x: 62
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24280"
	x: 58
	y: 29
}
SiteLocation {
	primitive_cell_name: "LUT__24281"
	x: 69
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24283"
	x: 51
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__24284"
	x: 53
	y: 16
}
SiteLocation {
	primitive_cell_name: "LUT__24286"
	x: 40
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24287"
	x: 45
	y: 18
}
SiteLocation {
	primitive_cell_name: "LUT__24289"
	x: 41
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__24290"
	x: 42
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24292"
	x: 46
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24293"
	x: 45
	y: 9
}
SiteLocation {
	primitive_cell_name: "LUT__24295"
	x: 45
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24296"
	x: 46
	y: 7
}
SiteLocation {
	primitive_cell_name: "LUT__24298"
	x: 40
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24299"
	x: 45
	y: 11
}
SiteLocation {
	primitive_cell_name: "LUT__24301"
	x: 36
	y: 22
}
SiteLocation {
	primitive_cell_name: "LUT__24302"
	x: 35
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24304"
	x: 28
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24305"
	x: 27
	y: 15
}
SiteLocation {
	primitive_cell_name: "LUT__24309"
	x: 40
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24310"
	x: 42
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24312"
	x: 50
	y: 17
}
SiteLocation {
	primitive_cell_name: "LUT__24313"
	x: 53
	y: 3
}
SiteLocation {
	primitive_cell_name: "LUT__24315"
	x: 57
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24316"
	x: 47
	y: 13
}
SiteLocation {
	primitive_cell_name: "LUT__24319"
	x: 89
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24321"
	x: 89
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24322"
	x: 90
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24323"
	x: 90
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__24324"
	x: 84
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24325"
	x: 90
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24326"
	x: 90
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24327"
	x: 94
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24329"
	x: 131
	y: 10
}
SiteLocation {
	primitive_cell_name: "LUT__24330"
	x: 131
	y: 5
}
SiteLocation {
	primitive_cell_name: "LUT__24333"
	x: 89
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24334"
	x: 86
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24335"
	x: 86
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24337"
	x: 36
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__24338"
	x: 31
	y: 8
}
SiteLocation {
	primitive_cell_name: "LUT__24340"
	x: 78
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24341"
	x: 78
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24342"
	x: 78
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24343"
	x: 79
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24344"
	x: 79
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24345"
	x: 78
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24346"
	x: 83
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24347"
	x: 86
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24348"
	x: 106
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24349"
	x: 106
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__24350"
	x: 100
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24351"
	x: 111
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24352"
	x: 111
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24353"
	x: 107
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24354"
	x: 107
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24355"
	x: 116
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__24356"
	x: 112
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24357"
	x: 110
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24358"
	x: 110
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24359"
	x: 116
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24360"
	x: 116
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24361"
	x: 120
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24362"
	x: 113
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24363"
	x: 113
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24364"
	x: 113
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24365"
	x: 120
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24366"
	x: 112
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24367"
	x: 112
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24368"
	x: 112
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24369"
	x: 112
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24370"
	x: 112
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24371"
	x: 126
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24372"
	x: 126
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24373"
	x: 126
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24374"
	x: 126
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24375"
	x: 126
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24376"
	x: 126
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24377"
	x: 109
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24378"
	x: 109
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24379"
	x: 116
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24380"
	x: 116
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24381"
	x: 120
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24382"
	x: 120
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24383"
	x: 106
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24384"
	x: 112
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24385"
	x: 115
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24386"
	x: 115
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24387"
	x: 116
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24388"
	x: 116
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24389"
	x: 100
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24390"
	x: 105
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24391"
	x: 109
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24392"
	x: 109
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24393"
	x: 109
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24394"
	x: 101
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24395"
	x: 101
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24396"
	x: 107
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24397"
	x: 107
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24398"
	x: 108
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24399"
	x: 125
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24400"
	x: 125
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24401"
	x: 126
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24402"
	x: 125
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24403"
	x: 125
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24404"
	x: 118
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24405"
	x: 118
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24406"
	x: 116
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24407"
	x: 119
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24408"
	x: 119
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24409"
	x: 112
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24410"
	x: 112
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24411"
	x: 109
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24412"
	x: 112
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24413"
	x: 119
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24414"
	x: 119
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24415"
	x: 120
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24416"
	x: 121
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24417"
	x: 125
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24418"
	x: 125
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24419"
	x: 125
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24420"
	x: 121
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24421"
	x: 121
	y: 163
}
SiteLocation {
	primitive_cell_name: "LUT__24422"
	x: 122
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24423"
	x: 122
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24424"
	x: 125
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24425"
	x: 125
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24426"
	x: 110
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24427"
	x: 113
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24428"
	x: 114
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24429"
	x: 114
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24430"
	x: 115
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24431"
	x: 106
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24432"
	x: 101
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24433"
	x: 103
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24434"
	x: 103
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24435"
	x: 106
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24436"
	x: 115
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24437"
	x: 115
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24438"
	x: 116
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24439"
	x: 106
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24440"
	x: 105
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24441"
	x: 109
	y: 164
}
SiteLocation {
	primitive_cell_name: "LUT__24442"
	x: 109
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24443"
	x: 100
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24444"
	x: 107
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__24445"
	x: 107
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__24446"
	x: 93
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24447"
	x: 94
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24448"
	x: 85
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24449"
	x: 90
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24450"
	x: 90
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24451"
	x: 127
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24452"
	x: 127
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24453"
	x: 127
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24454"
	x: 127
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24455"
	x: 127
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24456"
	x: 121
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24457"
	x: 122
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24458"
	x: 120
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24459"
	x: 116
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24460"
	x: 116
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__24461"
	x: 112
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__24462"
	x: 116
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__24463"
	x: 116
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__24464"
	x: 107
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24465"
	x: 107
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24466"
	x: 107
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24467"
	x: 107
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24468"
	x: 107
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24469"
	x: 113
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24470"
	x: 113
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24471"
	x: 116
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24472"
	x: 116
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24473"
	x: 107
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24474"
	x: 108
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24475"
	x: 108
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24476"
	x: 112
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24477"
	x: 112
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24478"
	x: 112
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24479"
	x: 108
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24480"
	x: 108
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24481"
	x: 110
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24482"
	x: 110
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24483"
	x: 108
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24484"
	x: 108
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24485"
	x: 108
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24486"
	x: 108
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24487"
	x: 108
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24488"
	x: 108
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24489"
	x: 107
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24490"
	x: 107
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24491"
	x: 107
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24492"
	x: 110
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24493"
	x: 109
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24494"
	x: 112
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24495"
	x: 109
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24496"
	x: 109
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24497"
	x: 113
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24498"
	x: 113
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24499"
	x: 109
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24500"
	x: 109
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24501"
	x: 109
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24502"
	x: 126
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24503"
	x: 124
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24504"
	x: 120
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24505"
	x: 119
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24506"
	x: 119
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24507"
	x: 109
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24508"
	x: 109
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24509"
	x: 127
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24510"
	x: 127
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24511"
	x: 129
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24512"
	x: 129
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24513"
	x: 127
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24514"
	x: 105
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24515"
	x: 105
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24516"
	x: 105
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24517"
	x: 105
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24518"
	x: 105
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24519"
	x: 103
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24520"
	x: 100
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24521"
	x: 99
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24522"
	x: 107
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24523"
	x: 107
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24524"
	x: 99
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24525"
	x: 100
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__24526"
	x: 111
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24527"
	x: 101
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__24528"
	x: 101
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__24529"
	x: 100
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24530"
	x: 101
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__24531"
	x: 99
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24532"
	x: 100
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__24533"
	x: 100
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24534"
	x: 99
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24535"
	x: 99
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24536"
	x: 98
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24537"
	x: 98
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24538"
	x: 101
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24539"
	x: 101
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24540"
	x: 98
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24541"
	x: 98
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24542"
	x: 94
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24543"
	x: 86
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24544"
	x: 107
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24545"
	x: 104
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24546"
	x: 111
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24547"
	x: 106
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24548"
	x: 98
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24550"
	x: 90
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24551"
	x: 83
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24552"
	x: 49
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24553"
	x: 53
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24554"
	x: 45
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24555"
	x: 50
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24556"
	x: 53
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24557"
	x: 84
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24558"
	x: 84
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24559"
	x: 86
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24560"
	x: 90
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24561"
	x: 85
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24563"
	x: 77
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24564"
	x: 79
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24565"
	x: 79
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24566"
	x: 79
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24568"
	x: 79
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24569"
	x: 79
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24570"
	x: 83
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24572"
	x: 95
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24574"
	x: 79
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24575"
	x: 113
	y: 262
}
SiteLocation {
	primitive_cell_name: "LUT__24576"
	x: 111
	y: 217
}
SiteLocation {
	primitive_cell_name: "LUT__24577"
	x: 116
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__24578"
	x: 83
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24580"
	x: 114
	y: 242
}
SiteLocation {
	primitive_cell_name: "LUT__24581"
	x: 140
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24582"
	x: 139
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__24583"
	x: 41
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24584"
	x: 41
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24585"
	x: 43
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24586"
	x: 79
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24587"
	x: 44
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24589"
	x: 112
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__24590"
	x: 114
	y: 182
}
SiteLocation {
	primitive_cell_name: "LUT__24591"
	x: 111
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__24592"
	x: 114
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__24593"
	x: 116
	y: 203
}
SiteLocation {
	primitive_cell_name: "LUT__24594"
	x: 79
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24595"
	x: 83
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__24596"
	x: 83
	y: 171
}
SiteLocation {
	primitive_cell_name: "LUT__24597"
	x: 83
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__24598"
	x: 83
	y: 178
}
SiteLocation {
	primitive_cell_name: "LUT__24599"
	x: 83
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__24600"
	x: 80
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__24601"
	x: 79
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24604"
	x: 94
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24606"
	x: 94
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24611"
	x: 75
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24612"
	x: 75
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24613"
	x: 75
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24614"
	x: 82
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24615"
	x: 198
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__24619"
	x: 125
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__24620"
	x: 122
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24621"
	x: 217
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__24622"
	x: 109
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24624"
	x: 130
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24627"
	x: 127
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24628"
	x: 127
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24629"
	x: 129
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24630"
	x: 129
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24631"
	x: 128
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24632"
	x: 127
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24633"
	x: 128
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24635"
	x: 129
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24636"
	x: 136
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24637"
	x: 133
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24638"
	x: 133
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24639"
	x: 135
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24640"
	x: 133
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24641"
	x: 135
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24642"
	x: 135
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24643"
	x: 135
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24646"
	x: 85
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24648"
	x: 94
	y: 178
}
SiteLocation {
	primitive_cell_name: "LUT__24649"
	x: 92
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__24651"
	x: 83
	y: 150
}
SiteLocation {
	primitive_cell_name: "LUT__24653"
	x: 92
	y: 151
}
SiteLocation {
	primitive_cell_name: "LUT__24655"
	x: 94
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24657"
	x: 83
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__24659"
	x: 92
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__24661"
	x: 83
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24663"
	x: 84
	y: 156
}
SiteLocation {
	primitive_cell_name: "LUT__24665"
	x: 84
	y: 157
}
SiteLocation {
	primitive_cell_name: "LUT__24667"
	x: 92
	y: 158
}
SiteLocation {
	primitive_cell_name: "LUT__24669"
	x: 92
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24671"
	x: 92
	y: 160
}
SiteLocation {
	primitive_cell_name: "LUT__24673"
	x: 86
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24678"
	x: 125
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__24679"
	x: 125
	y: 33
}
SiteLocation {
	primitive_cell_name: "LUT__24680"
	x: 125
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24681"
	x: 128
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24682"
	x: 125
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__24683"
	x: 125
	y: 32
}
SiteLocation {
	primitive_cell_name: "LUT__24684"
	x: 125
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__24686"
	x: 128
	y: 30
}
SiteLocation {
	primitive_cell_name: "LUT__24687"
	x: 143
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24688"
	x: 141
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24689"
	x: 136
	y: 19
}
SiteLocation {
	primitive_cell_name: "LUT__24690"
	x: 125
	y: 18
}
SiteLocation {
	primitive_cell_name: "LUT__24691"
	x: 136
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__24692"
	x: 136
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__24693"
	x: 136
	y: 25
}
SiteLocation {
	primitive_cell_name: "LUT__24694"
	x: 136
	y: 18
}
SiteLocation {
	primitive_cell_name: "LUT__24712"
	x: 77
	y: 4
}
SiteLocation {
	primitive_cell_name: "LUT__24713"
	x: 77
	y: 6
}
SiteLocation {
	primitive_cell_name: "LUT__24750"
	x: 74
	y: 189
}
SiteLocation {
	primitive_cell_name: "LUT__24751"
	x: 71
	y: 189
}
SiteLocation {
	primitive_cell_name: "LUT__24752"
	x: 73
	y: 191
}
SiteLocation {
	primitive_cell_name: "LUT__24753"
	x: 71
	y: 193
}
SiteLocation {
	primitive_cell_name: "LUT__24754"
	x: 27
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__24755"
	x: 28
	y: 161
}
SiteLocation {
	primitive_cell_name: "LUT__24756"
	x: 35
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__24757"
	x: 34
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24758"
	x: 37
	y: 152
}
SiteLocation {
	primitive_cell_name: "LUT__24759"
	x: 34
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24760"
	x: 34
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24761"
	x: 34
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24762"
	x: 32
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24763"
	x: 32
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__24764"
	x: 32
	y: 148
}
SiteLocation {
	primitive_cell_name: "LUT__24765"
	x: 32
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__24766"
	x: 31
	y: 169
}
SiteLocation {
	primitive_cell_name: "LUT__24767"
	x: 67
	y: 191
}
SiteLocation {
	primitive_cell_name: "LUT__24768"
	x: 69
	y: 190
}
SiteLocation {
	primitive_cell_name: "LUT__24769"
	x: 68
	y: 191
}
SiteLocation {
	primitive_cell_name: "LUT__24770"
	x: 71
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__24771"
	x: 68
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__24772"
	x: 69
	y: 186
}
SiteLocation {
	primitive_cell_name: "LUT__24773"
	x: 73
	y: 182
}
SiteLocation {
	primitive_cell_name: "LUT__24774"
	x: 69
	y: 187
}
SiteLocation {
	primitive_cell_name: "LUT__24775"
	x: 69
	y: 188
}
SiteLocation {
	primitive_cell_name: "LUT__24776"
	x: 27
	y: 12
}
SiteLocation {
	primitive_cell_name: "LUT__24777"
	x: 31
	y: 2
}
SiteLocation {
	primitive_cell_name: "LUT__24779"
	x: 94
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24780"
	x: 92
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24781"
	x: 84
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24782"
	x: 109
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24783"
	x: 106
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24784"
	x: 92
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__24785"
	x: 83
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24786"
	x: 83
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24787"
	x: 83
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24788"
	x: 76
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24789"
	x: 94
	y: 277
}
SiteLocation {
	primitive_cell_name: "LUT__24791"
	x: 92
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24792"
	x: 95
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24793"
	x: 91
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24794"
	x: 85
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24795"
	x: 82
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24796"
	x: 80
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24797"
	x: 82
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24798"
	x: 91
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24799"
	x: 85
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24801"
	x: 94
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__24802"
	x: 86
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24803"
	x: 83
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24804"
	x: 83
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24805"
	x: 86
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24807"
	x: 89
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__24808"
	x: 90
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24809"
	x: 90
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__24810"
	x: 86
	y: 126
}
SiteLocation {
	primitive_cell_name: "LUT__24811"
	x: 86
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24812"
	x: 82
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24813"
	x: 82
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24814"
	x: 86
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24816"
	x: 89
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__24817"
	x: 83
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__24818"
	x: 86
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24819"
	x: 85
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24820"
	x: 79
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24821"
	x: 79
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24822"
	x: 84
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24824"
	x: 85
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24825"
	x: 82
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24826"
	x: 82
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24827"
	x: 86
	y: 128
}
SiteLocation {
	primitive_cell_name: "LUT__24829"
	x: 79
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24830"
	x: 84
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__24831"
	x: 84
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24832"
	x: 89
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__24833"
	x: 89
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__24835"
	x: 89
	y: 134
}
SiteLocation {
	primitive_cell_name: "LUT__24836"
	x: 89
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__24843"
	x: 111
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__24844"
	x: 111
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__24846"
	x: 217
	y: 290
}
SiteLocation {
	primitive_cell_name: "LUT__24847"
	x: 217
	y: 270
}
SiteLocation {
	primitive_cell_name: "LUT__24848"
	x: 113
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__24850"
	x: 114
	y: 177
}
SiteLocation {
	primitive_cell_name: "LUT__24852"
	x: 116
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__24854"
	x: 111
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__24856"
	x: 114
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__24874"
	x: 114
	y: 155
}
SiteLocation {
	primitive_cell_name: "LUT__24875"
	x: 113
	y: 202
}
SiteLocation {
	primitive_cell_name: "LUT__24876"
	x: 114
	y: 187
}
SiteLocation {
	primitive_cell_name: "LUT__24877"
	x: 114
	y: 159
}
SiteLocation {
	primitive_cell_name: "LUT__24878"
	x: 113
	y: 194
}
SiteLocation {
	primitive_cell_name: "LUT__24879"
	x: 114
	y: 198
}
SiteLocation {
	primitive_cell_name: "LUT__24880"
	x: 113
	y: 197
}
SiteLocation {
	primitive_cell_name: "LUT__24960"
	x: 120
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24961"
	x: 111
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24963"
	x: 121
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__24964"
	x: 116
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__24966"
	x: 119
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__24967"
	x: 110
	y: 133
}
SiteLocation {
	primitive_cell_name: "LUT__24969"
	x: 119
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24970"
	x: 122
	y: 147
}
SiteLocation {
	primitive_cell_name: "LUT__24972"
	x: 120
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24973"
	x: 122
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__24975"
	x: 118
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24976"
	x: 128
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__24978"
	x: 118
	y: 141
}
SiteLocation {
	primitive_cell_name: "LUT__24979"
	x: 124
	y: 137
}
SiteLocation {
	primitive_cell_name: "LUT__24981"
	x: 125
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__24982"
	x: 126
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__24984"
	x: 118
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24985"
	x: 125
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__24987"
	x: 142
	y: 162
}
SiteLocation {
	primitive_cell_name: "LUT__24989"
	x: 130
	y: 124
}
SiteLocation {
	primitive_cell_name: "LUT__24991"
	x: 118
	y: 127
}
SiteLocation {
	primitive_cell_name: "LUT__24993"
	x: 121
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24995"
	x: 108
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__24997"
	x: 122
	y: 121
}
SiteLocation {
	primitive_cell_name: "LUT__25002"
	x: 77
	y: 129
}
SiteLocation {
	primitive_cell_name: "LUT__25003"
	x: 56
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25005"
	x: 52
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25008"
	x: 49
	y: 143
}
SiteLocation {
	primitive_cell_name: "LUT__25012"
	x: 47
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__25014"
	x: 50
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__25015"
	x: 51
	y: 140
}
SiteLocation {
	primitive_cell_name: "LUT__25017"
	x: 55
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25018"
	x: 55
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__25020"
	x: 56
	y: 138
}
SiteLocation {
	primitive_cell_name: "LUT__25022"
	x: 50
	y: 136
}
SiteLocation {
	primitive_cell_name: "LUT__25026"
	x: 45
	y: 131
}
SiteLocation {
	primitive_cell_name: "LUT__25047"
	x: 125
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__25048"
	x: 125
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25051"
	x: 125
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__25055"
	x: 116
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25059"
	x: 109
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25060"
	x: 109
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25061"
	x: 107
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25079"
	x: 137
	y: 120
}
SiteLocation {
	primitive_cell_name: "LUT__25131"
	x: 140
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25134"
	x: 140
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25136"
	x: 145
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25139"
	x: 145
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25141"
	x: 140
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25144"
	x: 134
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25146"
	x: 130
	y: 65
}
SiteLocation {
	primitive_cell_name: "LUT__25149"
	x: 135
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25151"
	x: 135
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25153"
	x: 137
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25155"
	x: 134
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25158"
	x: 136
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25160"
	x: 136
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25163"
	x: 137
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25165"
	x: 137
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25167"
	x: 141
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25170"
	x: 144
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25172"
	x: 145
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25175"
	x: 144
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25177"
	x: 149
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25180"
	x: 150
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25184"
	x: 93
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25186"
	x: 93
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__25189"
	x: 94
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25191"
	x: 93
	y: 64
}
SiteLocation {
	primitive_cell_name: "LUT__25194"
	x: 88
	y: 63
}
SiteLocation {
	primitive_cell_name: "LUT__25196"
	x: 93
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__25198"
	x: 91
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25201"
	x: 94
	y: 58
}
SiteLocation {
	primitive_cell_name: "LUT__25203"
	x: 93
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25206"
	x: 93
	y: 51
}
SiteLocation {
	primitive_cell_name: "LUT__25209"
	x: 93
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25211"
	x: 98
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25213"
	x: 100
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25215"
	x: 100
	y: 53
}
SiteLocation {
	primitive_cell_name: "LUT__25217"
	x: 100
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25220"
	x: 97
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25222"
	x: 101
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25225"
	x: 109
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25227"
	x: 113
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25230"
	x: 113
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25232"
	x: 113
	y: 50
}
SiteLocation {
	primitive_cell_name: "LUT__25236"
	x: 141
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25237"
	x: 136
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25239"
	x: 142
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__25240"
	x: 139
	y: 39
}
SiteLocation {
	primitive_cell_name: "LUT__25242"
	x: 144
	y: 40
}
SiteLocation {
	primitive_cell_name: "LUT__25244"
	x: 143
	y: 44
}
SiteLocation {
	primitive_cell_name: "LUT__25246"
	x: 143
	y: 43
}
SiteLocation {
	primitive_cell_name: "LUT__25250"
	x: 144
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__25252"
	x: 143
	y: 42
}
SiteLocation {
	primitive_cell_name: "LUT__25254"
	x: 168
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__25255"
	x: 159
	y: 34
}
SiteLocation {
	primitive_cell_name: "LUT__25256"
	x: 172
	y: 14
}
SiteLocation {
	primitive_cell_name: "LUT__25257"
	x: 172
	y: 20
}
SiteLocation {
	primitive_cell_name: "LUT__25258"
	x: 172
	y: 21
}
SiteLocation {
	primitive_cell_name: "LUT__25259"
	x: 172
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__25260"
	x: 172
	y: 35
}
SiteLocation {
	primitive_cell_name: "LUT__25261"
	x: 168
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__25262"
	x: 169
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__25263"
	x: 169
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__25264"
	x: 166
	y: 31
}
SiteLocation {
	primitive_cell_name: "LUT__25265"
	x: 172
	y: 27
}
SiteLocation {
	primitive_cell_name: "LUT__25266"
	x: 172
	y: 28
}
SiteLocation {
	primitive_cell_name: "LUT__25268"
	x: 119
	y: 38
}
SiteLocation {
	primitive_cell_name: "LUT__25270"
	x: 119
	y: 36
}
SiteLocation {
	primitive_cell_name: "LUT__25284"
	x: 118
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25288"
	x: 110
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25292"
	x: 130
	y: 57
}
SiteLocation {
	primitive_cell_name: "LUT__25309"
	x: 27
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25310"
	x: 2
	y: 154
}
SiteLocation {
	primitive_cell_name: "LUT__25311"
	x: 27
	y: 188
}
SiteLocation {
	primitive_cell_name: "LUT__25312"
	x: 71
	y: 190
}
SiteLocation {
	primitive_cell_name: "LUT__25313"
	x: 64
	y: 193
}
SiteLocation {
	primitive_cell_name: "LUT__25314"
	x: 64
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25315"
	x: 67
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__25316"
	x: 71
	y: 191
}
SiteLocation {
	primitive_cell_name: "LUT__25317"
	x: 71
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__25318"
	x: 69
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25319"
	x: 68
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25320"
	x: 73
	y: 188
}
SiteLocation {
	primitive_cell_name: "LUT__25321"
	x: 73
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25322"
	x: 64
	y: 196
}
SiteLocation {
	primitive_cell_name: "LUT__25323"
	x: 64
	y: 197
}
SiteLocation {
	primitive_cell_name: "LUT__25324"
	x: 62
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25325"
	x: 57
	y: 207
}
SiteLocation {
	primitive_cell_name: "LUT__25326"
	x: 61
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25327"
	x: 60
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25328"
	x: 56
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__25329"
	x: 41
	y: 208
}
SiteLocation {
	primitive_cell_name: "LUT__25330"
	x: 57
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__25331"
	x: 55
	y: 213
}
SiteLocation {
	primitive_cell_name: "LUT__25332"
	x: 55
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__25333"
	x: 66
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__25335"
	x: 45
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25336"
	x: 44
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25337"
	x: 34
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__25338"
	x: 31
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25339"
	x: 38
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25340"
	x: 36
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__25341"
	x: 36
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__25342"
	x: 36
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25343"
	x: 35
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25344"
	x: 69
	y: 194
}
SiteLocation {
	primitive_cell_name: "LUT__25348"
	x: 69
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__25352"
	x: 69
	y: 196
}
SiteLocation {
	primitive_cell_name: "LUT__25355"
	x: 35
	y: 145
}
SiteLocation {
	primitive_cell_name: "LUT__25356"
	x: 35
	y: 144
}
SiteLocation {
	primitive_cell_name: "LUT__25357"
	x: 32
	y: 153
}
SiteLocation {
	primitive_cell_name: "LUT__25359"
	x: 36
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__25360"
	x: 26
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__25361"
	x: 26
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__25362"
	x: 26
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25363"
	x: 27
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__25364"
	x: 27
	y: 180
}
SiteLocation {
	primitive_cell_name: "LUT__25365"
	x: 27
	y: 181
}
SiteLocation {
	primitive_cell_name: "LUT__25366"
	x: 36
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__25367"
	x: 27
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__25368"
	x: 34
	y: 179
}
SiteLocation {
	primitive_cell_name: "LUT__25369"
	x: 34
	y: 178
}
SiteLocation {
	primitive_cell_name: "LUT__25370"
	x: 27
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__25371"
	x: 27
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__25372"
	x: 21
	y: 173
}
SiteLocation {
	primitive_cell_name: "LUT__25373"
	x: 27
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__25374"
	x: 26
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__25375"
	x: 22
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__25376"
	x: 17
	y: 174
}
SiteLocation {
	primitive_cell_name: "LUT__25377"
	x: 17
	y: 175
}
SiteLocation {
	primitive_cell_name: "LUT__25378"
	x: 17
	y: 176
}
SiteLocation {
	primitive_cell_name: "LUT__25380"
	x: 28
	y: 197
}
SiteLocation {
	primitive_cell_name: "LUT__25381"
	x: 36
	y: 197
}
SiteLocation {
	primitive_cell_name: "LUT__25382"
	x: 38
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25383"
	x: 42
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25384"
	x: 46
	y: 207
}
SiteLocation {
	primitive_cell_name: "LUT__25385"
	x: 42
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25386"
	x: 51
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25387"
	x: 41
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25388"
	x: 46
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25389"
	x: 46
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25390"
	x: 22
	y: 190
}
SiteLocation {
	primitive_cell_name: "LUT__25398"
	x: 37
	y: 202
}
SiteLocation {
	primitive_cell_name: "LUT__25399"
	x: 43
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25400"
	x: 37
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25401"
	x: 36
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25402"
	x: 31
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25403"
	x: 32
	y: 206
}
SiteLocation {
	primitive_cell_name: "LUT__25404"
	x: 31
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25405"
	x: 31
	y: 207
}
SiteLocation {
	primitive_cell_name: "LUT__25406"
	x: 36
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25407"
	x: 31
	y: 200
}
SiteLocation {
	primitive_cell_name: "LUT__25408"
	x: 31
	y: 210
}
SiteLocation {
	primitive_cell_name: "LUT__25409"
	x: 31
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__25410"
	x: 32
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__25411"
	x: 31
	y: 211
}
SiteLocation {
	primitive_cell_name: "LUT__25412"
	x: 37
	y: 209
}
SiteLocation {
	primitive_cell_name: "LUT__25413"
	x: 36
	y: 214
}
SiteLocation {
	primitive_cell_name: "LUT__25414"
	x: 41
	y: 221
}
SiteLocation {
	primitive_cell_name: "LUT__25415"
	x: 36
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__25416"
	x: 36
	y: 220
}
SiteLocation {
	primitive_cell_name: "LUT__25418"
	x: 41
	y: 201
}
SiteLocation {
	primitive_cell_name: "LUT__25427"
	x: 28
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25428"
	x: 27
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25429"
	x: 26
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25430"
	x: 26
	y: 132
}
SiteLocation {
	primitive_cell_name: "LUT__25431"
	x: 32
	y: 142
}
SiteLocation {
	primitive_cell_name: "LUT__25432"
	x: 32
	y: 149
}
SiteLocation {
	primitive_cell_name: "LUT__25433"
	x: 28
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25435"
	x: 28
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25436"
	x: 22
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25437"
	x: 2
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25461"
	x: 57
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25462"
	x: 51
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25463"
	x: 56
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25464"
	x: 58
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25465"
	x: 51
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25466"
	x: 50
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25467"
	x: 50
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25468"
	x: 52
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__25469"
	x: 47
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__25476"
	x: 50
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25478"
	x: 55
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25480"
	x: 59
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25482"
	x: 57
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25484"
	x: 59
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25486"
	x: 60
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__25488"
	x: 59
	y: 122
}
SiteLocation {
	primitive_cell_name: "LUT__25500"
	x: 5
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25502"
	x: 21
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25503"
	x: 23
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25504"
	x: 6
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25505"
	x: 22
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25506"
	x: 7
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25508"
	x: 19
	y: 69
}
SiteLocation {
	primitive_cell_name: "LUT__25509"
	x: 11
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25510"
	x: 11
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25511"
	x: 12
	y: 114
}
SiteLocation {
	primitive_cell_name: "LUT__25512"
	x: 11
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25513"
	x: 11
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25514"
	x: 12
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25515"
	x: 11
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25516"
	x: 11
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25517"
	x: 11
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25518"
	x: 11
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25519"
	x: 20
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25520"
	x: 11
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25521"
	x: 19
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25522"
	x: 12
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25545"
	x: 78
	y: 195
}
SiteLocation {
	primitive_cell_name: "LUT__25546"
	x: 79
	y: 187
}
SiteLocation {
	primitive_cell_name: "LUT__25547"
	x: 78
	y: 194
}
SiteLocation {
	primitive_cell_name: "LUT__25548"
	x: 78
	y: 196
}
SiteLocation {
	primitive_cell_name: "LUT__25549"
	x: 88
	y: 191
}
SiteLocation {
	primitive_cell_name: "LUT__25550"
	x: 88
	y: 193
}
SiteLocation {
	primitive_cell_name: "LUT__25552"
	x: 88
	y: 199
}
SiteLocation {
	primitive_cell_name: "LUT__25553"
	x: 29
	y: 56
}
SiteLocation {
	primitive_cell_name: "LUT__25554"
	x: 29
	y: 54
}
SiteLocation {
	primitive_cell_name: "LUT__25555"
	x: 29
	y: 55
}
SiteLocation {
	primitive_cell_name: "LUT__25556"
	x: 26
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25559"
	x: 27
	y: 47
}
SiteLocation {
	primitive_cell_name: "LUT__25560"
	x: 27
	y: 48
}
SiteLocation {
	primitive_cell_name: "LUT__25561"
	x: 27
	y: 49
}
SiteLocation {
	primitive_cell_name: "LUT__25565"
	x: 23
	y: 52
}
SiteLocation {
	primitive_cell_name: "LUT__25575"
	x: 21
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__25576"
	x: 26
	y: 45
}
SiteLocation {
	primitive_cell_name: "LUT__25578"
	x: 20
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25579"
	x: 21
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25580"
	x: 20
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__25581"
	x: 20
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__25582"
	x: 20
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__25583"
	x: 21
	y: 135
}
SiteLocation {
	primitive_cell_name: "LUT__25584"
	x: 20
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__25585"
	x: 20
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__25586"
	x: 15
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__25587"
	x: 2
	y: 321
}
SiteLocation {
	primitive_cell_name: "LUT__25588"
	x: 113
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25589"
	x: 125
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25592"
	x: 113
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25593"
	x: 25
	y: 41
}
SiteLocation {
	primitive_cell_name: "LUT__25594"
	x: 32
	y: 26
}
SiteLocation {
	primitive_cell_name: "LUT__25596"
	x: 21
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25601"
	x: 2
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25602"
	x: 40
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25603"
	x: 40
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25604"
	x: 40
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25605"
	x: 40
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25606"
	x: 40
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25607"
	x: 27
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25608"
	x: 40
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25609"
	x: 42
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25610"
	x: 42
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25611"
	x: 42
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25612"
	x: 42
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25613"
	x: 42
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25614"
	x: 42
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25615"
	x: 41
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25616"
	x: 41
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25617"
	x: 41
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25618"
	x: 42
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25619"
	x: 42
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25620"
	x: 41
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__25621"
	x: 41
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25622"
	x: 40
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25623"
	x: 40
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25624"
	x: 41
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25625"
	x: 41
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25626"
	x: 41
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25627"
	x: 41
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25628"
	x: 41
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25629"
	x: 37
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25630"
	x: 37
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25631"
	x: 37
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25632"
	x: 40
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25633"
	x: 40
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25634"
	x: 40
	y: 100
}
SiteLocation {
	primitive_cell_name: "LUT__25635"
	x: 42
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25636"
	x: 42
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25638"
	x: 91
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25639"
	x: 77
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25640"
	x: 80
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25641"
	x: 80
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25646"
	x: 46
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25649"
	x: 46
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25653"
	x: 49
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25657"
	x: 49
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25663"
	x: 34
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25667"
	x: 34
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25671"
	x: 32
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25674"
	x: 32
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25680"
	x: 77
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__25681"
	x: 77
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__25682"
	x: 77
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25683"
	x: 70
	y: 116
}
SiteLocation {
	primitive_cell_name: "LUT__25684"
	x: 80
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25685"
	x: 84
	y: 104
}
SiteLocation {
	primitive_cell_name: "LUT__25686"
	x: 84
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25687"
	x: 83
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25688"
	x: 83
	y: 109
}
SiteLocation {
	primitive_cell_name: "LUT__25689"
	x: 83
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25690"
	x: 85
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25691"
	x: 85
	y: 105
}
SiteLocation {
	primitive_cell_name: "LUT__25692"
	x: 92
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25693"
	x: 92
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25694"
	x: 92
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25695"
	x: 92
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25696"
	x: 76
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25697"
	x: 82
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25699"
	x: 82
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25700"
	x: 82
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25701"
	x: 82
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25702"
	x: 80
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25703"
	x: 80
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25704"
	x: 79
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25705"
	x: 83
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25706"
	x: 86
	y: 99
}
SiteLocation {
	primitive_cell_name: "LUT__25707"
	x: 85
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25708"
	x: 86
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25709"
	x: 86
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25710"
	x: 83
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25712"
	x: 62
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__25713"
	x: 65
	y: 117
}
SiteLocation {
	primitive_cell_name: "LUT__25714"
	x: 65
	y: 119
}
SiteLocation {
	primitive_cell_name: "LUT__25715"
	x: 65
	y: 112
}
SiteLocation {
	primitive_cell_name: "LUT__25716"
	x: 65
	y: 118
}
SiteLocation {
	primitive_cell_name: "LUT__25717"
	x: 65
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25718"
	x: 65
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25727"
	x: 78
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25728"
	x: 77
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25729"
	x: 78
	y: 113
}
SiteLocation {
	primitive_cell_name: "LUT__25731"
	x: 69
	y: 103
}
SiteLocation {
	primitive_cell_name: "LUT__25732"
	x: 80
	y: 110
}
SiteLocation {
	primitive_cell_name: "LUT__25734"
	x: 76
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25740"
	x: 78
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25741"
	x: 78
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25742"
	x: 77
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25743"
	x: 77
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25744"
	x: 77
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25745"
	x: 75
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25746"
	x: 100
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25747"
	x: 100
	y: 108
}
SiteLocation {
	primitive_cell_name: "LUT__25748"
	x: 100
	y: 107
}
SiteLocation {
	primitive_cell_name: "LUT__25749"
	x: 100
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25750"
	x: 79
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25776"
	x: 45
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25777"
	x: 46
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25778"
	x: 46
	y: 79
}
SiteLocation {
	primitive_cell_name: "LUT__25779"
	x: 47
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25780"
	x: 46
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__25781"
	x: 47
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25782"
	x: 47
	y: 75
}
SiteLocation {
	primitive_cell_name: "LUT__25783"
	x: 50
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25784"
	x: 46
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25785"
	x: 45
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__25787"
	x: 75
	y: 66
}
SiteLocation {
	primitive_cell_name: "LUT__25788"
	x: 76
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25789"
	x: 70
	y: 59
}
SiteLocation {
	primitive_cell_name: "LUT__25790"
	x: 70
	y: 61
}
SiteLocation {
	primitive_cell_name: "LUT__25791"
	x: 70
	y: 98
}
SiteLocation {
	primitive_cell_name: "LUT__25792"
	x: 70
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25793"
	x: 52
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25794"
	x: 52
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25795"
	x: 52
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25796"
	x: 52
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25797"
	x: 53
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25798"
	x: 59
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25799"
	x: 55
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25800"
	x: 55
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25801"
	x: 55
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25802"
	x: 56
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25803"
	x: 56
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25804"
	x: 56
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25805"
	x: 56
	y: 82
}
SiteLocation {
	primitive_cell_name: "LUT__25806"
	x: 56
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25807"
	x: 58
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25808"
	x: 56
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25809"
	x: 56
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25810"
	x: 56
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25811"
	x: 56
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25812"
	x: 58
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25813"
	x: 58
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25814"
	x: 58
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25815"
	x: 58
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25816"
	x: 62
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25817"
	x: 59
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25818"
	x: 59
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25819"
	x: 59
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25820"
	x: 59
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25821"
	x: 70
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25822"
	x: 66
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25823"
	x: 68
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25824"
	x: 71
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25825"
	x: 59
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25826"
	x: 59
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25827"
	x: 59
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25828"
	x: 79
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25829"
	x: 79
	y: 95
}
SiteLocation {
	primitive_cell_name: "LUT__25830"
	x: 79
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25831"
	x: 83
	y: 94
}
SiteLocation {
	primitive_cell_name: "LUT__25832"
	x: 83
	y: 93
}
SiteLocation {
	primitive_cell_name: "LUT__25833"
	x: 83
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25834"
	x: 71
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25835"
	x: 66
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25837"
	x: 73
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25839"
	x: 69
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25840"
	x: 69
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25842"
	x: 59
	y: 96
}
SiteLocation {
	primitive_cell_name: "LUT__25843"
	x: 65
	y: 102
}
SiteLocation {
	primitive_cell_name: "LUT__25846"
	x: 66
	y: 81
}
SiteLocation {
	primitive_cell_name: "LUT__25848"
	x: 65
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25856"
	x: 64
	y: 106
}
SiteLocation {
	primitive_cell_name: "LUT__25863"
	x: 70
	y: 62
}
SiteLocation {
	primitive_cell_name: "LUT__25864"
	x: 70
	y: 101
}
SiteLocation {
	primitive_cell_name: "LUT__25866"
	x: 75
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25870"
	x: 58
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25871"
	x: 70
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25872"
	x: 65
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25873"
	x: 71
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25874"
	x: 65
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25876"
	x: 66
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25877"
	x: 57
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25878"
	x: 51
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25879"
	x: 57
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25880"
	x: 57
	y: 97
}
SiteLocation {
	primitive_cell_name: "LUT__25881"
	x: 58
	y: 92
}
SiteLocation {
	primitive_cell_name: "LUT__25882"
	x: 58
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25883"
	x: 57
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25884"
	x: 56
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25885"
	x: 62
	y: 90
}
SiteLocation {
	primitive_cell_name: "LUT__25886"
	x: 65
	y: 84
}
SiteLocation {
	primitive_cell_name: "LUT__25887"
	x: 62
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25888"
	x: 66
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25890"
	x: 68
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25899"
	x: 49
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25900"
	x: 49
	y: 85
}
SiteLocation {
	primitive_cell_name: "LUT__25901"
	x: 49
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25944"
	x: 82
	y: 67
}
SiteLocation {
	primitive_cell_name: "LUT__25946"
	x: 65
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__25948"
	x: 70
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25950"
	x: 65
	y: 68
}
SiteLocation {
	primitive_cell_name: "LUT__25952"
	x: 90
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25954"
	x: 91
	y: 89
}
SiteLocation {
	primitive_cell_name: "LUT__25956"
	x: 88
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25958"
	x: 91
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25960"
	x: 91
	y: 73
}
SiteLocation {
	primitive_cell_name: "LUT__25962"
	x: 91
	y: 76
}
SiteLocation {
	primitive_cell_name: "LUT__25964"
	x: 90
	y: 83
}
SiteLocation {
	primitive_cell_name: "LUT__25966"
	x: 90
	y: 71
}
SiteLocation {
	primitive_cell_name: "LUT__25968"
	x: 85
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25970"
	x: 84
	y: 70
}
SiteLocation {
	primitive_cell_name: "LUT__25972"
	x: 69
	y: 72
}
SiteLocation {
	primitive_cell_name: "LUT__25974"
	x: 75
	y: 77
}
SiteLocation {
	primitive_cell_name: "LUT__25976"
	x: 73
	y: 87
}
SiteLocation {
	primitive_cell_name: "LUT__25978"
	x: 91
	y: 88
}
SiteLocation {
	primitive_cell_name: "LUT__25980"
	x: 89
	y: 86
}
SiteLocation {
	primitive_cell_name: "LUT__25982"
	x: 67
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25984"
	x: 65
	y: 78
}
SiteLocation {
	primitive_cell_name: "LUT__25986"
	x: 66
	y: 74
}
SiteLocation {
	primitive_cell_name: "LUT__25988"
	x: 65
	y: 80
}
SiteLocation {
	primitive_cell_name: "LUT__25990"
	x: 66
	y: 91
}
SiteLocation {
	primitive_cell_name: "LUT__25992"
	x: 27
	y: 111
}
SiteLocation {
	primitive_cell_name: "LUT__25993"
	x: 27
	y: 139
}
SiteLocation {
	primitive_cell_name: "LUT__25994"
	x: 27
	y: 146
}
SiteLocation {
	primitive_cell_name: "LUT__26025"
	x: 35
	y: 125
}
SiteLocation {
	primitive_cell_name: "LUT__26026"
	x: 32
	y: 123
}
SiteLocation {
	primitive_cell_name: "LUT__26027"
	x: 43
	y: 130
}
SiteLocation {
	primitive_cell_name: "LUT__26028"
	x: 53
	y: 115
}
SiteLocation {
	primitive_cell_name: "LUT__26029"
	x: 36
	y: 219
}
SiteLocation {
	primitive_cell_name: "LUT__26030"
	x: 37
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__26031"
	x: 36
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__26032"
	x: 28
	y: 220
}
SiteLocation {
	primitive_cell_name: "LUT__26033"
	x: 32
	y: 220
}
SiteLocation {
	primitive_cell_name: "LUT__26034"
	x: 27
	y: 219
}
SiteLocation {
	primitive_cell_name: "LUT__26035"
	x: 31
	y: 219
}
SiteLocation {
	primitive_cell_name: "LUT__26036"
	x: 27
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__26037"
	x: 31
	y: 218
}
SiteLocation {
	primitive_cell_name: "LUT__26038"
	x: 27
	y: 217
}
SiteLocation {
	primitive_cell_name: "LUT__26039"
	x: 32
	y: 217
}
SiteLocation {
	primitive_cell_name: "LUT__26040"
	x: 22
	y: 172
}
SiteLocation {
	primitive_cell_name: "LUT__26041"
	x: 21
	y: 170
}
SiteLocation {
	primitive_cell_name: "LUT__26042"
	x: 27
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__26043"
	x: 12
	y: 168
}
SiteLocation {
	primitive_cell_name: "LUT__26044"
	x: 17
	y: 168
}
SiteLocation {
	primitive_cell_name: "LUT__26045"
	x: 14
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__26046"
	x: 15
	y: 167
}
SiteLocation {
	primitive_cell_name: "LUT__26047"
	x: 13
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__26048"
	x: 17
	y: 166
}
SiteLocation {
	primitive_cell_name: "LUT__26049"
	x: 14
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__26050"
	x: 17
	y: 165
}
SiteLocation {
	primitive_cell_name: "LUT__26051"
	x: 55
	y: 211
}
SiteLocation {
	primitive_cell_name: "LUT__26052"
	x: 59
	y: 207
}
SiteLocation {
	primitive_cell_name: "LUT__26053"
	x: 66
	y: 214
}
SiteLocation {
	primitive_cell_name: "LUT__26054"
	x: 61
	y: 214
}
SiteLocation {
	primitive_cell_name: "LUT__26055"
	x: 65
	y: 215
}
SiteLocation {
	primitive_cell_name: "LUT__26056"
	x: 60
	y: 215
}
SiteLocation {
	primitive_cell_name: "LUT__26057"
	x: 68
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__26058"
	x: 61
	y: 212
}
SiteLocation {
	primitive_cell_name: "LUT__26059"
	x: 66
	y: 213
}
SiteLocation {
	primitive_cell_name: "LUT__26060"
	x: 61
	y: 213
}
SiteLocation {
	primitive_cell_name: "LUT__26110"
	x: 206
	y: 318
}
SiteLocation {
	primitive_cell_name: "LUT__26111"
	x: 82
	y: 275
}
SiteLocation {
	primitive_cell_name: "LUT__26112"
	x: 86
	y: 281
}
SiteLocation {
	primitive_cell_name: "LUT__26113"
	x: 105
	y: 278
}
SiteLocation {
	primitive_cell_name: "LUT__26114"
	x: 84
	y: 289
}
SiteLocation {
	primitive_cell_name: "LUT__26115"
	x: 83
	y: 304
}
SiteLocation {
	primitive_cell_name: "LUT__26116"
	x: 51
	y: 295
}
SiteLocation {
	primitive_cell_name: "LUT__26117"
	x: 11
	y: 288
}
SiteLocation {
	primitive_cell_name: "LUT__26118"
	x: 5
	y: 217
}
SiteLocation {
	primitive_cell_name: "LUT__26119"
	x: 46
	y: 293
}
SiteLocation {
	primitive_cell_name: "LUT__26120"
	x: 46
	y: 239
}
SiteLocation {
	primitive_cell_name: "LUT__26121"
	x: 41
	y: 310
}
SiteLocation {
	primitive_cell_name: "LUT__26122"
	x: 41
	y: 295
}
SiteLocation {
	primitive_cell_name: "LUT__26123"
	x: 41
	y: 300
}
SiteLocation {
	primitive_cell_name: "LUT__26124"
	x: 22
	y: 246
}
SiteLocation {
	primitive_cell_name: "LUT__26125"
	x: 22
	y: 256
}
SiteLocation {
	primitive_cell_name: "LUT__26128"
	x: 217
	y: 93
}
SiteLocation {
	primitive_cell_name: "key_all_ctrl_inist/i62"
	x: 19
	y: 76
}
SiteLocation {
	primitive_cell_name: "cmos_pclk"
	x: 111
	y: 323
	cellslot: 1 
}
SiteLocation {
	primitive_cell_name: "clk_sys~CLKOUT~1~304"
	x: 0
	y: 304
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~4~1"
	x: 4
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~4~322"
	x: 4
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~6~1"
	x: 6
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~10~322"
	x: 10
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~11~1"
	x: 11
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~12~1"
	x: 12
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~12~322"
	x: 12
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~13~1"
	x: 13
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~14~1"
	x: 14
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~18~322"
	x: 18
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~22~1"
	x: 22
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~23~1"
	x: 23
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~24~1"
	x: 24
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~25~1"
	x: 25
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_10x~CLKOUT~27~322"
	x: 27
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~30~1"
	x: 30
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~31~1"
	x: 31
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel~CLKOUT~31~322"
	x: 31
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~32~1"
	x: 32
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~33~1"
	x: 33
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~38~1"
	x: 38
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~39~1"
	x: 39
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~40~1"
	x: 40
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~41~1"
	x: 41
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~50~1"
	x: 50
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_10x~CLKOUT~51~322"
	x: 51
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel~CLKOUT~55~322"
	x: 55
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_10x~CLKOUT~59~322"
	x: 59
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel~CLKOUT~63~322"
	x: 63
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~73~1"
	x: 73
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~74~1"
	x: 74
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~82~1"
	x: 82
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~83~1"
	x: 83
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~84~1"
	x: 84
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~92~1"
	x: 92
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~94~1"
	x: 94
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~95~1"
	x: 95
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~123~1"
	x: 123
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~131~1"
	x: 131
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~132~1"
	x: 132
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~142~1"
	x: 142
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~143~1"
	x: 143
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~148~1"
	x: 148
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~149~1"
	x: 149
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~150~1"
	x: 150
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~151~1"
	x: 151
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~156~1"
	x: 156
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~157~1"
	x: 157
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~158~1"
	x: 158
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~159~1"
	x: 159
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~164~1"
	x: 164
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~165~1"
	x: 165
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~166~1"
	x: 166
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~167~1"
	x: 167
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~172~1"
	x: 172
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~173~1"
	x: 173
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~174~1"
	x: 174
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~175~1"
	x: 175
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~188~1"
	x: 188
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tac_clk~CLKOUT~189~1"
	x: 189
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~190~1"
	x: 190
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "twd_clk~CLKOUT~191~1"
	x: 191
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel_10x~CLKOUT~191~322"
	x: 191
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_pixel~CLKOUT~195~322"
	x: 195
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~197~322"
	x: 197
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_sys~CLKOUT~202~1"
	x: 202
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "core_clk~CLKOUT~203~1"
	x: 203
	y: 0
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "clk_27m~CLKOUT~209~322"
	x: 209
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~212~322"
	x: 212
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~214~322"
	x: 214
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "cmos_pclk~CLKOUT~216~322"
	x: 216
	y: 323
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~25"
	x: 219
	y: 25
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~26"
	x: 219
	y: 26
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~35"
	x: 219
	y: 35
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~36"
	x: 219
	y: 36
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~48"
	x: 219
	y: 48
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~49"
	x: 219
	y: 49
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~59"
	x: 219
	y: 59
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~60"
	x: 219
	y: 60
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~70"
	x: 219
	y: 70
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~71"
	x: 219
	y: 71
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~94"
	x: 219
	y: 94
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~95"
	x: 219
	y: 95
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~109"
	x: 219
	y: 109
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~110"
	x: 219
	y: 110
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~126"
	x: 219
	y: 126
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~127"
	x: 219
	y: 127
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~138"
	x: 219
	y: 138
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~139"
	x: 219
	y: 139
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~149"
	x: 219
	y: 149
	cellslot: 6 
}
SiteLocation {
	primitive_cell_name: "tdqss_clk~CLKOUT~218~150"
	x: 219
	y: 150
	cellslot: 6 
}
