rm -f synth_area_small.log
rm -f synth_area_regular.log
rm -f synth_area_large.log
/tools/Xilinx/Vivado/2022.2/bin/vivado -nojournal -log synth_area_small.log -mode batch -source synth_area_small.tcl
/tools/Xilinx/Vivado/2022.2/bin/vivado -nojournal -log synth_area_regular.log -mode batch -source synth_area_regular.tcl
/tools/Xilinx/Vivado/2022.2/bin/vivado -nojournal -log synth_area_large.log -mode batch -source synth_area_large.tcl

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source synth_area_large.tcl
# read_verilog ../../picorv32.v

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source synth_area_regular.tcl
# read_verilog ../../picorv32.v

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source synth_area_small.tcl
# read_verilog ../../picorv32.v
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.363 ; gain = 0.023 ; free physical = 5654 ; free virtual = 15467
# read_verilog synth_area_top.v
# read_xdc synth_area.xdc
# synth_design -part xc7k70t-fbg676 -top top_regular
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.816 ; gain = 0.023 ; free physical = 5646 ; free virtual = 15459
# read_verilog synth_area_top.v
# read_xdc synth_area.xdc
# synth_design -part xc7k70t-fbg676 -top top_large
Command: synth_design -part xc7k70t-fbg676 -top top_regular
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
Command: synth_design -part xc7k70t-fbg676 -top top_large
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.820 ; gain = 0.023 ; free physical = 5634 ; free virtual = 15447
# read_verilog synth_area_top.v
# read_xdc synth_area.xdc
# synth_design -part xc7k70t-fbg676 -top top_small
Command: synth_design -part xc7k70t-fbg676 -top top_small
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16877
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16894
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16950
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.227 ; gain = 371.770 ; free physical = 3133 ; free virtual = 12947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.867 ; gain = 371.770 ; free physical = 3133 ; free virtual = 12946
Synthesis current peak Physical Memory [PSS] (MB): peak = 1256.398; parent = 1092.504; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2944.539; parent = 1941.195; children = 1003.344
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
Synthesis current peak Physical Memory [PSS] (MB): peak = 1257.571; parent = 1092.498; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2901.066; parent = 1940.836; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.840 ; gain = 371.770 ; free physical = 3115 ; free virtual = 12929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1257.483; parent = 1090.150; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2941.191; parent = 1940.809; children = 1000.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_large' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:72]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/adore-u20/river32/picorv32/picorv32.v:62]
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter COMPRESSED_ISA bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b1 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/home/adore-u20/river32/picorv32/picorv32.v:2192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (0#1) [/home/adore-u20/river32/picorv32/picorv32.v:2192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:331]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:439]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:455]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:509]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:437]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:902]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:984]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:900]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (0#1) [/home/adore-u20/river32/picorv32/picorv32.v:62]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:112]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:112]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 25 given [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'top_regular' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top_large' (0#1) [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:72]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/adore-u20/river32/picorv32/picorv32.v:62]
WARNING: [Synth 8-6014] Unused sequential element pcpi_ready_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:2304]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1263]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1309]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1492]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (0#1) [/home/adore-u20/river32/picorv32/picorv32.v:62]
WARNING: [Synth 8-7071] port 'pcpi_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_insn' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_rs1' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_rs2' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_wr' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_rd' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_wait' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'pcpi_ready' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'irq' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'eoi' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 15 given [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_regular' (0#1) [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:33]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:392]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:393]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:571]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:572]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:792]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:798]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1288]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1401]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1402]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1403]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1435]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1442]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1460]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1466]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1467]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1468]
WARNING: [Synth 8-6014] Unused sequential element irq_state_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1470]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1472]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1490]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1958]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1447]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:792]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:798]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element is_sll_srl_sra_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1107]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1401]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1402]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1403]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1435]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1442]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1460]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1490]
WARNING: [Synth 8-6014] Unused sequential element instr_ecall_ebreak_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1084]
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1465]
INFO: [Synth 8-6157] synthesizing module 'top_small' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/adore-u20/river32/picorv32/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b0 
	Parameter LATCHED_MEM_RDATA bound to: 1'b1 
	Parameter TWO_STAGE_SHIFT bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b0 
	Parameter CATCH_ILLINSN bound to: 1'b0 
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1263]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1309]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adore-u20/river32/picorv32/picorv32.v:1492]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/adore-u20/river32/picorv32/picorv32.v:1578]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (0#1) [/home/adore-u20/river32/picorv32/picorv32.v:62]
WARNING: [Synth 8-7071] port 'trap' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'mem_la_read' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'mem_la_write' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'mem_la_addr' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'mem_la_wdata' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'mem_la_wstrb' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_insn' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_rs1' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_rs2' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_wr' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_rd' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_wait' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'pcpi_ready' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'irq' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'eoi' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32' [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 9 given [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'top_small' (0#1) [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area_top.v:2]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:392]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:393]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:571]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:572]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:792]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:798]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element instr_waitirq_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:870]
WARNING: [Synth 8-6014] Unused sequential element instr_rdcycle_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1077]
WARNING: [Synth 8-6014] Unused sequential element instr_rdcycleh_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1079]
WARNING: [Synth 8-6014] Unused sequential element instr_rdinstr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1081]
WARNING: [Synth 8-6014] Unused sequential element instr_rdinstrh_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1082]
WARNING: [Synth 8-6014] Unused sequential element instr_getq_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1087]
WARNING: [Synth 8-6014] Unused sequential element instr_setq_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1088]
WARNING: [Synth 8-6014] Unused sequential element instr_maskirq_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1089]
WARNING: [Synth 8-6014] Unused sequential element instr_timer_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1090]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1288]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1401]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1402]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1403]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1431]
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1432]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1435]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1460]
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1465]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1466]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1467]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1468]
WARNING: [Synth 8-6014] Unused sequential element irq_state_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1470]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1472]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1490]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1958]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [/home/adore-u20/river32/picorv32/picorv32.v:1447]
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_wait in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_ready in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[0] in module picorv32 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.164 ; gain = 448.707 ; free physical = 3121 ; free virtual = 12935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3018.508; parent = 2015.164; children = 1003.344
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_wait in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_ready in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[0] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[24] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[23] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[22] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[21] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[20] in module picorv32_pcpi_mul is either unconnected or has no load
---------------------------------------------------------------------------------WARNING: [Synth 8-7129] Port pcpi_insn[19] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[18] in module picorv32_pcpi_mul is either unconnected or has no load

WARNING: [Synth 8-7129] Port pcpi_insn[17] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[16] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[15] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[11] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[10] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[9] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[8] in module picorv32_pcpi_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_insn[7] in module picorv32_pcpi_mul is either unconnected or has no load
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2013.777 ; gain = 447.707 ; free physical = 3310 ; free virtual = 13125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3014.160; parent = 2013.777; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.008 ; gain = 463.551 ; free physical = 3302 ; free virtual = 13121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.352; parent = 2030.008; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.008 ; gain = 463.551 ; free physical = 3294 ; free virtual = 13114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.352; parent = 2030.008; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.805 ; gain = 459.707 ; free physical = 3294 ; free virtual = 13110
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2031.590 ; gain = 465.520 ; free physical = 3294 ; free virtual = 13110
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2986.035; parent = 2025.805; children = 960.230
---------------------------------------------------------------------------------
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3031.973; parent = 2031.590; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2031.590 ; gain = 465.520 ; free physical = 3288 ; free virtual = 13104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3031.973; parent = 2031.590; children = 1000.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2030.008 ; gain = 0.000 ; free physical = 3284 ; free virtual = 13100
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.590 ; gain = 0.000 ; free physical = 3283 ; free virtual = 13099
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2043.617 ; gain = 477.520 ; free physical = 3286 ; free virtual = 13102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3003.848; parent = 2043.617; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2043.617 ; gain = 477.520 ; free physical = 3286 ; free virtual = 13102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3003.848; parent = 2043.617; children = 960.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2043.617 ; gain = 0.000 ; free physical = 3262 ; free virtual = 13078
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.758 ; gain = 0.000 ; free physical = 2965 ; free virtual = 12782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2188.758 ; gain = 0.000 ; free physical = 2965 ; free virtual = 12781
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 3080 ; free virtual = 12896
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 3087 ; free virtual = 12903
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.367 ; gain = 0.000 ; free physical = 3083 ; free virtual = 12900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2201.367 ; gain = 0.000 ; free physical = 3087 ; free virtual = 12903
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3244 ; free virtual = 13060
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3242 ; free virtual = 13061
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 3243 ; free virtual = 13059
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3243 ; free virtual = 13059
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 3243 ; free virtual = 13060
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 3241 ; free virtual = 13061
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'picorv32'
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'picorv32'
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 3240 ; free virtual = 13058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 3239 ; free virtual = 13057
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 3232 ; free virtual = 13050
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'picorv32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'picorv32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3223 ; free virtual = 13042
---------------------------------------------------------------------------------
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 3223 ; free virtual = 13042
---------------------------------------------------------------------------------
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 75    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 5     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 25    
	   2 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 73    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   9 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'picorv32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'picorv32'
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 3199 ; free virtual = 13029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 98    
+---RAMs : 
	               1K Bit	(36 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 31    
	   5 Input   32 Bit        Muxes := 5     
	  11 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 11    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   4 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 3     
	   9 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   9 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 23    
	   9 Input    1 Bit        Muxes := 34    
	   8 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 7     
	  11 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 3151 ; free virtual = 12987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.499; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|top_small   | picorv32/cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3086 ; free virtual = 12924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.383; parent = 1186.515; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2973 ; free virtual = 12811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1352.716; parent = 1185.879; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 2867 ; free virtual = 12705
Synthesis current peak Physical Memory [PSS] (MB): peak = 1351.301; parent = 1187.740; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2853 ; free virtual = 12691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|top_small   | picorv32/cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2863 ; free virtual = 12701
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 2869 ; free virtual = 12706
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Synthesis current peak Physical Memory [PSS] (MB): peak = 1357.633; parent = 1192.584; children = 165.073
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg | Implied   | 64 x 32              | RAM64M x 22  | 
+------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 2846 ; free virtual = 12684
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.957; parent = 1211.359; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 2833 ; free virtual = 12671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1375.630; parent = 1212.032; children = 163.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2811 ; free virtual = 12648
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2811 ; free virtual = 12648
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2806 ; free virtual = 12644
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2807 ; free virtual = 12644
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2808 ; free virtual = 12645
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2808 ; free virtual = 12645
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    51|
|3     |LUT1     |     1|
|4     |LUT2     |   126|
|5     |LUT3     |    78|
|6     |LUT4     |   143|
|7     |LUT5     |   144|
|8     |LUT6     |   283|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |   430|
|12    |FDSE     |    12|
|13    |IBUF     |    35|
|14    |OBUF     |    70|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2808 ; free virtual = 12645
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.098; parent = 1220.493; children = 167.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.707; parent = 2153.324; children = 1000.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2185.340 ; gain = 465.520 ; free physical = 2855 ; free virtual = 12693
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2185.340 ; gain = 619.270 ; free physical = 2855 ; free virtual = 12692
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 2960 ; free virtual = 12797
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_small' is not ideal for floorplanning, since the cellview 'picorv32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 2869 ; free virtual = 12707
Synthesis current peak Physical Memory [PSS] (MB): peak = 1387.805; parent = 1213.879; children = 173.926
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 2860 ; free virtual = 12698
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: cea08dac
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2185.340 ; gain = 872.520 ; free physical = 3046 ; free virtual = 12884
# opt_design -sweep -propconst -resynth_seq_area
Command: opt_design -sweep -propconst -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3052 ; free virtual = 12890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.424; parent = 1221.724; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3054 ; free virtual = 12891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.429; parent = 1221.741; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2241.367 ; gain = 56.027 ; free physical = 3017 ; free virtual = 12855
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3017 ; free virtual = 12855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.562; parent = 1221.874; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3030 ; free virtual = 12868
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.562; parent = 1221.874; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3043 ; free virtual = 12881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.562; parent = 1221.874; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3035 ; free virtual = 12873
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.562; parent = 1221.874; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    83|
|3     |LUT1     |     4|
|4     |LUT2     |    92|
|5     |LUT3     |    77|
|6     |LUT4     |   308|
|7     |LUT5     |   125|
|8     |LUT6     |   363|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |   553|
|12    |FDSE     |    21|
|13    |IBUF     |    35|
|14    |OBUF     |   141|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3029 ; free virtual = 12867
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.607; parent = 1221.920; children = 172.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3160.086; parent = 2156.742; children = 1003.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2188.758 ; gain = 463.551 ; free physical = 3024 ; free virtual = 12861
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2188.758 ; gain = 622.301 ; free physical = 3019 ; free virtual = 12857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2188.758 ; gain = 0.000 ; free physical = 3123 ; free virtual = 12961
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_regular' is not ideal for floorplanning, since the cellview 'picorv32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.758 ; gain = 0.000 ; free physical = 3002 ; free virtual = 12840
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: efa08489
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2188.758 ; gain = 934.395 ; free physical = 3207 ; free virtual = 13045
# opt_design -sweep -propconst -resynth_seq_area
Command: opt_design -sweep -propconst -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads

Starting Logic Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2244.785 ; gain = 56.027 ; free physical = 3161 ; free virtual = 12999
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Constant propagation | Checksum: 1b0110679

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.398 ; gain = 321.031 ; free physical = 2625 ; free virtual = 12463
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 2 Sweep
Phase 2 Sweep | Checksum: 1baac4c26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.398 ; gain = 321.031 ; free physical = 2618 ; free virtual = 12455
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 3 Resynthesis

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Constant propagation | Checksum: 1cd974f71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.816 ; gain = 324.031 ; free physical = 1404 ; free virtual = 11242
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 2 Sweep
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Sweep | Checksum: 159bdf404

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.816 ; gain = 324.031 ; free physical = 1395 ; free virtual = 11233
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1363 ; free virtual = 11201
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------

Phase 3 Resynthesis
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg | Implied   | 64 x 32              | RAM64M x 22  | 
+------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 774 ; free virtual = 10612
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Resynthesis | Checksum: 115c7bd9c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2577.254 ; gain = 335.887 ; free physical = 443 ; free virtual = 10281
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 115c7bd9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2577.254 ; gain = 335.887 ; free physical = 585 ; free virtual = 10423
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Constant propagation     |               0  |               0  |                                              0  |
|  Sweep                    |               0  |               0  |                                              0  |
|  Resynthesis              |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 115c7bd9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2577.254 ; gain = 335.887 ; free physical = 641 ; free virtual = 10479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.254 ; gain = 0.000 ; free physical = 1565 ; free virtual = 11403
Ending Netlist Obfuscation Task | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.254 ; gain = 0.000 ; free physical = 1565 ; free virtual = 11403
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2577.254 ; gain = 391.914 ; free physical = 1565 ; free virtual = 11403
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.457 ; gain = 56.203 ; free physical = 1559 ; free virtual = 11397
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1385 ; free virtual = 11224

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1374 ; free virtual = 11212

Phase 1 Retarget
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2651.254 ; gain = 17.797 ; free physical = 1374 ; free virtual = 11212
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2651.254 ; gain = 17.797 ; free physical = 1374 ; free virtual = 11212
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2651.254 ; gain = 17.797 ; free physical = 1373 ; free virtual = 11212
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2651.254 ; gain = 17.797 ; free physical = 1373 ; free virtual = 11211
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2651.254 ; gain = 17.797 ; free physical = 1373 ; free virtual = 11211
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7k70t is unsupported

Phase 6 Resynthesis
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1245 ; free virtual = 11083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1188 ; free virtual = 11026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1107 ; free virtual = 10946
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1105 ; free virtual = 10943
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    99|
|3     |LUT1   |    40|
|4     |LUT2   |   244|
|5     |LUT3   |   227|
|6     |LUT4   |   444|
|7     |LUT5   |   366|
|8     |LUT6   |   950|
|9     |RAM64M |    22|
|10    |FDRE   |   928|
|11    |FDSE   |    97|
|12    |IBUF   |   102|
|13    |OBUF   |   270|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1098 ; free virtual = 10936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.799; parent = 1268.516; children = 189.283
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.582; parent = 2169.352; children = 960.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2201.367 ; gain = 477.520 ; free physical = 1124 ; free virtual = 10963
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2201.367 ; gain = 635.270 ; free physical = 1118 ; free virtual = 10957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2201.367 ; gain = 0.000 ; free physical = 1191 ; free virtual = 11029
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Finished Parsing XDC File [/home/adore-u20/river32/picorv32/scripts/vivado/synth_area.xdc]
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.367 ; gain = 0.000 ; free physical = 978 ; free virtual = 10816
Phase 3 Resynthesis | Checksum: be98efb0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2583.672 ; gain = 338.887 ; free physical = 982 ; free virtual = 10820
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

Phase 4 Post Processing Netlist | Checksum: be98efb0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2583.672 ; gain = 338.887 ; free physical = 1050 ; free virtual = 10887
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Constant propagation     |               0  |               0  |                                              0  |
|  Sweep                    |               9  |               0  |                                              0  |
|  Resynthesis              |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10ecae5b1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2583.672 ; gain = 338.887 ; free physical = 1053 ; free virtual = 10891

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.672 ; gain = 0.000 ; free physical = 1795 ; free virtual = 11634
Ending Netlist Obfuscation Task | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.672 ; gain = 0.000 ; free physical = 1795 ; free virtual = 11634
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2583.672 ; gain = 394.914 ; free physical = 1795 ; free virtual = 11634
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
Synth Design complete, checksum: 220b99a7
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 2201.367 ; gain = 886.551 ; free physical = 1888 ; free virtual = 11726
# opt_design -sweep -propconst -resynth_seq_area
Command: opt_design -sweep -propconst -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2639.875 ; gain = 56.203 ; free physical = 1867 ; free virtual = 11705
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2257.395 ; gain = 56.027 ; free physical = 1847 ; free virtual = 11686
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Resynthesis | Checksum: 115c7bd9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2659.082 ; gain = 25.625 ; free physical = 1804 ; free virtual = 11642
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 115c7bd9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2659.082 ; gain = 25.625 ; free physical = 1828 ; free virtual = 11666
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2659.082 ; gain = 0.000 ; free physical = 2086 ; free virtual = 11924
Ending Logic Optimization Task | Checksum: 115c7bd9c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2659.082 ; gain = 25.625 ; free physical = 2094 ; free virtual = 11932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.082 ; gain = 0.000 ; free physical = 2804 ; free virtual = 12642
Ending Netlist Obfuscation Task | Checksum: 115c7bd9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.082 ; gain = 0.000 ; free physical = 2804 ; free virtual = 12642
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2659.082 ; gain = 81.828 ; free physical = 2804 ; free virtual = 12641
# report_utilization
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:41:12 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization
| Design       : top_small
| Device       : xc7k70tfbg676-3
| Speed File   : -3
| Design State : Optimized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                |  716 |     0 |          0 |     41000 |  1.75 |
|   LUT as Logic             |  668 |     0 |          0 |     41000 |  1.63 |
|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
|     LUT as Distributed RAM |   48 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            |  442 |     0 |          0 |     82000 |  0.54 |
|   Register as Flip Flop    |  442 |     0 |          0 |     82000 |  0.54 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 430   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       270 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |  105 |     0 |          0 |       300 | 35.00 |
| Bonded IPADs                |    0 |     0 |          0 |        26 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        16 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       288 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         2 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       300 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       100 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         4 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       300 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       300 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |          0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        96 |  0.00 |
| BUFR       |    0 |     0 |          0 |        24 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  430 |        Flop & Latch |
| LUT6     |  283 |                 LUT |
| LUT5     |  144 |                 LUT |
| LUT4     |  143 |                 LUT |
| LUT2     |  126 |                 LUT |
| LUT3     |   78 |                 LUT |
| OBUF     |   70 |                  IO |
| RAMD32   |   68 |  Distributed Memory |
| CARRY4   |   51 |          CarryLogic |
| IBUF     |   35 |                  IO |
| RAMS32   |   20 |  Distributed Memory |
| FDSE     |   12 |        Flop & Latch |
| LUT1     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:41:13 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing
| Design       : top_small
| Device       : 7k70t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 picorv32/reg_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/decoder_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.888ns (34.485%)  route 1.687ns (65.515%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 21.579 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     1.164    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, unplaced)       0.584     1.828    picorv32/clk_IBUF_BUFG
                         FDRE                                         r  picorv32/reg_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.216     2.044 f  picorv32/reg_op1_reg[0]/Q
                         net (fo=28, unplaced)        0.456     2.500    picorv32/reg_op1_reg_n_0_[0]
                         LUT4 (Prop_lut4_I1_O)        0.125     2.625 r  picorv32/i__carry_i_4__0/O
                         net (fo=1, unplaced)         0.000     2.625    picorv32/i__carry_i_4__0_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.271     2.896 r  picorv32/alu_out_01_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.000     2.896    picorv32/alu_out_01_inferred__0/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.945 r  picorv32/alu_out_01_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.945    picorv32/alu_out_01_inferred__0/i__carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.994 r  picorv32/alu_out_01_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.994    picorv32/alu_out_01_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.043 r  picorv32/alu_out_01_inferred__0/i__carry__2/CO[3]
                         net (fo=2, unplaced)         0.599     3.642    picorv32/alu_lts
                         LUT4 (Prop_lut4_I0_O)        0.043     3.685 f  picorv32/decoder_trigger_i_4/O
                         net (fo=2, unplaced)         0.388     4.073    picorv32/decoder_trigger_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.116 r  picorv32/decoder_trigger_i_3/O
                         net (fo=1, unplaced)         0.244     4.360    picorv32/decoder_trigger_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.403 r  picorv32/decoder_trigger_i_1/O
                         net (fo=1, unplaced)         0.000     4.403    picorv32/decoder_trigger_i_1_n_0
                         FDRE                                         r  picorv32/decoder_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
                         IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.412    21.068    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    21.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, unplaced)       0.439    21.579    picorv32/clk_IBUF_BUFG
                         FDRE                                         r  picorv32/decoder_trigger_reg/C
                         clock pessimism              0.105    21.683    
                         clock uncertainty           -0.035    21.648    
                         FDRE (Setup_fdre_C_D)        0.035    21.683    picorv32/decoder_trigger_reg
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 17.280    




# write_checkpoint -force sync_area_small
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/adore-u20/river32/picorv32/scripts/vivado/sync_area_small.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 12:41:14 2023...

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2665.672 ; gain = 25.797 ; free physical = 2661 ; free virtual = 12492
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2665.672 ; gain = 25.797 ; free physical = 2597 ; free virtual = 12428
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2665.672 ; gain = 25.797 ; free physical = 2658 ; free virtual = 12490
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2665.672 ; gain = 25.797 ; free physical = 2659 ; free virtual = 12491
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2665.672 ; gain = 25.797 ; free physical = 2659 ; free virtual = 12491
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7k70t is unsupported

Phase 6 Resynthesis

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Constant propagation | Checksum: 10da7db18

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.426 ; gain = 317.031 ; free physical = 1421 ; free virtual = 11252
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 2 Sweep
Phase 2 Sweep | Checksum: 13409b60b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.426 ; gain = 317.031 ; free physical = 1409 ; free virtual = 11241
INFO: [Opt 31-389] Phase Sweep created 58 cells and removed 0 cells

Phase 3 Resynthesis
rm -rf .Xil fsm_encoding.os synth_*.backup.log usage_statistics_webtalk.*
grep -B4 -A10 'Slice LUTs' synth_area_small.log

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                |  716 |     0 |          0 |     41000 |  1.75 |
|   LUT as Logic             |  668 |     0 |          0 |     41000 |  1.63 |
|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
|     LUT as Distributed RAM |   48 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            |  442 |     0 |          0 |     82000 |  0.54 |
|   Register as Flip Flop    |  442 |     0 |          0 |     82000 |  0.54 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
grep -B1 -A9 ^Slack synth_area_small.log && echo

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 picorv32/reg_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/decoder_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.888ns (34.485%)  route 1.687ns (65.515%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Resynthesis | Checksum: 10ecae5b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2673.500 ; gain = 33.625 ; free physical = 1804 ; free virtual = 11620
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10ecae5b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2673.500 ; gain = 33.625 ; free physical = 2082 ; free virtual = 11898
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.500 ; gain = 0.000 ; free physical = 2265 ; free virtual = 12082
Ending Logic Optimization Task | Checksum: 10ecae5b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2673.500 ; gain = 33.625 ; free physical = 2269 ; free virtual = 12086

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.500 ; gain = 0.000 ; free physical = 2881 ; free virtual = 12698
Ending Netlist Obfuscation Task | Checksum: 10ecae5b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.500 ; gain = 0.000 ; free physical = 2881 ; free virtual = 12698
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2673.500 ; gain = 89.828 ; free physical = 2881 ; free virtual = 12698
# report_utilization
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:41:38 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization
| Design       : top_regular
| Device       : xc7k70tfbg676-3
| Speed File   : -3
| Design State : Optimized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                |  912 |     0 |          0 |     41000 |  2.22 |
|   LUT as Logic             |  864 |     0 |          0 |     41000 |  2.11 |
|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
|     LUT as Distributed RAM |   48 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            |  583 |     0 |          0 |     82000 |  0.71 |
|   Register as Flip Flop    |  583 |     0 |          0 |     82000 |  0.71 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 21    |          Yes |         Set |            - |
| 562   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       270 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |  176 |     0 |          0 |       300 | 58.67 |
| Bonded IPADs                |    0 |     0 |          0 |        26 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        16 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       288 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         2 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       300 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       100 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         4 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       300 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       300 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |          0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        96 |  0.00 |
| BUFR       |    0 |     0 |          0 |        24 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  562 |        Flop & Latch |
| LUT6     |  363 |                 LUT |
| LUT4     |  308 |                 LUT |
| OBUF     |  141 |                  IO |
| LUT5     |  125 |                 LUT |
| LUT2     |   92 |                 LUT |
| CARRY4   |   83 |          CarryLogic |
| LUT3     |   77 |                 LUT |
| RAMD32   |   68 |  Distributed Memory |
| IBUF     |   35 |                  IO |
| FDSE     |   21 |        Flop & Latch |
| RAMS32   |   20 |  Distributed Memory |
| LUT1     |    4 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:41:39 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing
| Design       : top_regular
| Device       : 7k70t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             17.287ns  (required time - arrival time)
  Source:                 picorv32/reg_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/cpuregs_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.083ns (45.371%)  route 1.304ns (54.629%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 21.579 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     1.164    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=671, unplaced)       0.584     1.828    picorv32/clk_IBUF_BUFG
                         FDRE                                         r  picorv32/reg_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.216     2.044 r  picorv32/reg_pc_reg[3]/Q
                         net (fo=4, unplaced)         0.651     2.695    picorv32/reg_pc_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.301     2.996 r  picorv32/cpuregs_reg_r1_0_31_0_5_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.996    picorv32/cpuregs_reg_r1_0_31_0_5_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.045 r  picorv32/cpuregs_reg_r1_0_31_0_5_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.045    picorv32/cpuregs_reg_r1_0_31_0_5_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.094 r  picorv32/cpuregs_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.094    picorv32/cpuregs_reg_r1_0_31_6_11_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.143 r  picorv32/cpuregs_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.143    picorv32/cpuregs_reg_r1_0_31_12_17_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.192 r  picorv32/cpuregs_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.192    picorv32/cpuregs_reg_r1_0_31_12_17_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.241 r  picorv32/cpuregs_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.241    picorv32/cpuregs_reg_r1_0_31_18_23_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.290 r  picorv32/cpuregs_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.290    picorv32/cpuregs_reg_r1_0_31_24_29_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.152     3.442 r  picorv32/cpuregs_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=1, unplaced)         0.456     3.898    picorv32/cpuregs_reg_r1_0_31_24_29_i_8_n_4
                         LUT5 (Prop_lut5_I0_O)        0.120     4.018 r  picorv32/cpuregs_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, unplaced)         0.197     4.215    picorv32/cpuregs_reg_r1_0_31_30_31__0/D
                         RAMD32                                       r  picorv32/cpuregs_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
                         IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.412    21.068    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    21.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=671, unplaced)       0.439    21.579    picorv32/cpuregs_reg_r1_0_31_30_31__0/WCLK
                         RAMD32                                       r  picorv32/cpuregs_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.105    21.683    
                         clock uncertainty           -0.035    21.648    
                         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.146    21.502    picorv32/cpuregs_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         21.502    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                 17.287    




# write_checkpoint -force  sync_area_regular
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/adore-u20/river32/picorv32/scripts/vivado/sync_area_regular.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 12:41:39 2023...
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'picorv32_pcpi_mul'.
INFO: [Opt 31-1287] Pulled Inverter picorv32/compressed_instr_i_1 into driver instance picorv32/is_lb_lh_lw_lbu_lhu_i_2, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter picorv32/decoded_imm_j[12]_i_1 into driver instance picorv32/mem_rdata_q[7]_i_3, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter picorv32/mem_rdata_q[0]_i_1 into driver instance picorv32/mem_rdata_q[13]_i_3, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter picorv32/mem_rdata_q[3]_i_1 into driver instance picorv32/mem_rdata_q[21]_i_3, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter picorv32/mem_rdata_q[6]_i_1 into driver instance picorv32/mem_rdata_q[31]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter picorv32/pcpi_mul/picorv32_pcpi_m_LUT1 into driver instance picorv32/pcpi_mul/picorv32_pcpi_m_LUT6_48, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Resynthesis | Checksum: e71283da

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2589.281 ; gain = 331.887 ; free physical = 3881 ; free virtual = 13696
INFO: [Opt 31-389] Phase Resynthesis created 359 cells and removed 366 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e71283da

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2589.281 ; gain = 331.887 ; free physical = 3881 ; free virtual = 13696
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Constant propagation     |               0  |               0  |                                              0  |
|  Sweep                    |              58  |               0  |                                              0  |
|  Resynthesis              |             359  |             366  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cc6e3a31

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2589.281 ; gain = 331.887 ; free physical = 3880 ; free virtual = 13696

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.281 ; gain = 0.000 ; free physical = 4079 ; free virtual = 13894
Ending Netlist Obfuscation Task | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.281 ; gain = 0.000 ; free physical = 4079 ; free virtual = 13894
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2589.281 ; gain = 387.914 ; free physical = 4079 ; free virtual = 13894
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2645.484 ; gain = 56.203 ; free physical = 4172 ; free virtual = 13988
rm -rf .Xil fsm_encoding.os synth_*.backup.log usage_statistics_webtalk.*
grep -B4 -A10 'Slice LUTs' synth_area_regular.log

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                |  912 |     0 |          0 |     41000 |  2.22 |
|   LUT as Logic             |  864 |     0 |          0 |     41000 |  2.11 |
|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
|     LUT as Distributed RAM |   48 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            |  583 |     0 |          0 |     82000 |  0.71 |
|   Register as Flip Flop    |  583 |     0 |          0 |     82000 |  0.71 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
grep -B1 -A9 ^Slack synth_area_regular.log && echo

Slack (MET) :             17.287ns  (required time - arrival time)
  Source:                 picorv32/reg_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/cpuregs_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.083ns (45.371%)  route 1.304ns (54.629%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)


Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2667.281 ; gain = 21.797 ; free physical = 5204 ; free virtual = 15019
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2667.281 ; gain = 21.797 ; free physical = 5203 ; free virtual = 15019
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2667.281 ; gain = 21.797 ; free physical = 5200 ; free virtual = 15016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2667.281 ; gain = 21.797 ; free physical = 5200 ; free virtual = 15015
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cc6e3a31

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2667.281 ; gain = 21.797 ; free physical = 5200 ; free virtual = 15015
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7k70t is unsupported

Phase 6 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'picorv32_pcpi_mul'.
INFO: [Opt 31-1287] Pulled Inverter picorv32/pcpi_mul/picorv32_pcpi_m_LUT1 into driver instance picorv32/pcpi_mul/picorv32_pcpi_m_LUT6_155, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Resynthesis | Checksum: cfe20f28

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2675.109 ; gain = 29.625 ; free physical = 5176 ; free virtual = 14992
INFO: [Opt 31-389] Phase Resynthesis created 359 cells and removed 359 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: cfe20f28

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2675.109 ; gain = 29.625 ; free physical = 5176 ; free virtual = 14992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |             359  |             359  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.109 ; gain = 0.000 ; free physical = 5176 ; free virtual = 14992
Ending Logic Optimization Task | Checksum: b240b2d2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2675.109 ; gain = 29.625 ; free physical = 5176 ; free virtual = 14992

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.109 ; gain = 0.000 ; free physical = 5378 ; free virtual = 15194
Ending Netlist Obfuscation Task | Checksum: b240b2d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.109 ; gain = 0.000 ; free physical = 5378 ; free virtual = 15194
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2675.109 ; gain = 85.828 ; free physical = 5378 ; free virtual = 15194
# report_utilization
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:42:17 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization
| Design       : top_large
| Device       : xc7k70tfbg676-3
| Speed File   : -3
| Design State : Optimized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                | 2087 |     0 |          0 |     41000 |  5.09 |
|   LUT as Logic             | 1999 |     0 |          0 |     41000 |  4.88 |
|   LUT as Memory            |   88 |     0 |          0 |     13400 |  0.66 |
|     LUT as Distributed RAM |   88 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            | 1083 |     0 |          0 |     82000 |  1.32 |
|   Register as Flip Flop    | 1083 |     0 |          0 |     82000 |  1.32 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 97    |          Yes |         Set |            - |
| 986   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       270 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+--------+
|          Site Type          | Used | Fixed | Prohibited | Available |  Util% |
+-----------------------------+------+-------+------------+-----------+--------+
| Bonded IOB                  |  372 |     0 |          0 |       300 | 124.00 |
| Bonded IPADs                |    0 |     0 |          0 |        26 |   0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        16 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         6 |   0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         6 |   0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        24 |   0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        24 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         6 |   0.00 |
| IBUFDS                      |    0 |     0 |          0 |       288 |   0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         2 |   0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         8 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        24 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        24 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       300 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       100 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         4 |   0.00 |
| ILOGIC                      |    0 |     0 |          0 |       300 |   0.00 |
| OLOGIC                      |    0 |     0 |          0 |       300 |   0.00 |
+-----------------------------+------+-------+------------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |          0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        96 |  0.00 |
| BUFR       |    0 |     0 |          0 |        24 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  986 |        Flop & Latch |
| LUT6     |  948 |                 LUT |
| LUT4     |  448 |                 LUT |
| LUT5     |  334 |                 LUT |
| OBUF     |  270 |                  IO |
| LUT3     |  256 |                 LUT |
| LUT2     |  243 |                 LUT |
| IBUF     |  102 |                  IO |
| CARRY4   |   99 |          CarryLogic |
| FDSE     |   97 |        Flop & Latch |
| RAMD64E  |   88 |  Distributed Memory |
| LUT1     |   35 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 12:42:18 2023
| Host         : Adore-FX51VW running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing
| Design       : top_large
| Device       : 7k70t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             15.816ns  (required time - arrival time)
  Source:                 picorv32/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/mem_rdata_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.599ns (14.830%)  route 3.440ns (85.170%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 21.579 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     1.164    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1171, unplaced)      0.584     1.828    picorv32/clk_IBUF_BUFG
                         FDRE                                         r  picorv32/latched_branch_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.216     2.044 r  picorv32/latched_branch_reg/Q
                         net (fo=103, unplaced)       0.488     2.532    picorv32/latched_branch_reg_n_0
                         LUT4 (Prop_lut4_I1_O)        0.125     2.657 f  picorv32/mem_rdata_q[31]_i_20/O
                         net (fo=5, unplaced)         0.272     2.929    picorv32/mem_rdata_q[31]_i_20_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.972 f  picorv32/mem_rdata_q[11]_i_6/O
                         net (fo=20, unplaced)        0.437     3.409    picorv32/mem_rdata_q[11]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.452 r  picorv32/mem_rdata_q[24]_i_14/O
                         net (fo=9, unplaced)         0.418     3.870    picorv32/mem_rdata_q[24]_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     3.913 r  picorv32/mem_rdata_q[22]_i_7/O
                         net (fo=8, unplaced)         0.743     4.656    picorv32/mem_rdata_q[22]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.699 r  picorv32/mem_rdata_q[24]_i_16/O
                         net (fo=1, unplaced)         0.705     5.404    picorv32/mem_rdata_q[24]_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.447 f  picorv32/mem_rdata_q[24]_i_8/O
                         net (fo=1, unplaced)         0.377     5.824    picorv32/mem_rdata_q[24]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.867 r  picorv32/mem_rdata_q[24]_i_2/O
                         net (fo=1, unplaced)         0.000     5.867    picorv32/mem_rdata_q[24]_i_2_n_0
                         FDRE                                         r  picorv32/mem_rdata_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
                         IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.412    21.068    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    21.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=1171, unplaced)      0.439    21.579    picorv32/clk_IBUF_BUFG
                         FDRE                                         r  picorv32/mem_rdata_q_reg[24]/C
                         clock pessimism              0.105    21.683    
                         clock uncertainty           -0.035    21.648    
                         FDRE (Setup_fdre_C_D)        0.035    21.683    picorv32/mem_rdata_q_reg[24]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                 15.816    




# write_checkpoint -force sync_area_large
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/adore-u20/river32/picorv32/scripts/vivado/sync_area_large.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 12:42:19 2023...
rm -rf .Xil fsm_encoding.os synth_*.backup.log usage_statistics_webtalk.*
grep -B4 -A10 'Slice LUTs' synth_area_large.log

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                | 2087 |     0 |          0 |     41000 |  5.09 |
|   LUT as Logic             | 1999 |     0 |          0 |     41000 |  4.88 |
|   LUT as Memory            |   88 |     0 |          0 |     13400 |  0.66 |
|     LUT as Distributed RAM |   88 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| Slice Registers            | 1083 |     0 |          0 |     82000 |  1.32 |
|   Register as Flip Flop    | 1083 |     0 |          0 |     82000 |  1.32 |
|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
grep -B1 -A9 ^Slack synth_area_large.log && echo

Slack (MET) :             15.816ns  (required time - arrival time)
  Source:                 picorv32/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32/mem_rdata_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.599ns (14.830%)  route 3.440ns (85.170%))
  Logic Levels:           7  (LUT4=2 LUT6=5)

grep -B4 -A10 'Slice LUTs' synth_area_small.log synth_area_regular.log synth_area_large.log | tee area.txt
synth_area_small.log-
synth_area_small.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_small.log-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
synth_area_small.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_small.log:| Slice LUTs*                |  716 |     0 |          0 |     41000 |  1.75 |
synth_area_small.log-|   LUT as Logic             |  668 |     0 |          0 |     41000 |  1.63 |
synth_area_small.log-|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
synth_area_small.log-|     LUT as Distributed RAM |   48 |     0 |            |           |       |
synth_area_small.log-|     LUT as Shift Register  |    0 |     0 |            |           |       |
synth_area_small.log-| Slice Registers            |  442 |     0 |          0 |     82000 |  0.54 |
synth_area_small.log-|   Register as Flip Flop    |  442 |     0 |          0 |     82000 |  0.54 |
synth_area_small.log-|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
synth_area_small.log-| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
synth_area_small.log-| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
synth_area_small.log-+----------------------------+------+-------+------------+-----------+-------+
--
synth_area_regular.log-
synth_area_regular.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_regular.log-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
synth_area_regular.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_regular.log:| Slice LUTs*                |  912 |     0 |          0 |     41000 |  2.22 |
synth_area_regular.log-|   LUT as Logic             |  864 |     0 |          0 |     41000 |  2.11 |
synth_area_regular.log-|   LUT as Memory            |   48 |     0 |          0 |     13400 |  0.36 |
synth_area_regular.log-|     LUT as Distributed RAM |   48 |     0 |            |           |       |
synth_area_regular.log-|     LUT as Shift Register  |    0 |     0 |            |           |       |
synth_area_regular.log-| Slice Registers            |  583 |     0 |          0 |     82000 |  0.71 |
synth_area_regular.log-|   Register as Flip Flop    |  583 |     0 |          0 |     82000 |  0.71 |
synth_area_regular.log-|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
synth_area_regular.log-| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
synth_area_regular.log-| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
synth_area_regular.log-+----------------------------+------+-------+------------+-----------+-------+
--
synth_area_large.log-
synth_area_large.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_large.log-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
synth_area_large.log-+----------------------------+------+-------+------------+-----------+-------+
synth_area_large.log:| Slice LUTs*                | 2087 |     0 |          0 |     41000 |  5.09 |
synth_area_large.log-|   LUT as Logic             | 1999 |     0 |          0 |     41000 |  4.88 |
synth_area_large.log-|   LUT as Memory            |   88 |     0 |          0 |     13400 |  0.66 |
synth_area_large.log-|     LUT as Distributed RAM |   88 |     0 |            |           |       |
synth_area_large.log-|     LUT as Shift Register  |    0 |     0 |            |           |       |
synth_area_large.log-| Slice Registers            | 1083 |     0 |          0 |     82000 |  1.32 |
synth_area_large.log-|   Register as Flip Flop    | 1083 |     0 |          0 |     82000 |  1.32 |
synth_area_large.log-|   Register as Latch        |    0 |     0 |          0 |     82000 |  0.00 |
synth_area_large.log-| F7 Muxes                   |    0 |     0 |          0 |     20500 |  0.00 |
synth_area_large.log-| F8 Muxes                   |    0 |     0 |          0 |     10250 |  0.00 |
synth_area_large.log-+----------------------------+------+-------+------------+-----------+-------+
