#  **Day 1 â€” Sky130 MOSFET Characterization: NFET Idâ€“Vds Analysis** âš¡

---

## ğŸ§  **Introduction / Background**

This experiment focuses on characterizing an **NFET MOSFET** using the **Sky130 PDK** models.
The main goal is to analyze **Id vs Vds** at various **Vgs** levels ğŸ”.

These characteristics are vital for understanding device operation in:

* ğŸŒˆ **Linear Region**
* ğŸš€ **Saturation Region**

They also help in extracting key parameters like **Threshold Voltage (Vth)** and **Saturation Current (Id_sat)** â€” crucial for digital & analog CMOS design ğŸ§©.

---

## ğŸ§¾ **SPICE Netlist**

```spice
* ğŸŒŸ Model Description
.param temp=27

* ğŸ“š Include Sky130 PDK library
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* âš™ï¸ Netlist Configuration
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=5 l=2
R1 n1 in 55
Vdd vdd 0 1.8V
Vin in 0 1.8V

* ğŸ¯ Simulation Commands
.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

---

## ğŸ“Š **Plots & Figures**

âœ¨ **Idâ€“Vds characteristics** for multiple **Vgs** values:

ğŸ”¹ **Linear Region:** Id âˆ Vds
ğŸ”¹ **Saturation Region:** Id â‰ˆ constant when Vds â‰ˆ Vgs âˆ’ Vth

ğŸ§­ Threshold voltage and saturation onset points are highlighted for clarity ğŸ’¡

> ğŸ“¸ **Simulation Output:**
>
> <img width="1920" height="1080" alt="Image" src="https://github.com/user-attachments/assets/dc94be9d-3119-41ee-888b-f1d6daa1ef56" />  

<img width="1681" height="995" alt="Image" src="https://github.com/user-attachments/assets/182c0929-0313-49bf-b727-15bd36e67897" />

---

## ğŸ“ **Tabulated Results**

| âš™ï¸ Parameter              | ğŸ“ Value        |
| ------------------------- | --------------- |
| ğŸ§© Extracted Vth          | [your value] V  |
| âš¡ Id_sat (typical)        | [your value] ÂµA |
| ğŸ“ Vds @ saturation onset | [your value] V  |

ğŸ§® *(Replace the placeholders with your simulation data!)*

---

## ğŸ” **Observations & Analysis**

âœ… For **low Vds**, Id rises linearly â¡ï¸ **Linear Region**
âœ… For **high Vds**, Id flattens â¡ï¸ **Saturation Region**
âœ… Higher **Vgs** â‡’ stronger channel formation ğŸ’ª â‡’ more current flow
âœ… The transition point (**Vds â‰ˆ Vgs âˆ’ Vth**) indicates the **start of saturation** ğŸš¦

ğŸ’¬ These findings are essential in **Static Timing Analysis (STA)** â€” they influence circuit **speed**, **output drive**, and **propagation delay** â±ï¸.

---

## ğŸ **Conclusions**

â­ The **Idâ€“Vds** curve reveals key MOSFET behaviors.
â­ **Threshold voltage (Vth)** plays a major role in determining switching performance.
â­ The extracted parameters are crucial inputs for **design optimization** and **STA**.

ğŸ“˜ Understanding these helps build efficient CMOS circuits for both digital logic and analog designs ğŸ§ ğŸ’».

---

## ğŸ“š **References**

* ğŸ“˜ *Sky130 PDK Documentation*
* âš™ï¸ *MOSFET Theory & SPICE Simulation Guides*
* ğŸ’» *Example Projects:*

  * CMOS Circuit Design & SPICE using SKY130
  * Inverter Analysis with Sky130 PDK
  * Sky130 Circuit Design Workshop

---
