Fitter report for nios_with_vga_controller
Sun Jan 22 17:27:50 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Jan 22 17:27:50 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; nios_with_vga_controller                    ;
; Top-level Entity Name           ; nios_with_vga_controller_top                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,472 / 32,070 ( 5 % )                      ;
; Total registers                 ; 2189                                        ;
; Total pins                      ; 35 / 457 ( 8 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,063,744 / 4,065,280 ( 51 % )              ;
; Total RAM Blocks                ; 271 / 397 ( 68 % )                          ;
; Total DSP Blocks                ; 3 / 87 ( 3 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   3.7%      ;
;     Processor 5            ;   3.6%      ;
;     Processor 6            ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                              ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|vPos[9]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|vPos[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_inst_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_bht_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_extra_pc[7]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_extra_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_extra_pc[8]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_extra_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[13]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_mem_baddr[10]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill0                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill0~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]~DUPLICATE                                                                            ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                        ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                        ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                       ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                                       ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4991 ) ; 0.00 % ( 0 / 4991 )        ; 0.00 % ( 0 / 4991 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4991 ) ; 0.00 % ( 0 / 4991 )        ; 0.00 % ( 0 / 4991 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4591 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 225 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/School/minor_ES/CSC10/nios_vga_controller/output_files/nios_with_vga_controller.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,472 / 32,070        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 1,472                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,774 / 32,070        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 611                   ;       ;
;         [b] ALMs used for LUT logic                         ; 737                   ;       ;
;         [c] ALMs used for registers                         ; 426                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 320 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 18 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 18                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 257 / 3,207           ; 8 %   ;
;     -- Logic LABs                                           ; 257                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,264                 ;       ;
;     -- 7 input functions                                    ; 20                    ;       ;
;     -- 6 input functions                                    ; 498                   ;       ;
;     -- 5 input functions                                    ; 507                   ;       ;
;     -- 4 input functions                                    ; 378                   ;       ;
;     -- <=3 input functions                                  ; 861                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 428                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,189                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,073 / 64,140        ; 3 %   ;
;         -- Secondary logic registers                        ; 116 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,099                 ;       ;
;         -- Routing optimization registers                   ; 90                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 35 / 457              ; 8 %   ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 271 / 397             ; 68 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,063,744 / 4,065,280 ; 51 %  ;
; Total block memory implementation bits                      ; 2,775,040 / 4,065,280 ; 68 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 87                ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.2% / 3.1% / 3.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.0% / 27.2% / 26.4% ;       ;
; Maximum fan-out                                             ; 2162                  ;       ;
; Highest non-global fan-out                                  ; 1337                  ;       ;
; Total fan-out                                               ; 23658                 ;       ;
; Average fan-out                                             ; 4.53                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1330 / 32070 ( 4 % )  ; 62 / 32070 ( < 1 % ) ; 80 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1330                  ; 62                   ; 80                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1603 / 32070 ( 5 % )  ; 72 / 32070 ( < 1 % ) ; 100 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 569                   ; 14                   ; 28                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 647                   ; 36                   ; 54                    ; 0                              ;
;         [c] ALMs used for registers                         ; 387                   ; 22                   ; 18                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 291 / 32070 ( < 1 % ) ; 10 / 32070 ( < 1 % ) ; 20 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 18 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 18                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 238 / 3207 ( 7 % )    ; 12 / 3207 ( < 1 % )  ; 18 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 238                   ; 12                   ; 18                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2036                  ; 94                   ; 134                   ; 0                              ;
;     -- 7 input functions                                    ; 17                    ; 3                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 456                   ; 13                   ; 29                    ; 0                              ;
;     -- 5 input functions                                    ; 467                   ; 15                   ; 25                    ; 0                              ;
;     -- 4 input functions                                    ; 345                   ; 18                   ; 15                    ; 0                              ;
;     -- <=3 input functions                                  ; 751                   ; 45                   ; 65                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 378                   ; 36                   ; 14                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 1911 / 64140 ( 3 % )  ; 72 / 64140 ( < 1 % ) ; 90 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 108 / 64140 ( < 1 % ) ; 2 / 64140 ( < 1 % )  ; 6 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 1936                  ; 72                   ; 91                    ; 0                              ;
;         -- Routing optimization registers                   ; 83                    ; 2                    ; 5                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 35                    ; 0                    ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2063744               ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 2775040               ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 271 / 397 ( 68 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 3 / 87 ( 3 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 300                   ; 63                   ; 151                   ; 1                              ;
;     -- Registered Input Connections                         ; 150                   ; 28                   ; 105                   ; 0                              ;
;     -- Output Connections                                   ; 9                     ; 5                    ; 234                   ; 267                            ;
;     -- Registered Output Connections                        ; 6                     ; 3                    ; 234                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 26251                 ; 573                  ; 1067                  ; 276                            ;
;     -- Registered Connections                               ; 8030                  ; 348                  ; 782                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 1                    ; 208                   ; 100                            ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 37                    ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 208                   ; 37                   ; 2                     ; 138                            ;
;     -- hard_block:auto_generated_inst                       ; 100                   ; 30                   ; 138                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 44                    ; 11                   ; 87                    ; 4                              ;
;     -- Output Ports                                         ; 35                    ; 4                    ; 104                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 60                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 68                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 73                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk       ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2162                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key[0]        ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; key[1]        ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key[2]        ; W15   ; 3B       ; 40           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key[3]        ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; vga_b[0]  ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[1]  ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[2]  ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[3]  ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[4]  ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[5]  ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[6]  ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[7]  ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blank ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[0]  ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[1]  ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[2]  ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[3]  ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[4]  ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[5]  ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[6]  ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[7]  ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_hsync ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[0]  ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[1]  ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[2]  ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[3]  ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[4]  ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[5]  ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[6]  ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[7]  ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_sync  ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_vclk  ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_vsync ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 29 / 80 ( 36 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ; 463        ; 8A             ; vga_vclk               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; vga_r[0]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; reset_reset_n          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; key[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA22     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo    ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB29     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC26     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD15     ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE10     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; clk_clk                ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF17     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF27     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; key[0]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ30     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK15     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK25     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; vga_hsync              ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; vga_r[3]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; vga_b[0]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 483        ; 8A             ; vga_sync               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; vga_r[4]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; vga_r[1]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D11      ; 470        ; 8A             ; vga_vsync              ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; vga_r[5]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D23      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0              ;        ;              ;                     ; --           ;                 ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; vga_g[7]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; vga_r[6]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; vga_r[2]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 528        ; 8A             ; vga_blank              ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; vga_g[6]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; vga_r[7]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; vga_b[3]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; vga_b[5]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G1       ;            ;                ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; vga_g[3]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; vga_g[4]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; vga_g[5]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; vga_b[1]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; vga_b[6]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; vga_g[2]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; vga_b[2]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; vga_b[4]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; vga_g[0]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; vga_g[1]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; vga_b[7]               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS             ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; key[2]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; key[3]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; vga_vclk      ; Incomplete set of assignments ;
; vga_hsync     ; Incomplete set of assignments ;
; vga_vsync     ; Incomplete set of assignments ;
; vga_blank     ; Incomplete set of assignments ;
; vga_sync      ; Incomplete set of assignments ;
; vga_r[0]      ; Incomplete set of assignments ;
; vga_r[1]      ; Incomplete set of assignments ;
; vga_r[2]      ; Incomplete set of assignments ;
; vga_r[3]      ; Incomplete set of assignments ;
; vga_r[4]      ; Incomplete set of assignments ;
; vga_r[5]      ; Incomplete set of assignments ;
; vga_r[6]      ; Incomplete set of assignments ;
; vga_r[7]      ; Incomplete set of assignments ;
; vga_g[0]      ; Incomplete set of assignments ;
; vga_g[1]      ; Incomplete set of assignments ;
; vga_g[2]      ; Incomplete set of assignments ;
; vga_g[3]      ; Incomplete set of assignments ;
; vga_g[4]      ; Incomplete set of assignments ;
; vga_g[5]      ; Incomplete set of assignments ;
; vga_g[6]      ; Incomplete set of assignments ;
; vga_g[7]      ; Incomplete set of assignments ;
; vga_b[0]      ; Incomplete set of assignments ;
; vga_b[1]      ; Incomplete set of assignments ;
; vga_b[2]      ; Incomplete set of assignments ;
; vga_b[3]      ; Incomplete set of assignments ;
; vga_b[4]      ; Incomplete set of assignments ;
; vga_b[5]      ; Incomplete set of assignments ;
; vga_b[6]      ; Incomplete set of assignments ;
; vga_b[7]      ; Incomplete set of assignments ;
; clk_clk       ; Incomplete set of assignments ;
; key[3]        ; Incomplete set of assignments ;
; key[0]        ; Incomplete set of assignments ;
; key[1]        ; Incomplete set of assignments ;
; key[2]        ; Incomplete set of assignments ;
; reset_reset_n ; Incomplete set of assignments ;
; key[0]        ; Missing location assignment   ;
+---------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------+
; Compilation Hierarchy Node                                                                                                                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                                     ; Library Name            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------+
; |nios_with_vga_controller_top                                                                                                                   ; 1471.5 (0.5)         ; 1773.0 (0.5)                     ; 319.5 (0.0)                                       ; 18.0 (0.0)                       ; 0.0 (0.0)            ; 2264 (1)            ; 2189 (0)                  ; 0 (0)         ; 2063744           ; 271   ; 3          ; 35   ; 0            ; |nios_with_vga_controller_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios_with_vga_controller_top                                    ; work                    ;
;    |pzdyqx:nabboc|                                                                                                                              ; 61.5 (0.0)           ; 72.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                                          ; work                    ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                            ; 61.5 (6.5)           ; 72.0 (7.5)                       ; 10.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 74 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                                     ; work                    ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                        ; 28.0 (12.2)          ; 33.0 (14.7)                      ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; GHVD5181                                                        ; work                    ;
;             |LQYT7093:MBPH5020|                                                                                                                 ; 15.8 (15.8)          ; 18.3 (18.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                                         ; LQYT7093                                                        ; work                    ;
;          |KIFI3548:TPOO7242|                                                                                                                    ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; KIFI3548                                                        ; work                    ;
;          |LQYT7093:LRYQ7721|                                                                                                                    ; 11.0 (11.0)          ; 15.2 (15.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LQYT7093                                                        ; work                    ;
;          |PUDL0439:ESUL0435|                                                                                                                    ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PUDL0439                                                        ; work                    ;
;    |sld_hub:auto_hub|                                                                                                                           ; 80.0 (0.5)           ; 98.5 (0.5)                       ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (1)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                         ; altera_sld              ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|         ; 79.5 (0.0)           ; 98.0 (0.0)                       ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                                     ; altera_sld              ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                   ; 79.5 (0.0)           ; 98.0 (0.0)                       ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab                                                     ; alt_sld_fab             ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                               ; 79.5 (2.0)           ; 98.0 (4.0)                       ; 18.5 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (1)             ; 96 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                         ; alt_sld_fab             ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                    ; 77.5 (0.0)           ; 94.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                               ; alt_sld_fab             ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                ; 77.5 (54.5)          ; 94.0 (66.1)                      ; 16.5 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (94)            ; 89 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                   ; sld_jtag_hub                                                    ; work                    ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                  ; 12.5 (12.5)          ; 15.0 (15.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                           ; sld_rom_sr                                                      ; work                    ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                ; 10.5 (10.5)          ; 12.9 (12.9)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                         ; sld_shadow_jsm                                                  ; altera_sld              ;
;    |vga_image_viewer_system:u0|                                                                                                                 ; 1329.5 (0.0)         ; 1602.0 (0.0)                     ; 290.5 (0.0)                                       ; 18.0 (0.0)                       ; 0.0 (0.0)            ; 2035 (0)            ; 2019 (0)                  ; 0 (0)         ; 2063744           ; 271   ; 3          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; vga_image_viewer_system                                         ; vga_image_viewer_system ;
;       |altera_reset_controller:rst_controller|                                                                                                  ; 3.3 (2.7)            ; 8.9 (5.6)                        ; 5.6 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                         ; vga_image_viewer_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                       ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                       ; vga_image_viewer_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                           ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                       ; vga_image_viewer_system ;
;       |vga_image_viewer:vga_image_viewer_0|                                                                                                     ; 32.0 (11.7)          ; 67.0 (18.7)                      ; 35.0 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (23)             ; 104 (24)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; vga_image_viewer                                                ; vga_image_viewer_system ;
;          |VGA_sync:pm_VGA_sync|                                                                                                                 ; 16.7 (16.7)          ; 21.7 (21.7)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; VGA_sync                                                        ; vga_image_viewer_system ;
;          |reg32:pm_reg32|                                                                                                                       ; 2.8 (2.8)            ; 17.3 (17.3)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg32                                                           ; vga_image_viewer_system ;
;          |reg32:pm_reg32_2|                                                                                                                     ; 0.8 (0.8)            ; 9.3 (9.3)                        ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg32                                                           ; vga_image_viewer_system ;
;       |vga_image_viewer_system_jtag_uart_0:jtag_uart_0|                                                                                         ; 61.3 (15.9)          ; 78.7 (19.0)                      ; 17.4 (3.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (36)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; vga_image_viewer_system_jtag_uart_0                             ; vga_image_viewer_system ;
;          |alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|                                                              ; 21.0 (21.0)          ; 34.0 (34.0)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                               ; work                    ;
;          |vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|                                        ; 12.4 (0.0)           ; 13.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system_jtag_uart_0_scfifo_r                    ; vga_image_viewer_system ;
;             |scfifo:rfifo|                                                                                                                      ; 12.4 (0.0)           ; 13.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                              ; scfifo                                                          ; work                    ;
;                |scfifo_3291:auto_generated|                                                                                                     ; 12.4 (0.0)           ; 13.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                   ; scfifo_3291                                                     ; work                    ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                        ; 12.4 (0.0)           ; 13.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                              ; a_dpfifo_5771                                                   ; work                    ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                  ; 6.4 (3.4)            ; 7.2 (4.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                      ; a_fefifo_7cf                                                    ; work                    ;
;                         |cntr_vg7:count_usedw|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                 ; cntr_vg7                                                        ; work                    ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                      ; altsyncram_7pu1                                                 ; work                    ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                        ; cntr_jgb                                                        ; work                    ;
;                      |cntr_jgb:wr_ptr|                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                              ; cntr_jgb                                                        ; work                    ;
;          |vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|                                        ; 11.9 (0.0)           ; 12.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system_jtag_uart_0_scfifo_w                    ; vga_image_viewer_system ;
;             |scfifo:wfifo|                                                                                                                      ; 11.9 (0.0)           ; 12.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                              ; scfifo                                                          ; work                    ;
;                |scfifo_3291:auto_generated|                                                                                                     ; 11.9 (0.0)           ; 12.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                   ; scfifo_3291                                                     ; work                    ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                        ; 11.9 (0.0)           ; 12.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                              ; a_dpfifo_5771                                                   ; work                    ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                  ; 5.9 (2.9)            ; 6.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                      ; a_fefifo_7cf                                                    ; work                    ;
;                         |cntr_vg7:count_usedw|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                 ; cntr_vg7                                                        ; work                    ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                      ; altsyncram_7pu1                                                 ; work                    ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                        ; cntr_jgb                                                        ; work                    ;
;                      |cntr_jgb:wr_ptr|                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                              ; cntr_jgb                                                        ; work                    ;
;       |vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 161.7 (0.0)          ; 183.6 (0.0)                      ; 22.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 323 (0)             ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; vga_image_viewer_system_mm_interconnect_0                       ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                             ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                      ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_avalon_sc_fifo:vga_image_viewer_0_avalon_slave_0_agent_rsp_fifo|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_image_viewer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                           ; vga_image_viewer_system ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                      ; vga_image_viewer_system ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                       ; vga_image_viewer_system ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                       ; vga_image_viewer_system ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                       ; vga_image_viewer_system ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                       ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                              ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                               ; 2.8 (2.8)            ; 15.5 (15.5)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                                   ; 4.4 (4.4)            ; 5.0 (5.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                                 ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_slave_translator:vga_image_viewer_0_avalon_slave_0_translator|                                                          ; 16.1 (16.1)          ; 17.5 (17.5)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_image_viewer_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                  ; vga_image_viewer_system ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                                       ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                                   ; vga_image_viewer_system ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                                ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                                   ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 6.7 (6.7)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                               ; vga_image_viewer_system_mm_interconnect_0_cmd_demux             ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system_mm_interconnect_0_cmd_demux_001         ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                    ; 16.6 (14.6)          ; 17.4 (15.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system_mm_interconnect_0_cmd_mux_003           ; vga_image_viewer_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                        ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                    ; 26.1 (23.8)          ; 27.7 (25.3)                      ; 1.7 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system_mm_interconnect_0_cmd_mux_003           ; vga_image_viewer_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                        ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_router:router|                                                                              ; 5.0 (5.0)            ; 6.0 (6.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                     ; vga_image_viewer_system_mm_interconnect_0_router                ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_router_001:router_001|                                                                      ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                             ; vga_image_viewer_system_mm_interconnect_0_router_001            ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system_mm_interconnect_0_rsp_demux_003         ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system_mm_interconnect_0_rsp_demux_003         ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 27.7 (27.7)          ; 30.2 (30.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                   ; vga_image_viewer_system_mm_interconnect_0_rsp_mux               ; vga_image_viewer_system ;
;          |vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system_mm_interconnect_0_rsp_mux_001           ; vga_image_viewer_system ;
;       |vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|                                                                                       ; 979.6 (11.0)         ; 1167.2 (11.0)                    ; 205.4 (0.0)                                       ; 17.9 (0.0)                       ; 0.0 (0.0)            ; 1413 (1)            ; 1603 (39)                 ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system_nios2_gen2_0                            ; vga_image_viewer_system ;
;          |vga_image_viewer_system_nios2_gen2_0_cpu:cpu|                                                                                         ; 968.2 (840.7)        ; 1156.2 (988.3)                   ; 205.8 (164.1)                                     ; 17.9 (16.4)                      ; 0.0 (0.0)            ; 1412 (1242)         ; 1564 (1287)               ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                          ; vga_image_viewer_system_nios2_gen2_0_cpu                        ; vga_image_viewer_system ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                                         ; vga_image_viewer_system_nios2_gen2_0_cpu_bht_module             ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                               ; altsyncram                                                      ; work                    ;
;                   |altsyncram_pdj1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_pdj1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                                                 ; vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module         ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                       ; altsyncram                                                      ; work                    ;
;                   |altsyncram_4kl1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_4kl1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                                                   ; vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module          ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                                      ; work                    ;
;                   |altsyncram_3pi1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_3pi1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                                             ; vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module       ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                                      ; work                    ;
;                   |altsyncram_baj1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_baj1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                                                 ; vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module         ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                       ; altsyncram                                                      ; work                    ;
;                   |altsyncram_spj1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_spj1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                                                   ; vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module          ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                                      ; work                    ;
;                   |altsyncram_rgj1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_rgj1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                                ; vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell              ; vga_image_viewer_system ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                             ; altera_mult_add                                                 ; work                    ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                         ; altera_mult_add_37p2                                            ; work                    ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                ; altera_mult_add_rtl                                             ; work                    ;
;                         |ama_multiplier_function:multiplier_block|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                       ; ama_multiplier_function                                         ; work                    ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                             ; altera_mult_add                                                 ; work                    ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                         ; altera_mult_add_37p2                                            ; work                    ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                ; altera_mult_add_rtl                                             ; work                    ;
;                         |ama_multiplier_function:multiplier_block|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                       ; ama_multiplier_function                                         ; work                    ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                             ; altera_mult_add                                                 ; work                    ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                         ; altera_mult_add_37p2                                            ; work                    ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                ; altera_mult_add_rtl                                             ; work                    ;
;                         |ama_multiplier_function:multiplier_block|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                       ; ama_multiplier_function                                         ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|                         ; 127.6 (29.9)         ; 167.9 (30.5)                     ; 41.8 (0.6)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 170 (5)             ; 277 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                ; vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci              ; vga_image_viewer_system ;
;                |vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 36.4 (0.0)           ; 60.4 (0.0)                       ; 25.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                  ; vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; vga_image_viewer_system ;
;                   |sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy|                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                                  ; sld_virtual_jtag_basic                                          ; work                    ;
;                   |vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk| ; 4.2 (3.6)            ; 23.6 (21.9)                      ; 19.4 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; vga_image_viewer_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                     ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                         ; work                    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                     ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                         ; work                    ;
;                   |vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|       ; 30.5 (29.8)          ; 35.5 (34.4)                      ; 6.0 (5.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck        ; vga_image_viewer_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                     ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                         ; work                    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                         ; work                    ;
;                |vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 5.3 (5.3)            ; 5.8 (5.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                        ; vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; vga_image_viewer_system ;
;                |vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break|          ; 0.7 (0.7)            ; 16.7 (16.7)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                          ; vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break        ; vga_image_viewer_system ;
;                |vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug|          ; 4.3 (3.8)            ; 4.8 (4.0)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                          ; vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug        ; vga_image_viewer_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; altera_std_synchronizer                                         ; work                    ;
;                |vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|                ; 50.1 (50.1)          ; 49.7 (49.7)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 81 (81)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                                ; vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem           ; vga_image_viewer_system ;
;                   |vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; vga_image_viewer_system ;
;                      |altsyncram:the_altsyncram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                      ; work                    ;
;                         |altsyncram_qid1:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                                 ; vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                      ; work                    ;
;                   |altsyncram_voi1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_voi1                                                 ; work                    ;
;             |vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                                 ; vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module ; vga_image_viewer_system ;
;                |altsyncram:the_altsyncram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                      ; work                    ;
;                   |altsyncram_voi1:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_voi1                                                 ; work                    ;
;       |vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|                                                                               ; 84.0 (1.0)           ; 85.7 (1.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (1)             ; 3 (0)                     ; 0 (0)         ; 2000000           ; 256   ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; vga_image_viewer_system_onchip_memory2_0                        ; vga_image_viewer_system ;
;          |altsyncram:the_altsyncram|                                                                                                            ; 83.0 (0.0)           ; 84.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 3 (0)                     ; 0 (0)         ; 2000000           ; 256   ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                      ; work                    ;
;             |altsyncram_t3p1:auto_generated|                                                                                                    ; 83.0 (0.8)           ; 84.7 (1.3)                       ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 3 (3)                     ; 0 (0)         ; 2000000           ; 256   ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_t3p1                                                 ; work                    ;
;                |decode_dla:decode3|                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                                                                                                                                                   ; decode_dla                                                      ; work                    ;
;                |mux_ahb:mux2|                                                                                                                   ; 78.2 (78.2)          ; 79.3 (79.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                                                                                                                                                         ; mux_ahb                                                         ; work                    ;
;       |vga_image_viewer_system_pio_0:pio_0|                                                                                                     ; 7.5 (7.5)            ; 11.0 (11.0)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; vga_image_viewer_system_pio_0                                   ; vga_image_viewer_system ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; vga_vclk      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_hsync     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_vsync     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blank     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_sync      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_r[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_g[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_b[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_clk       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key[3]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key[2]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_clk                                                                                                                                                    ;                   ;         ;
; key[3]                                                                                                                                                     ;                   ;         ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq3_nxt~1 ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|read_mux_out[3]~3                                                                    ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|d1_data_in[3]                                                                        ; 0                 ; 0       ;
; key[0]                                                                                                                                                     ;                   ;         ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq3_nxt~0 ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|read_mux_out[0]~0                                                                    ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|d1_data_in[0]                                                                        ; 0                 ; 0       ;
; key[1]                                                                                                                                                     ;                   ;         ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq3_nxt~0 ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|read_mux_out[1]~1                                                                    ; 0                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|d1_data_in[1]~feeder                                                                 ; 0                 ; 0       ;
; key[2]                                                                                                                                                     ;                   ;         ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq3_nxt~0 ; 1                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|read_mux_out[2]~2                                                                    ; 1                 ; 0       ;
;      - vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|d1_data_in[2]                                                                        ; 1                 ; 0       ;
; reset_reset_n                                                                                                                                              ;                   ;         ;
;      - vga_image_viewer_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                    ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location             ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 212     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_AF14             ; 2154    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y2_N33   ; 19      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y2_N8         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y2_N53        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X13_Y2_N44        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X13_Y2_N26        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X12_Y2_N44        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X10_Y2_N8         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X10_Y2_N50        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X11_Y2_N11        ; 21      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                                               ; FF_X11_Y2_N50        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y2_N6   ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y2_N57   ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y2_N27   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X3_Y2_N2          ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X3_Y2_N47         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y2_N24   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y2_N54   ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y2_N0    ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y2_N3    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y2_N39   ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                             ; FF_X2_Y4_N17         ; 67      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                                                                                                                                                ; LABCELL_X4_Y5_N54    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                  ; MLABCELL_X6_Y3_N18   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                                                     ; LABCELL_X4_Y3_N36    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                                                                                                                     ; MLABCELL_X6_Y2_N0    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                                                                                                                    ; MLABCELL_X6_Y2_N39   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                                                                                                                                                                                       ; LABCELL_X4_Y2_N21    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                                                                                                                                                                        ; LABCELL_X4_Y3_N45    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                                                                                                                                                                          ; LABCELL_X2_Y4_N54    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                                                ; LABCELL_X2_Y2_N39    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                                                                                                                              ; LABCELL_X2_Y2_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                                                                                                                                                                              ; LABCELL_X2_Y2_N3     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                                                                ; LABCELL_X4_Y3_N21    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                           ; LABCELL_X4_Y3_N42    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; FF_X2_Y2_N47         ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; FF_X2_Y4_N59         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; FF_X2_Y3_N32         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; FF_X6_Y3_N2          ; 63      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                           ; LABCELL_X2_Y4_N45    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                 ; FF_X2_Y4_N32         ; 48      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X4_Y3_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y8_N21   ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X13_Y9_N14        ; 260     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X13_Y9_N17        ; 337     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|BLANK                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X24_Y23_N8        ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y21_N30  ; 21      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y22_N42 ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|clk25                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X18_Y38_N41       ; 53      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|readdata~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y23_N36  ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32|Q[10]~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y24_N0  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32|Q[19]~2                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y24_N27  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32|Q[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y22_N9   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32|Q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y25_N0   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y12_N39   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y5_N39   ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y5_N30   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y5_N18    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y21_N51  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X17_Y22_N29       ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y22_N0   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N54  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X21_Y24_N17       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                    ; LABCELL_X17_Y21_N57  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                    ; LABCELL_X17_Y22_N36  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y21_N27  ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y25_N27  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y25_N57  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_image_viewer_0_avalon_slave_0_translator|read_latency_shift_reg~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y22_N36  ; 22      ; Latch enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y24_N24  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y25_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y25_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y25_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y25_N0   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y25_N24  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|d_writedata[11]~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y26_N18  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y26_N54  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y28_N21 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y27_N27  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y26_N24  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                 ; FF_X25_Y28_N26       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                        ; FF_X17_Y29_N16       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y29_N9   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_inst_result[13]~0                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y30_N39 ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_inst_result[20]~1                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y30_N15 ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y31_N5        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y28_N44       ; 836     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[12]~2                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y30_N30 ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y28_N6   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y32_N0   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y34_N21  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y29_N9  ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y32_N8        ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y29_N24  ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X21_Y28_N17       ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y33_N45  ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                ; FF_X21_Y31_N17       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_src2[13]~2                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y33_N33  ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y30_N6   ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y33_N30  ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y33_N36  ; 165     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y33_N18  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y33_N21  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                                                                                                   ; FF_X24_Y28_N56       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y31_N41       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq3_nxt~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y29_N18  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y26_N42  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y28_N30 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y28_N57 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y26_N27  ; 6       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N12   ; 1336    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                         ; FF_X17_Y24_N43       ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y25_N39  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y29_N48  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y29_N18  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y30_N6  ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y29_N9   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                       ; FF_X18_Y25_N53       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                                  ; LABCELL_X7_Y5_N36    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X3_Y3_N37         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X10_Y8_N24   ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X1_Y6_N48    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X7_Y8_N57    ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X2_Y3_N17         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~19                    ; LABCELL_X1_Y5_N21    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21                    ; LABCELL_X2_Y5_N54    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15                    ; LABCELL_X4_Y2_N12    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~10                     ; LABCELL_X1_Y5_N51    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~9                      ; LABCELL_X2_Y6_N54    ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                          ; MLABCELL_X6_Y9_N6    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~0                                                                                                                                        ; LABCELL_X4_Y8_N45    ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                                                        ; LABCELL_X2_Y6_N18    ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                     ; LABCELL_X1_Y6_N39    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~7                                                                                                                                                    ; LABCELL_X4_Y7_N51    ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~13                                                                                                                                                    ; MLABCELL_X8_Y8_N27   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                 ; MLABCELL_X6_Y8_N36   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                   ; MLABCELL_X6_Y9_N24   ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2107w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N33  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2124w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N48  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2134w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N39  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2144w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N30  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2154w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N51  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2164w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N6   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2174w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N9   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|decode_dla:decode3|w_anode2184w[3]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y27_N36  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y25_N12  ; 264     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; vga_image_viewer_system:u0|vga_image_viewer_system_pio_0:pio_0|always1~2                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y23_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; clk_clk ; PIN_AF14 ; 2154    ; Global Clock         ; GCLK6            ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 1337    ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|A_mem_stall                       ; 836     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                          ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                         ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                         ; M10K_X5_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                                         ; M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                                         ; M10K_X26_Y28_N0, M10K_X26_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 640     ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 1           ; 0     ; None                                         ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                                         ; M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                         ; M10K_X14_Y28_N0, M10K_X14_Y31_N0, M10K_X14_Y27_N0, M10K_X14_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 15           ; 128          ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 1920    ; 128                         ; 15                          ; 128                         ; 15                          ; 1920                ; 1           ; 0     ; None                                         ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                         ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                         ; M10K_X26_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                         ; M10K_X26_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; vga_image_viewer_system:u0|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_t3p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 62500        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2000000 ; 62500                       ; 32                          ; --                          ; --                          ; 2000000             ; 256         ; 0     ; vga_image_viewer_system_onchip_memory2_0.hex ; M10K_X41_Y49_N0, M10K_X49_Y49_N0, M10K_X41_Y51_N0, M10K_X49_Y52_N0, M10K_X41_Y50_N0, M10K_X41_Y39_N0, M10K_X41_Y53_N0, M10K_X49_Y53_N0, M10K_X26_Y40_N0, M10K_X41_Y37_N0, M10K_X41_Y35_N0, M10K_X49_Y38_N0, M10K_X26_Y36_N0, M10K_X26_Y35_N0, M10K_X38_Y33_N0, M10K_X38_Y38_N0, M10K_X38_Y29_N0, M10K_X38_Y26_N0, M10K_X41_Y27_N0, M10K_X38_Y28_N0, M10K_X38_Y31_N0, M10K_X38_Y30_N0, M10K_X38_Y25_N0, M10K_X41_Y30_N0, M10K_X38_Y14_N0, M10K_X41_Y12_N0, M10K_X38_Y12_N0, M10K_X58_Y18_N0, M10K_X49_Y14_N0, M10K_X58_Y12_N0, M10K_X49_Y13_N0, M10K_X58_Y14_N0, M10K_X5_Y49_N0, M10K_X5_Y53_N0, M10K_X38_Y56_N0, M10K_X26_Y55_N0, M10K_X41_Y55_N0, M10K_X26_Y56_N0, M10K_X14_Y53_N0, M10K_X26_Y57_N0, M10K_X58_Y32_N0, M10K_X26_Y34_N0, M10K_X26_Y31_N0, M10K_X41_Y33_N0, M10K_X49_Y33_N0, M10K_X58_Y24_N0, M10K_X49_Y32_N0, M10K_X49_Y31_N0, M10K_X26_Y26_N0, M10K_X58_Y11_N0, M10K_X14_Y24_N0, M10K_X49_Y12_N0, M10K_X41_Y13_N0, M10K_X58_Y13_N0, M10K_X38_Y19_N0, M10K_X41_Y11_N0, M10K_X41_Y18_N0, M10K_X41_Y15_N0, M10K_X49_Y11_N0, M10K_X49_Y10_N0, M10K_X41_Y14_N0, M10K_X38_Y11_N0, M10K_X38_Y13_N0, M10K_X41_Y10_N0, M10K_X14_Y49_N0, M10K_X26_Y54_N0, M10K_X38_Y54_N0, M10K_X14_Y50_N0, M10K_X26_Y53_N0, M10K_X14_Y52_N0, M10K_X26_Y52_N0, M10K_X14_Y51_N0, M10K_X26_Y25_N0, M10K_X58_Y25_N0, M10K_X41_Y28_N0, M10K_X49_Y28_N0, M10K_X38_Y27_N0, M10K_X58_Y27_N0, M10K_X41_Y29_N0, M10K_X58_Y28_N0, M10K_X58_Y30_N0, M10K_X41_Y24_N0, M10K_X58_Y34_N0, M10K_X38_Y34_N0, M10K_X58_Y26_N0, M10K_X41_Y34_N0, M10K_X49_Y34_N0, M10K_X49_Y24_N0, M10K_X41_Y40_N0, M10K_X41_Y48_N0, M10K_X41_Y56_N0, M10K_X14_Y57_N0, M10K_X41_Y54_N0, M10K_X49_Y56_N0, M10K_X38_Y52_N0, M10K_X38_Y57_N0, M10K_X14_Y46_N0, M10K_X14_Y45_N0, M10K_X26_Y41_N0, M10K_X26_Y43_N0, M10K_X14_Y44_N0, M10K_X14_Y40_N0, M10K_X14_Y42_N0, M10K_X14_Y43_N0, M10K_X38_Y32_N0, M10K_X58_Y31_N0, M10K_X58_Y29_N0, M10K_X49_Y30_N0, M10K_X41_Y25_N0, M10K_X49_Y26_N0, M10K_X49_Y27_N0, M10K_X41_Y26_N0, M10K_X38_Y17_N0, M10K_X26_Y11_N0, M10K_X38_Y10_N0, M10K_X38_Y9_N0, M10K_X26_Y16_N0, M10K_X26_Y17_N0, M10K_X26_Y18_N0, M10K_X26_Y10_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X49_Y15_N0, M10K_X49_Y18_N0, M10K_X58_Y16_N0, M10K_X58_Y15_N0, M10K_X58_Y17_N0, M10K_X58_Y21_N0, M10K_X26_Y45_N0, M10K_X41_Y45_N0, M10K_X38_Y45_N0, M10K_X26_Y46_N0, M10K_X38_Y49_N0, M10K_X38_Y48_N0, M10K_X41_Y44_N0, M10K_X26_Y44_N0, M10K_X26_Y23_N0, M10K_X38_Y15_N0, M10K_X38_Y16_N0, M10K_X58_Y23_N0, M10K_X49_Y25_N0, M10K_X14_Y25_N0, M10K_X58_Y22_N0, M10K_X14_Y15_N0, M10K_X26_Y22_N0, M10K_X14_Y14_N0, M10K_X26_Y9_N0, M10K_X38_Y8_N0, M10K_X26_Y20_N0, M10K_X38_Y20_N0, M10K_X26_Y15_N0, M10K_X26_Y14_N0, M10K_X14_Y47_N0, M10K_X38_Y43_N0, M10K_X26_Y47_N0, M10K_X38_Y47_N0, M10K_X14_Y39_N0, M10K_X5_Y44_N0, M10K_X5_Y41_N0, M10K_X49_Y45_N0, M10K_X41_Y46_N0, M10K_X38_Y44_N0, M10K_X38_Y46_N0, M10K_X38_Y40_N0, M10K_X49_Y44_N0, M10K_X41_Y47_N0, M10K_X49_Y43_N0, M10K_X49_Y46_N0, M10K_X41_Y36_N0, M10K_X49_Y36_N0, M10K_X49_Y35_N0, M10K_X49_Y29_N0, M10K_X41_Y32_N0, M10K_X58_Y36_N0, M10K_X38_Y35_N0, M10K_X41_Y31_N0, M10K_X49_Y21_N0, M10K_X41_Y23_N0, M10K_X41_Y22_N0, M10K_X38_Y24_N0, M10K_X41_Y21_N0, M10K_X38_Y22_N0, M10K_X38_Y21_N0, M10K_X49_Y22_N0, M10K_X49_Y16_N0, M10K_X41_Y19_N0, M10K_X41_Y16_N0, M10K_X58_Y19_N0, M10K_X41_Y20_N0, M10K_X49_Y17_N0, M10K_X41_Y17_N0, M10K_X49_Y19_N0, M10K_X38_Y42_N0, M10K_X26_Y49_N0, M10K_X38_Y50_N0, M10K_X14_Y38_N0, M10K_X26_Y38_N0, M10K_X14_Y41_N0, M10K_X26_Y42_N0, M10K_X14_Y48_N0, M10K_X26_Y24_N0, M10K_X26_Y12_N0, M10K_X14_Y20_N0, M10K_X14_Y23_N0, M10K_X14_Y12_N0, M10K_X14_Y11_N0, M10K_X26_Y13_N0, M10K_X14_Y10_N0, M10K_X14_Y36_N0, M10K_X14_Y35_N0, M10K_X5_Y35_N0, M10K_X14_Y32_N0, M10K_X5_Y34_N0, M10K_X14_Y26_N0, M10K_X5_Y32_N0, M10K_X5_Y33_N0, M10K_X26_Y48_N0, M10K_X5_Y52_N0, M10K_X5_Y46_N0, M10K_X26_Y50_N0, M10K_X14_Y55_N0, M10K_X14_Y56_N0, M10K_X5_Y47_N0, M10K_X5_Y45_N0, M10K_X49_Y48_N0, M10K_X49_Y54_N0, M10K_X38_Y53_N0, M10K_X38_Y51_N0, M10K_X38_Y55_N0, M10K_X49_Y51_N0, M10K_X26_Y51_N0, M10K_X49_Y55_N0, M10K_X41_Y42_N0, M10K_X14_Y37_N0, M10K_X38_Y36_N0, M10K_X41_Y43_N0, M10K_X5_Y38_N0, M10K_X5_Y43_N0, M10K_X5_Y42_N0, M10K_X5_Y39_N0, M10K_X14_Y22_N0, M10K_X14_Y19_N0, M10K_X26_Y21_N0, M10K_X26_Y19_N0, M10K_X38_Y23_N0, M10K_X14_Y21_N0, M10K_X38_Y18_N0, M10K_X14_Y17_N0, M10K_X38_Y41_N0, M10K_X49_Y40_N0, M10K_X38_Y37_N0, M10K_X49_Y39_N0, M10K_X26_Y39_N0, M10K_X26_Y37_N0, M10K_X49_Y41_N0, M10K_X41_Y41_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y33_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 10,572 / 289,320 ( 4 % ) ;
; C12 interconnects                           ; 310 / 13,420 ( 2 % )     ;
; C2 interconnects                            ; 3,374 / 119,108 ( 3 % )  ;
; C4 interconnects                            ; 2,588 / 56,300 ( 5 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 487 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 1 / 16 ( 6 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 1,149 / 84,580 ( 1 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 249 / 12,676 ( 2 % )     ;
; R14/C12 interconnect drivers                ; 426 / 20,720 ( 2 % )     ;
; R3 interconnects                            ; 4,061 / 130,992 ( 3 % )  ;
; R6 interconnects                            ; 6,890 / 266,960 ( 3 % )  ;
; Spine clocks                                ; 8 / 360 ( 2 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 34           ; 0            ; 34           ; 0            ; 0            ; 39        ; 34           ; 0            ; 39        ; 39        ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 39           ; 5            ; 39           ; 39           ; 0         ; 5            ; 39           ; 0         ; 0         ; 39           ; 10           ; 39           ; 39           ; 39           ; 39           ; 10           ; 39           ; 39           ; 39           ; 39           ; 10           ; 39           ; 39           ; 39           ; 39           ; 39           ; 39           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; vga_vclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_hsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_blank           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_sync            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_g[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_b[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 232.3             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 19.4              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 1.426             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 1.396             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                                                                  ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 1.339             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 1.159             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                                                                 ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                 ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                                                 ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                 ; 1.034             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.031             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.031             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.031             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; 1.018             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; 1.004             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                   ; 1.002             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 1.002             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                                                          ; 0.991             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                          ; 0.984             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; 0.982             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 0.974             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                          ; 0.972             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                                                          ; 0.969             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.968             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                          ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; 0.967             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                   ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 0.955             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.954             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; 0.952             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; 0.951             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.947             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                                          ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; 0.944             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.936             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; 0.932             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; 0.932             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.926             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; 0.921             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; 0.917             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; 0.917             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; 0.917             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.915             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; 0.915             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; 0.911             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; 0.911             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                                           ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.908             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.908             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.908             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; 0.901             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; 0.900             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ; 0.898             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; 0.896             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; 0.896             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; 0.895             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; 0.894             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                                 ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; 0.886             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                                   ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                                                                                             ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                                          ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ; 0.884             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                                                                          ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; 0.882             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; 0.882             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; 0.881             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; 0.881             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; 0.861             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                 ; 0.860             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                 ; 0.860             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                                 ; 0.853             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                    ; 0.843             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                    ; 0.843             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.821             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ; 0.820             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                            ; 0.809             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; 0.790             ;
; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; 0.787             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; 0.778             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "nios_with_vga_controller"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 2445 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Warning (335093): The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'vga_image_viewer_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|reg32:pm_reg32|Q[0] is being clocked by clk_clk
Warning (332060): Node: vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rst1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|local_to_pixel_reg_s[8] is being clocked by vga_image_viewer_system:u0|vga_image_viewer_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic|rst1
Warning (332060): Node: vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|clk25 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|hPos[6] is being clocked by vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0|VGA_sync:pm_VGA_sync|clk25
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:14
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:52
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 3.55 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Info (144001): Generated suppressed messages file E:/School/minor_ES/CSC10/nios_vga_controller/output_files/nios_with_vga_controller.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6845 megabytes
    Info: Processing ended: Sun Jan 22 17:27:52 2023
    Info: Elapsed time: 00:03:04
    Info: Total CPU time (on all processors): 00:03:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/School/minor_ES/CSC10/nios_vga_controller/output_files/nios_with_vga_controller.fit.smsg.


