

================================================================
== Vivado HLS Report for 'abs_algorithmic'
================================================================
* Date:           Fri Apr  9 20:37:49 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LabA-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.915 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     31|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_return              |     +    |      0|  0|  15|           8|           8|
    |xor_ln816_1_fu_74_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_2_fu_88_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_3_fu_102_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_4_fu_116_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_5_fu_130_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_6_fu_144_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_7_fu_158_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln816_fu_60_p2     |    xor   |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  31|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs | abs_algorithmic | return value |
|ap_done    | out |    1| ap_ctrl_hs | abs_algorithmic | return value |
|ap_idle    | out |    1| ap_ctrl_hs | abs_algorithmic | return value |
|ap_ready   | out |    1| ap_ctrl_hs | abs_algorithmic | return value |
|ap_return  | out |    8| ap_ctrl_hs | abs_algorithmic | return value |
|din_V      |  in |    8|   ap_none  |      din_V      |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

