17:43:37 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
17:43:44 INFO  : Registering command handlers for Vitis TCF services
17:43:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
17:43:44 INFO  : Platform repository initialization has completed.
17:43:47 INFO  : XSCT server has started successfully.
17:43:47 INFO  : Successfully done setting XSCT server connection channel  
17:43:48 INFO  : plnx-install-location is set to ''
17:43:48 INFO  : Successfully done setting workspace for the tool. 
17:43:48 INFO  : Successfully done query RDI_DATADIR 
17:44:28 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:44:28 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:44:29 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:44:30 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:44:42 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:45:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:45:26 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:45:27 INFO  : Checking for BSP changes to sync application flags for project 'app'...
17:45:39 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
17:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:42 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
17:45:42 INFO  : 'jtag frequency' command is executed.
17:45:42 INFO  : Context for 'APU' is selected.
17:45:42 INFO  : System reset is completed.
17:45:45 INFO  : 'after 3000' command is executed.
17:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
17:45:48 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
17:45:48 INFO  : Context for 'APU' is selected.
17:45:48 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:48 INFO  : Context for 'APU' is selected.
17:45:48 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
17:45:48 INFO  : 'ps7_init' command is executed.
17:45:48 INFO  : 'ps7_post_config' command is executed.
17:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:49 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:49 INFO  : 'con' command is executed.
17:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:49 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:07:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:07:04 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:07:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:07:18 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:08:05 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:08:05 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:08:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:08:36 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
18:08:38 INFO  : Disconnected from the channel tcfchan#2.
18:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:08:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:54 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:08:54 INFO  : 'jtag frequency' command is executed.
18:08:54 INFO  : Context for 'APU' is selected.
18:08:54 INFO  : System reset is completed.
18:08:57 INFO  : 'after 3000' command is executed.
18:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:08:59 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:08:59 INFO  : Context for 'APU' is selected.
18:08:59 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:59 INFO  : Context for 'APU' is selected.
18:08:59 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:09:00 INFO  : 'ps7_init' command is executed.
18:09:00 INFO  : 'ps7_post_config' command is executed.
18:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:00 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:00 INFO  : 'con' command is executed.
18:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:00 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:10:21 INFO  : Disconnected from the channel tcfchan#4.
18:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:21 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:10:21 INFO  : 'jtag frequency' command is executed.
18:10:21 INFO  : Context for 'APU' is selected.
18:10:21 INFO  : System reset is completed.
18:10:24 INFO  : 'after 3000' command is executed.
18:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:10:27 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:10:27 INFO  : Context for 'APU' is selected.
18:10:27 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:27 INFO  : Context for 'APU' is selected.
18:10:27 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:10:27 INFO  : 'ps7_init' command is executed.
18:10:27 INFO  : 'ps7_post_config' command is executed.
18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : 'con' command is executed.
18:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:27 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:10:32 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:10:54 INFO  : Disconnected from the channel tcfchan#5.
18:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:54 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:10:54 INFO  : 'jtag frequency' command is executed.
18:10:54 INFO  : Context for 'APU' is selected.
18:10:54 INFO  : System reset is completed.
18:10:57 INFO  : 'after 3000' command is executed.
18:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:11:00 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:11:00 INFO  : Context for 'APU' is selected.
18:11:00 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:00 INFO  : Context for 'APU' is selected.
18:11:00 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:11:00 INFO  : 'ps7_init' command is executed.
18:11:00 INFO  : 'ps7_post_config' command is executed.
18:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:00 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:01 INFO  : 'con' command is executed.
18:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:01 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:12:01 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:12:13 INFO  : Disconnected from the channel tcfchan#7.
18:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:13 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:12:13 INFO  : 'jtag frequency' command is executed.
18:12:13 INFO  : Context for 'APU' is selected.
18:12:13 INFO  : System reset is completed.
18:12:17 INFO  : 'after 3000' command is executed.
18:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:12:19 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:12:19 INFO  : Context for 'APU' is selected.
18:12:19 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:19 INFO  : Context for 'APU' is selected.
18:12:19 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:12:19 INFO  : 'ps7_init' command is executed.
18:12:19 INFO  : 'ps7_post_config' command is executed.
18:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:19 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:20 INFO  : 'con' command is executed.
18:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:20 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:37:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:37:33 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:37:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:37:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:40:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:40:33 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:40:34 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:41:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:41:12 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
18:41:14 INFO  : Disconnected from the channel tcfchan#9.
18:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:41:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:29 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:41:29 INFO  : 'jtag frequency' command is executed.
18:41:29 INFO  : Context for 'APU' is selected.
18:41:29 INFO  : System reset is completed.
18:41:32 INFO  : 'after 3000' command is executed.
18:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:41:34 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:41:34 INFO  : Context for 'APU' is selected.
18:41:35 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:35 INFO  : Context for 'APU' is selected.
18:41:35 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:41:35 INFO  : 'ps7_init' command is executed.
18:41:35 INFO  : 'ps7_post_config' command is executed.
18:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:35 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:35 INFO  : 'con' command is executed.
18:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:35 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:41:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:42:12 INFO  : Disconnected from the channel tcfchan#11.
18:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:12 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:42:12 INFO  : 'jtag frequency' command is executed.
18:42:13 INFO  : Context for 'APU' is selected.
18:42:13 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 6
18:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:42:13 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 6
18:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:18 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:42:18 INFO  : 'jtag frequency' command is executed.
18:42:18 INFO  : Context for 'APU' is selected.
18:42:19 INFO  : System reset is completed.
18:42:22 INFO  : 'after 3000' command is executed.
18:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:42:24 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:42:24 INFO  : Context for 'APU' is selected.
18:42:24 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:24 INFO  : Context for 'APU' is selected.
18:42:24 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:42:24 INFO  : 'ps7_init' command is executed.
18:42:24 INFO  : 'ps7_post_config' command is executed.
18:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:25 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:25 INFO  : 'con' command is executed.
18:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:25 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:59:41 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:59:55 INFO  : Disconnected from the channel tcfchan#13.
18:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:56 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:59:56 INFO  : 'jtag frequency' command is executed.
18:59:56 INFO  : Context for 'APU' is selected.
18:59:56 INFO  : System reset is completed.
18:59:59 INFO  : 'after 3000' command is executed.
18:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:00:01 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:00:01 INFO  : Context for 'APU' is selected.
19:00:01 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:01 INFO  : Context for 'APU' is selected.
19:00:01 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:00:02 INFO  : 'ps7_init' command is executed.
19:00:02 INFO  : 'ps7_post_config' command is executed.
19:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:02 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:02 INFO  : 'con' command is executed.
19:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:02 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:00:34 INFO  : Checking for BSP changes to sync application flags for project 'app'...
19:00:49 INFO  : Disconnected from the channel tcfchan#15.
19:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:49 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:00:49 INFO  : 'jtag frequency' command is executed.
19:00:49 INFO  : Context for 'APU' is selected.
19:00:49 INFO  : System reset is completed.
19:00:52 INFO  : 'after 3000' command is executed.
19:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:00:54 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:00:54 INFO  : Context for 'APU' is selected.
19:00:54 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:55 INFO  : Context for 'APU' is selected.
19:00:55 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:00:55 INFO  : 'ps7_init' command is executed.
19:00:55 INFO  : 'ps7_post_config' command is executed.
19:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:55 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:55 INFO  : 'con' command is executed.
19:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:55 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:04:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:04:04 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:04:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:04:18 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:05:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:05:07 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:05:08 INFO  : Checking for BSP changes to sync application flags for project 'app'...
19:05:25 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
19:05:26 INFO  : Disconnected from the channel tcfchan#17.
19:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:05:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:45 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:05:45 INFO  : 'jtag frequency' command is executed.
19:05:45 INFO  : Context for 'APU' is selected.
19:05:45 INFO  : System reset is completed.
19:05:48 INFO  : 'after 3000' command is executed.
19:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:05:51 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:05:51 INFO  : Context for 'APU' is selected.
19:05:51 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:51 INFO  : Context for 'APU' is selected.
19:05:51 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:05:51 INFO  : 'ps7_init' command is executed.
19:05:51 INFO  : 'ps7_post_config' command is executed.
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : 'con' command is executed.
19:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:51 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:06:24 INFO  : Disconnected from the channel tcfchan#19.
23:13:40 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
23:13:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
23:13:49 INFO  : XSCT server has started successfully.
23:13:49 INFO  : Successfully done setting XSCT server connection channel  
23:13:49 INFO  : plnx-install-location is set to ''
23:13:49 INFO  : Successfully done setting workspace for the tool. 
23:14:09 INFO  : Platform repository initialization has completed.
23:14:51 INFO  : Registering command handlers for Vitis TCF services
23:14:53 INFO  : Successfully done query RDI_DATADIR 
23:28:05 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:30:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:30:03 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:30:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:30:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:30:20 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:31:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:31:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:31:12 INFO  : Checking for BSP changes to sync application flags for project 'app'...
23:31:28 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
23:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:31 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:31:31 INFO  : 'jtag frequency' command is executed.
23:31:31 INFO  : Context for 'APU' is selected.
23:31:31 INFO  : System reset is completed.
23:31:34 INFO  : 'after 3000' command is executed.
23:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:31:36 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:31:37 INFO  : Context for 'APU' is selected.
23:31:37 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:37 INFO  : Context for 'APU' is selected.
23:31:37 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:31:37 INFO  : 'ps7_init' command is executed.
23:31:37 INFO  : 'ps7_post_config' command is executed.
23:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:37 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:37 INFO  : 'con' command is executed.
23:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:31:37 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:31:59 INFO  : Disconnected from the channel tcfchan#2.
23:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:59 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:31:59 INFO  : 'jtag frequency' command is executed.
23:31:59 INFO  : Context for 'APU' is selected.
23:32:00 INFO  : System reset is completed.
23:32:03 INFO  : 'after 3000' command is executed.
23:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:32:05 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:32:05 INFO  : Context for 'APU' is selected.
23:32:05 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:05 INFO  : Context for 'APU' is selected.
23:32:05 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:32:05 INFO  : 'ps7_init' command is executed.
23:32:05 INFO  : 'ps7_post_config' command is executed.
23:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:06 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:06 INFO  : 'con' command is executed.
23:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:06 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:32:33 INFO  : Checking for BSP changes to sync application flags for project 'app'...
23:32:47 INFO  : Disconnected from the channel tcfchan#3.
23:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:47 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:32:47 INFO  : 'jtag frequency' command is executed.
23:32:47 INFO  : Context for 'APU' is selected.
23:32:48 INFO  : System reset is completed.
23:32:51 INFO  : 'after 3000' command is executed.
23:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:32:53 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:32:53 INFO  : Context for 'APU' is selected.
23:32:53 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:53 INFO  : Context for 'APU' is selected.
23:32:53 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:32:53 INFO  : 'ps7_init' command is executed.
23:32:53 INFO  : 'ps7_post_config' command is executed.
23:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:54 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:54 INFO  : 'con' command is executed.
23:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:54 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:33:52 INFO  : Disconnected from the channel tcfchan#5.
23:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:52 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:33:52 INFO  : 'jtag frequency' command is executed.
23:33:52 INFO  : Context for 'APU' is selected.
23:33:52 INFO  : System reset is completed.
23:33:55 INFO  : 'after 3000' command is executed.
23:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:33:58 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:33:58 INFO  : Context for 'APU' is selected.
23:33:58 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:58 INFO  : Context for 'APU' is selected.
23:33:58 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:33:58 INFO  : 'ps7_init' command is executed.
23:33:58 INFO  : 'ps7_post_config' command is executed.
23:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:58 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:58 INFO  : 'con' command is executed.
23:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:58 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:43:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:43:41 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:43:43 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:43:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:44:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:44:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:44:38 INFO  : Checking for BSP changes to sync application flags for project 'app'...
23:45:32 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
23:45:33 INFO  : Disconnected from the channel tcfchan#6.
23:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:45:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:48 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:45:48 INFO  : 'jtag frequency' command is executed.
23:45:48 INFO  : Context for 'APU' is selected.
23:45:48 INFO  : System reset is completed.
23:45:51 INFO  : 'after 3000' command is executed.
23:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:45:54 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:45:54 INFO  : 'ps7_init' command is executed.
23:45:54 INFO  : 'ps7_post_config' command is executed.
23:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:55 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:55 INFO  : 'con' command is executed.
23:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:55 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:46:48 INFO  : Checking for BSP changes to sync application flags for project 'app'...
23:47:01 INFO  : Disconnected from the channel tcfchan#8.
23:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:02 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:47:02 INFO  : 'jtag frequency' command is executed.
23:47:02 INFO  : Context for 'APU' is selected.
23:47:02 INFO  : System reset is completed.
23:47:05 INFO  : 'after 3000' command is executed.
23:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:47:07 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:47:07 INFO  : Context for 'APU' is selected.
23:47:07 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:07 INFO  : Context for 'APU' is selected.
23:47:07 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:47:08 INFO  : 'ps7_init' command is executed.
23:47:08 INFO  : 'ps7_post_config' command is executed.
23:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:08 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:08 INFO  : 'con' command is executed.
23:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:08 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
23:56:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:56:15 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:56:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:56:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:57:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:57:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:57:56 INFO  : Checking for BSP changes to sync application flags for project 'app'...
23:58:51 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
23:58:52 INFO  : Disconnected from the channel tcfchan#10.
23:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:59:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:07 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
23:59:07 INFO  : 'jtag frequency' command is executed.
23:59:07 INFO  : Context for 'APU' is selected.
23:59:08 INFO  : System reset is completed.
23:59:11 INFO  : 'after 3000' command is executed.
23:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
23:59:13 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
23:59:13 INFO  : Context for 'APU' is selected.
23:59:13 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:13 INFO  : Context for 'APU' is selected.
23:59:13 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
23:59:13 INFO  : 'ps7_init' command is executed.
23:59:13 INFO  : 'ps7_post_config' command is executed.
23:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:13 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:14 INFO  : 'con' command is executed.
23:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:14 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:12:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:12:13 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:12:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:12:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:13:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:13:19 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:13:20 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:13:48 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:14:42 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:14:49 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:15:00 INFO  : Disconnected from the channel tcfchan#12.
00:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:15:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:15 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:15:15 INFO  : 'jtag frequency' command is executed.
00:15:15 INFO  : Context for 'APU' is selected.
00:15:15 INFO  : System reset is completed.
00:15:18 INFO  : 'after 3000' command is executed.
00:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:15:21 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:15:21 INFO  : Context for 'APU' is selected.
00:15:21 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:21 INFO  : Context for 'APU' is selected.
00:15:21 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:15:21 INFO  : 'ps7_init' command is executed.
00:15:21 INFO  : 'ps7_post_config' command is executed.
00:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:21 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:21 INFO  : 'con' command is executed.
00:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:21 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:27:22 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:27:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:27:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:27:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:28:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:28:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:28:35 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:28:49 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:28:51 INFO  : Disconnected from the channel tcfchan#14.
00:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:29:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:06 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:29:06 INFO  : 'jtag frequency' command is executed.
00:29:06 INFO  : Context for 'APU' is selected.
00:29:06 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 6
00:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

00:29:06 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 6
00:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:12 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:29:12 INFO  : 'jtag frequency' command is executed.
00:29:12 INFO  : Context for 'APU' is selected.
00:29:12 INFO  : System reset is completed.
00:29:15 INFO  : 'after 3000' command is executed.
00:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:29:18 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:29:18 INFO  : Context for 'APU' is selected.
00:29:18 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:18 INFO  : Context for 'APU' is selected.
00:29:18 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:29:18 INFO  : 'ps7_init' command is executed.
00:29:18 INFO  : 'ps7_post_config' command is executed.
00:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:18 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:18 INFO  : 'con' command is executed.
00:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:29:18 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:40:17 ERROR : An unexpected exception occurred in the module 'reading platform'
00:41:32 ERROR : Failed to create platform for application project
Reason: Failed to create platform.
00:41:33 INFO  : Platform creation cancelled by the user.
00:42:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:42:21 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:42:22 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:42:33 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:43:09 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:43:09 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:43:10 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:43:41 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:43:42 INFO  : Disconnected from the channel tcfchan#16.
00:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:43 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:43:43 INFO  : 'jtag frequency' command is executed.
00:43:43 INFO  : Context for 'APU' is selected.
00:43:44 INFO  : System reset is completed.
00:43:47 INFO  : 'after 3000' command is executed.
00:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:43:49 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:43:49 INFO  : Context for 'APU' is selected.
00:43:49 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:49 INFO  : Context for 'APU' is selected.
00:43:49 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:43:49 INFO  : 'ps7_init' command is executed.
00:43:49 INFO  : 'ps7_post_config' command is executed.
00:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:49 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:50 INFO  : 'con' command is executed.
00:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:50 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:00:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:00:18 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:00:20 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:00:30 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:01:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:01:10 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:01:11 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:01:31 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:01:32 INFO  : Disconnected from the channel tcfchan#18.
01:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:01:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:06 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:02:06 INFO  : 'jtag frequency' command is executed.
01:02:06 INFO  : Context for 'APU' is selected.
01:02:06 INFO  : System reset is completed.
01:02:09 INFO  : 'after 3000' command is executed.
01:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:02:12 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:02:12 INFO  : Context for 'APU' is selected.
01:02:12 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:12 INFO  : Context for 'APU' is selected.
01:02:12 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:02:12 INFO  : 'ps7_init' command is executed.
01:02:12 INFO  : 'ps7_post_config' command is executed.
01:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:12 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:12 INFO  : 'con' command is executed.
01:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:02:12 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:14:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:14:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:14:04 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:14:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:14:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:14:45 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:14:46 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:14:52 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:14:53 INFO  : Disconnected from the channel tcfchan#20.
01:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:15:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:10 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:15:10 INFO  : 'jtag frequency' command is executed.
01:15:10 INFO  : Context for 'APU' is selected.
01:15:10 INFO  : System reset is completed.
01:15:13 INFO  : 'after 3000' command is executed.
01:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:15:16 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:15:16 INFO  : Context for 'APU' is selected.
01:15:16 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:16 INFO  : Context for 'APU' is selected.
01:15:16 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:15:16 INFO  : 'ps7_init' command is executed.
01:15:16 INFO  : 'ps7_post_config' command is executed.
01:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:16 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:17 INFO  : 'con' command is executed.
01:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:15:17 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:35:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:35:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:35:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:35:49 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:36:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:36:33 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:36:34 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:36:56 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:36:57 INFO  : Disconnected from the channel tcfchan#22.
01:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:37:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:12 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:37:12 INFO  : 'jtag frequency' command is executed.
01:37:12 INFO  : Context for 'APU' is selected.
01:37:12 INFO  : System reset is completed.
01:37:15 INFO  : 'after 3000' command is executed.
01:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:37:18 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:37:18 INFO  : Context for 'APU' is selected.
01:37:18 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:18 INFO  : Context for 'APU' is selected.
01:37:18 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:37:18 INFO  : 'ps7_init' command is executed.
01:37:18 INFO  : 'ps7_post_config' command is executed.
01:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:18 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:18 INFO  : 'con' command is executed.
01:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:37:18 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
03:00:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:00:34 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
03:00:36 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:00:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:01:51 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:01:51 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
03:01:52 INFO  : Checking for BSP changes to sync application flags for project 'app'...
03:02:07 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
03:02:08 INFO  : Disconnected from the channel tcfchan#24.
03:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:09 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
03:02:09 INFO  : 'jtag frequency' command is executed.
03:02:09 INFO  : Context for 'APU' is selected.
03:02:09 INFO  : System reset is completed.
03:02:12 INFO  : 'after 3000' command is executed.
03:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
03:02:15 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
03:02:15 INFO  : Context for 'APU' is selected.
03:02:15 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:15 INFO  : Context for 'APU' is selected.
03:02:15 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
03:02:15 INFO  : 'ps7_init' command is executed.
03:02:15 INFO  : 'ps7_post_config' command is executed.
03:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:15 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:15 INFO  : 'con' command is executed.
03:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:02:15 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
03:10:04 INFO  : Checking for BSP changes to sync application flags for project 'app'...
03:10:27 INFO  : Checking for BSP changes to sync application flags for project 'app'...
03:10:40 INFO  : Disconnected from the channel tcfchan#26.
03:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:41 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
03:10:41 INFO  : 'jtag frequency' command is executed.
03:10:41 INFO  : Context for 'APU' is selected.
03:10:41 INFO  : System reset is completed.
03:10:44 INFO  : 'after 3000' command is executed.
03:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
03:10:46 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
03:10:46 INFO  : Context for 'APU' is selected.
03:10:46 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:10:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:46 INFO  : Context for 'APU' is selected.
03:10:46 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
03:10:47 INFO  : 'ps7_init' command is executed.
03:10:47 INFO  : 'ps7_post_config' command is executed.
03:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:47 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:47 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:47 INFO  : 'con' command is executed.
03:10:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:10:47 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:18:56 ERROR : An unexpected exception occurred in the module 'reading platform'
10:18:56 ERROR : An unexpected exception occurred in the module 'platform project logging'
10:19:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:19:36 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:19:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:19:48 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:20:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:20:23 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:20:24 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:20:33 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
10:20:34 INFO  : Disconnected from the channel tcfchan#29.
10:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:36 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:20:36 INFO  : 'jtag frequency' command is executed.
10:20:36 INFO  : Context for 'APU' is selected.
10:20:36 INFO  : System reset is completed.
10:20:39 INFO  : 'after 3000' command is executed.
10:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:20:41 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:20:41 INFO  : Context for 'APU' is selected.
10:20:42 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:42 INFO  : Context for 'APU' is selected.
10:20:42 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:20:42 INFO  : 'ps7_init' command is executed.
10:20:42 INFO  : 'ps7_post_config' command is executed.
10:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:42 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:42 INFO  : 'con' command is executed.
10:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:42 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:23:33 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:23:48 INFO  : Disconnected from the channel tcfchan#31.
10:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:49 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:23:49 INFO  : 'jtag frequency' command is executed.
10:23:49 INFO  : Context for 'APU' is selected.
10:23:49 INFO  : System reset is completed.
10:23:52 INFO  : 'after 3000' command is executed.
10:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:23:54 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:23:54 INFO  : Context for 'APU' is selected.
10:23:54 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:54 INFO  : Context for 'APU' is selected.
10:23:54 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:23:54 INFO  : 'ps7_init' command is executed.
10:23:54 INFO  : 'ps7_post_config' command is executed.
10:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:55 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:55 INFO  : 'con' command is executed.
10:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:23:55 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
11:58:13 INFO  : Disconnected from the channel tcfchan#33.
11:59:04 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
11:59:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
11:59:08 INFO  : XSCT server has started successfully.
11:59:08 INFO  : plnx-install-location is set to ''
11:59:08 INFO  : Successfully done setting XSCT server connection channel  
11:59:08 INFO  : Successfully done setting workspace for the tool. 
11:59:30 INFO  : Registering command handlers for Vitis TCF services
11:59:30 INFO  : Platform repository initialization has completed.
11:59:31 INFO  : Successfully done query RDI_DATADIR 
12:01:09 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:01:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:05 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:02:05 INFO  : 'jtag frequency' command is executed.
12:02:05 INFO  : Context for 'APU' is selected.
12:02:05 INFO  : System reset is completed.
12:02:08 INFO  : 'after 3000' command is executed.
12:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:02:10 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:02:10 INFO  : Context for 'APU' is selected.
12:02:10 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:10 INFO  : Context for 'APU' is selected.
12:02:10 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:02:11 INFO  : 'ps7_init' command is executed.
12:02:11 INFO  : 'ps7_post_config' command is executed.
12:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:11 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:11 INFO  : 'con' command is executed.
12:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:11 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
12:02:35 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:02:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:02:49 INFO  : Disconnected from the channel tcfchan#2.
12:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:49 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:02:49 INFO  : 'jtag frequency' command is executed.
12:02:49 INFO  : Context for 'APU' is selected.
12:02:49 INFO  : System reset is completed.
12:02:52 INFO  : 'after 3000' command is executed.
12:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:02:55 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:02:55 INFO  : Context for 'APU' is selected.
12:02:58 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:58 INFO  : Context for 'APU' is selected.
12:02:58 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:02:58 INFO  : 'ps7_init' command is executed.
12:02:58 INFO  : 'ps7_post_config' command is executed.
12:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:58 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:58 INFO  : 'con' command is executed.
12:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:58 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
12:11:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:12:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:12:13 INFO  : Disconnected from the channel tcfchan#4.
12:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:14 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:12:14 INFO  : 'jtag frequency' command is executed.
12:12:14 INFO  : Context for 'APU' is selected.
12:12:14 INFO  : System reset is completed.
12:12:17 INFO  : 'after 3000' command is executed.
12:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:12:20 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:12:20 INFO  : Context for 'APU' is selected.
12:12:22 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:22 INFO  : Context for 'APU' is selected.
12:12:22 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:12:22 INFO  : 'ps7_init' command is executed.
12:12:22 INFO  : 'ps7_post_config' command is executed.
12:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:23 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:23 INFO  : 'con' command is executed.
12:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:23 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
12:19:34 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:19:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:19:44 INFO  : Disconnected from the channel tcfchan#6.
12:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:44 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:19:44 INFO  : 'jtag frequency' command is executed.
12:19:44 INFO  : Context for 'APU' is selected.
12:19:44 INFO  : System reset is completed.
12:19:47 INFO  : 'after 3000' command is executed.
12:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:19:50 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:19:50 INFO  : Context for 'APU' is selected.
12:19:52 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:52 INFO  : Context for 'APU' is selected.
12:19:52 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:19:53 INFO  : 'ps7_init' command is executed.
12:19:53 INFO  : 'ps7_post_config' command is executed.
12:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:53 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:53 INFO  : 'con' command is executed.
12:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:53 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
12:20:12 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:20:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:20:25 INFO  : Disconnected from the channel tcfchan#8.
12:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:26 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:20:26 INFO  : 'jtag frequency' command is executed.
12:20:26 INFO  : Context for 'APU' is selected.
12:20:26 INFO  : System reset is completed.
12:20:29 INFO  : 'after 3000' command is executed.
12:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:20:31 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:20:31 INFO  : Context for 'APU' is selected.
12:20:34 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:34 INFO  : Context for 'APU' is selected.
12:20:34 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:20:34 INFO  : 'ps7_init' command is executed.
12:20:34 INFO  : 'ps7_post_config' command is executed.
12:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:34 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:34 INFO  : 'con' command is executed.
12:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:34 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
12:20:58 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:21:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:21:09 INFO  : Disconnected from the channel tcfchan#10.
12:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:09 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
12:21:09 INFO  : 'jtag frequency' command is executed.
12:21:09 INFO  : Context for 'APU' is selected.
12:21:09 INFO  : System reset is completed.
12:21:12 INFO  : 'after 3000' command is executed.
12:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
12:21:15 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
12:21:15 INFO  : Context for 'APU' is selected.
12:21:17 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:17 INFO  : Context for 'APU' is selected.
12:21:17 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
12:21:18 INFO  : 'ps7_init' command is executed.
12:21:18 INFO  : 'ps7_post_config' command is executed.
12:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:18 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:18 INFO  : 'con' command is executed.
12:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:18 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
17:23:25 INFO  : Checking for BSP changes to sync application flags for project 'app'...
17:23:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:23:42 INFO  : Disconnected from the channel tcfchan#12.
17:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:24:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:28:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:38 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
17:29:38 INFO  : 'jtag frequency' command is executed.
17:29:38 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : System reset is completed.
17:29:42 INFO  : 'after 3000' command is executed.
17:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
17:29:44 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
17:29:44 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:47 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
17:29:47 INFO  : 'ps7_init' command is executed.
17:29:47 INFO  : 'ps7_post_config' command is executed.
17:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:47 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:47 INFO  : 'con' command is executed.
17:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:47 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
17:46:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:49:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:49:52 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:49:52 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:49:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:50:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:50:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:50:59 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:50:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
17:51:43 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
17:51:44 INFO  : Disconnected from the channel tcfchan#14.
17:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:51:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:59 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
17:51:59 INFO  : 'jtag frequency' command is executed.
17:51:59 INFO  : Context for 'APU' is selected.
17:51:59 INFO  : System reset is completed.
17:52:02 INFO  : 'after 3000' command is executed.
17:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
17:52:05 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
17:52:05 INFO  : Context for 'APU' is selected.
17:52:05 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:05 INFO  : Context for 'APU' is selected.
17:52:05 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
17:52:05 INFO  : 'ps7_init' command is executed.
17:52:05 INFO  : 'ps7_post_config' command is executed.
17:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:05 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:05 INFO  : 'con' command is executed.
17:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:05 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:05:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:05:15 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:05:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:05:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:05:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:05:56 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:05:57 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:06:17 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
18:06:18 INFO  : Disconnected from the channel tcfchan#16.
18:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:33 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:06:33 INFO  : 'jtag frequency' command is executed.
18:06:33 INFO  : Context for 'APU' is selected.
18:06:33 INFO  : System reset is completed.
18:06:36 INFO  : 'after 3000' command is executed.
18:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:06:38 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:06:38 INFO  : Context for 'APU' is selected.
18:06:38 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:38 INFO  : Context for 'APU' is selected.
18:06:38 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:06:38 INFO  : 'ps7_init' command is executed.
18:06:39 INFO  : 'ps7_post_config' command is executed.
18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : 'con' command is executed.
18:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:39 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:15:10 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:15:29 INFO  : Disconnected from the channel tcfchan#18.
18:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:29 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:15:29 INFO  : 'jtag frequency' command is executed.
18:15:29 INFO  : Context for 'APU' is selected.
18:15:29 INFO  : System reset is completed.
18:15:32 INFO  : 'after 3000' command is executed.
18:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:15:34 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:15:34 INFO  : Context for 'APU' is selected.
18:15:34 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:34 INFO  : Context for 'APU' is selected.
18:15:34 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:15:35 INFO  : 'ps7_init' command is executed.
18:15:35 INFO  : 'ps7_post_config' command is executed.
18:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:35 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:35 INFO  : 'con' command is executed.
18:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:35 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:29:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:29:04 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:29:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:29:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:30:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:30:19 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:30:20 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:30:37 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
18:30:38 INFO  : Disconnected from the channel tcfchan#20.
18:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:39 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
18:30:39 INFO  : 'jtag frequency' command is executed.
18:30:39 INFO  : Context for 'APU' is selected.
18:30:40 INFO  : System reset is completed.
18:30:43 INFO  : 'after 3000' command is executed.
18:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
18:30:45 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
18:30:45 INFO  : Context for 'APU' is selected.
18:30:45 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:45 INFO  : Context for 'APU' is selected.
18:30:45 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
18:30:45 INFO  : 'ps7_init' command is executed.
18:30:45 INFO  : 'ps7_post_config' command is executed.
18:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:46 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:46 INFO  : 'con' command is executed.
18:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:46 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:01:24 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:01:24 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:01:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:01:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:02:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:02:25 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:02:26 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:02:39 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:02:40 INFO  : Disconnected from the channel tcfchan#22.
01:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:02:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:56 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:02:56 INFO  : 'jtag frequency' command is executed.
01:02:56 INFO  : Context for 'APU' is selected.
01:02:56 INFO  : System reset is completed.
01:02:59 INFO  : 'after 3000' command is executed.
01:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:03:01 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:03:02 INFO  : Context for 'APU' is selected.
01:03:02 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:02 INFO  : Context for 'APU' is selected.
01:03:02 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:03:02 INFO  : 'ps7_init' command is executed.
01:03:02 INFO  : 'ps7_post_config' command is executed.
01:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:02 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:02 INFO  : 'con' command is executed.
01:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:03:02 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:11:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:11:29 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:11:30 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:11:42 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:12:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:12:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:12:14 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:12:34 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:12:35 INFO  : Disconnected from the channel tcfchan#24.
01:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:37 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:12:37 INFO  : 'jtag frequency' command is executed.
01:12:37 INFO  : Context for 'APU' is selected.
01:12:37 INFO  : System reset is completed.
01:12:40 INFO  : 'after 3000' command is executed.
01:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:12:42 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:12:42 INFO  : Context for 'APU' is selected.
01:12:42 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:42 INFO  : Context for 'APU' is selected.
01:12:42 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:12:43 INFO  : 'ps7_init' command is executed.
01:12:43 INFO  : 'ps7_post_config' command is executed.
01:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:43 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:43 INFO  : 'con' command is executed.
01:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:43 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:20:51 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:20:51 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:20:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:21:04 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:21:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:21:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:21:36 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:21:52 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:21:53 INFO  : Disconnected from the channel tcfchan#26.
01:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:22:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:16 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:22:16 INFO  : 'jtag frequency' command is executed.
01:22:16 INFO  : Context for 'APU' is selected.
01:22:16 INFO  : System reset is completed.
01:22:19 INFO  : 'after 3000' command is executed.
01:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:22:22 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:22:22 INFO  : Context for 'APU' is selected.
01:22:22 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:22 INFO  : Context for 'APU' is selected.
01:22:22 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:22:22 INFO  : 'ps7_init' command is executed.
01:22:22 INFO  : 'ps7_post_config' command is executed.
01:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:22 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:22 INFO  : 'con' command is executed.
01:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:22:22 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
01:55:00 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:55:00 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:55:02 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:55:13 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:55:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:55:58 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:55:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
01:56:20 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
01:56:21 INFO  : Disconnected from the channel tcfchan#28.
01:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:23 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
01:56:23 INFO  : 'jtag frequency' command is executed.
01:56:23 INFO  : Context for 'APU' is selected.
01:56:23 INFO  : System reset is completed.
01:56:26 INFO  : 'after 3000' command is executed.
01:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
01:56:28 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
01:56:28 INFO  : Context for 'APU' is selected.
01:56:29 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:29 INFO  : Context for 'APU' is selected.
01:56:29 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
01:56:29 INFO  : 'ps7_init' command is executed.
01:56:29 INFO  : 'ps7_post_config' command is executed.
01:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:29 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:29 INFO  : 'con' command is executed.
01:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:56:29 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
03:55:18 ERROR : An unexpected exception occurred in the module 'reading platform'
03:55:18 ERROR : An unexpected exception occurred in the module 'platform project logging'
03:56:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:56:01 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
03:56:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:56:15 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:56:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:56:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
03:56:54 INFO  : Checking for BSP changes to sync application flags for project 'app'...
03:57:43 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
03:57:45 INFO  : Disconnected from the channel tcfchan#30.
03:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:46 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
03:57:46 INFO  : 'jtag frequency' command is executed.
03:57:46 INFO  : Context for 'APU' is selected.
03:57:46 INFO  : System reset is completed.
03:57:49 INFO  : 'after 3000' command is executed.
03:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
03:57:52 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
03:57:52 INFO  : Context for 'APU' is selected.
03:57:52 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:52 INFO  : Context for 'APU' is selected.
03:57:52 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
03:57:52 INFO  : 'ps7_init' command is executed.
03:57:52 INFO  : 'ps7_post_config' command is executed.
03:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:52 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:52 INFO  : 'con' command is executed.
03:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:57:52 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
07:54:48 ERROR : An unexpected exception occurred in the module 'reading platform'
07:54:48 ERROR : An unexpected exception occurred in the module 'platform project logging'
07:59:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:59:13 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:59:15 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:59:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:00:32 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:00:32 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:00:32 INFO  : Checking for BSP changes to sync application flags for project 'app'...
08:00:51 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
08:00:53 INFO  : Disconnected from the channel tcfchan#32.
08:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:00:54 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:00:54 INFO  : 'jtag frequency' command is executed.
08:00:54 INFO  : Context for 'APU' is selected.
08:00:55 INFO  : System reset is completed.
08:00:58 INFO  : 'after 3000' command is executed.
08:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:01:00 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:01:00 INFO  : Context for 'APU' is selected.
08:01:00 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
08:01:00 INFO  : Context for 'APU' is selected.
08:01:00 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:01:00 INFO  : 'ps7_init' command is executed.
08:01:00 INFO  : 'ps7_post_config' command is executed.
08:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:00 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
08:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:01 INFO  : 'con' command is executed.
08:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:01:01 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:12:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:12:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:12:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:12:50 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:13:22 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:13:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:13:23 INFO  : Checking for BSP changes to sync application flags for project 'app'...
08:13:43 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
08:13:44 INFO  : Disconnected from the channel tcfchan#34.
08:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:01 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:14:01 INFO  : 'jtag frequency' command is executed.
08:14:01 INFO  : Context for 'APU' is selected.
08:14:01 INFO  : System reset is completed.
08:14:04 INFO  : 'after 3000' command is executed.
08:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:14:06 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:14:06 INFO  : Context for 'APU' is selected.
08:14:07 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:07 INFO  : Context for 'APU' is selected.
08:14:07 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:14:07 INFO  : 'ps7_init' command is executed.
08:14:07 INFO  : 'ps7_post_config' command is executed.
08:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:07 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:07 INFO  : 'con' command is executed.
08:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:14:07 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:14:16 INFO  : Disconnected from the channel tcfchan#36.
08:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:17 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:14:17 INFO  : 'jtag frequency' command is executed.
08:14:17 INFO  : Context for 'APU' is selected.
08:14:17 INFO  : System reset is completed.
08:14:20 INFO  : 'after 3000' command is executed.
08:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:14:22 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:14:22 INFO  : Context for 'APU' is selected.
08:14:22 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:22 INFO  : Context for 'APU' is selected.
08:14:22 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:14:23 INFO  : 'ps7_init' command is executed.
08:14:23 INFO  : 'ps7_post_config' command is executed.
08:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:23 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:23 INFO  : 'con' command is executed.
08:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:14:23 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:15:08 INFO  : Disconnected from the channel tcfchan#37.
08:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:08 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:15:08 INFO  : 'jtag frequency' command is executed.
08:15:08 INFO  : Context for 'APU' is selected.
08:15:09 INFO  : System reset is completed.
08:15:12 INFO  : 'after 3000' command is executed.
08:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:15:14 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:15:14 INFO  : Context for 'APU' is selected.
08:15:14 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:15:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:14 INFO  : Context for 'APU' is selected.
08:15:14 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:15:14 INFO  : 'ps7_init' command is executed.
08:15:14 INFO  : 'ps7_post_config' command is executed.
08:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:15 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:15 INFO  : 'con' command is executed.
08:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:15:15 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:36:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:36:45 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:36:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:36:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:37:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:37:38 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:37:38 INFO  : Checking for BSP changes to sync application flags for project 'app'...
08:37:51 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
08:37:52 INFO  : Disconnected from the channel tcfchan#38.
08:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:53 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:37:53 INFO  : 'jtag frequency' command is executed.
08:37:53 INFO  : Context for 'APU' is selected.
08:37:53 INFO  : System reset is completed.
08:37:56 INFO  : 'after 3000' command is executed.
08:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:37:59 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:37:59 INFO  : Context for 'APU' is selected.
08:37:59 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
08:37:59 INFO  : Context for 'APU' is selected.
08:37:59 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:37:59 INFO  : 'ps7_init' command is executed.
08:37:59 INFO  : 'ps7_post_config' command is executed.
08:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:59 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
08:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:59 INFO  : 'con' command is executed.
08:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:37:59 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:38:44 INFO  : Disconnected from the channel tcfchan#40.
08:57:32 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
08:57:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
08:57:35 INFO  : XSCT server has started successfully.
08:57:35 INFO  : Successfully done setting XSCT server connection channel  
08:57:35 INFO  : plnx-install-location is set to ''
08:57:35 INFO  : Successfully done setting workspace for the tool. 
08:57:59 INFO  : Registering command handlers for Vitis TCF services
08:57:59 INFO  : Platform repository initialization has completed.
08:58:00 INFO  : Successfully done query RDI_DATADIR 
08:58:02 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:02:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:02:23 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:02:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:02:25 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
09:02:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
09:03:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:03:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:03:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
09:03:15 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
09:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:03:18 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
09:03:18 INFO  : 'jtag frequency' command is executed.
09:03:18 INFO  : Context for 'APU' is selected.
09:03:18 INFO  : System reset is completed.
09:03:21 INFO  : 'after 3000' command is executed.
09:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
09:03:23 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
09:03:23 INFO  : Context for 'APU' is selected.
09:03:23 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:03:23 INFO  : Context for 'APU' is selected.
09:03:23 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
09:03:24 INFO  : 'ps7_init' command is executed.
09:03:24 INFO  : 'ps7_post_config' command is executed.
09:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:24 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:24 INFO  : 'con' command is executed.
09:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:03:24 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
09:03:55 INFO  : Disconnected from the channel tcfchan#2.
10:17:03 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
10:17:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
10:17:07 INFO  : XSCT server has started successfully.
10:17:07 INFO  : Successfully done setting XSCT server connection channel  
10:17:07 INFO  : plnx-install-location is set to ''
10:17:07 INFO  : Successfully done setting workspace for the tool. 
10:17:08 INFO  : Platform repository initialization has completed.
10:17:08 INFO  : Registering command handlers for Vitis TCF services
10:17:08 INFO  : Successfully done query RDI_DATADIR 
10:21:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:27:54 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:27:54 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:27:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:27:55 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:28:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:28:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:28:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:28:52 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:30:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:30:21 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
10:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:24 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:30:24 INFO  : 'jtag frequency' command is executed.
10:30:24 INFO  : Context for 'APU' is selected.
10:30:24 INFO  : System reset is completed.
10:30:27 INFO  : 'after 3000' command is executed.
10:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:30:30 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:30:30 INFO  : Context for 'APU' is selected.
10:30:30 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:30 INFO  : Context for 'APU' is selected.
10:30:30 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:30:30 INFO  : 'ps7_init' command is executed.
10:30:30 INFO  : 'ps7_post_config' command is executed.
10:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:30 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:31 INFO  : 'con' command is executed.
10:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:31 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:30:40 INFO  : Disconnected from the channel tcfchan#2.
10:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:40 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:30:40 INFO  : 'jtag frequency' command is executed.
10:30:40 INFO  : Context for 'APU' is selected.
10:30:40 INFO  : System reset is completed.
10:30:43 INFO  : 'after 3000' command is executed.
10:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:30:46 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:30:46 INFO  : Context for 'APU' is selected.
10:30:46 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:46 INFO  : Context for 'APU' is selected.
10:30:46 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:30:46 INFO  : 'ps7_init' command is executed.
10:30:46 INFO  : 'ps7_post_config' command is executed.
10:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:46 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:46 INFO  : 'con' command is executed.
10:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:46 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:30:54 INFO  : Disconnected from the channel tcfchan#3.
10:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:54 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:30:54 INFO  : 'jtag frequency' command is executed.
10:30:54 INFO  : Context for 'APU' is selected.
10:30:54 INFO  : System reset is completed.
10:30:57 INFO  : 'after 3000' command is executed.
10:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:30:59 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:30:59 INFO  : Context for 'APU' is selected.
10:30:59 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:59 INFO  : Context for 'APU' is selected.
10:30:59 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:31:00 INFO  : 'ps7_init' command is executed.
10:31:00 INFO  : 'ps7_post_config' command is executed.
10:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:00 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:00 INFO  : 'con' command is executed.
10:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:00 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:47:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:47:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:47:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:48:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:50:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:50:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:50:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:50:24 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
10:50:25 INFO  : Disconnected from the channel tcfchan#4.
10:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:50:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:24 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:51:24 INFO  : 'jtag frequency' command is executed.
10:51:24 INFO  : Context for 'APU' is selected.
10:51:24 INFO  : System reset is completed.
10:51:27 INFO  : 'after 3000' command is executed.
10:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:51:29 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:51:29 INFO  : Context for 'APU' is selected.
10:51:29 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:29 INFO  : Context for 'APU' is selected.
10:51:29 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:51:30 INFO  : 'ps7_init' command is executed.
10:51:30 INFO  : 'ps7_post_config' command is executed.
10:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:30 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:30 INFO  : 'con' command is executed.
10:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:30 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
10:55:09 INFO  : Checking for BSP changes to sync application flags for project 'app'...
10:55:23 INFO  : Disconnected from the channel tcfchan#6.
10:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:23 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
10:55:23 INFO  : 'jtag frequency' command is executed.
10:55:23 INFO  : Context for 'APU' is selected.
10:55:23 INFO  : System reset is completed.
10:55:26 INFO  : 'after 3000' command is executed.
10:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
10:55:29 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
10:55:29 INFO  : Context for 'APU' is selected.
10:55:29 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:29 INFO  : Context for 'APU' is selected.
10:55:29 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
10:55:29 INFO  : 'ps7_init' command is executed.
10:55:29 INFO  : 'ps7_post_config' command is executed.
10:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:29 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:29 INFO  : 'con' command is executed.
10:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:29 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
13:37:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:37:24 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:37:25 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:37:36 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:38:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:38:42 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:38:43 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:39:22 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
13:39:23 INFO  : Disconnected from the channel tcfchan#8.
13:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:25 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
13:39:25 INFO  : 'jtag frequency' command is executed.
13:39:25 INFO  : Context for 'APU' is selected.
13:39:25 INFO  : System reset is completed.
13:39:28 INFO  : 'after 3000' command is executed.
13:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
13:39:30 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
13:39:30 INFO  : Context for 'APU' is selected.
13:39:30 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:30 INFO  : Context for 'APU' is selected.
13:39:30 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
13:39:31 INFO  : 'ps7_init' command is executed.
13:39:31 INFO  : 'ps7_post_config' command is executed.
13:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:31 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:31 INFO  : 'con' command is executed.
13:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:31 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
14:08:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:08:23 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:08:25 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:08:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:09:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:09:48 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:09:48 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:10:03 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
14:10:05 INFO  : Disconnected from the channel tcfchan#10.
14:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:10:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:20 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
14:10:20 INFO  : 'jtag frequency' command is executed.
14:10:20 INFO  : Context for 'APU' is selected.
14:10:20 INFO  : System reset is completed.
14:10:23 INFO  : 'after 3000' command is executed.
14:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
14:10:25 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
14:10:25 INFO  : Context for 'APU' is selected.
14:10:25 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:10:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:25 INFO  : Context for 'APU' is selected.
14:10:25 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
14:10:26 INFO  : 'ps7_init' command is executed.
14:10:26 INFO  : 'ps7_post_config' command is executed.
14:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:26 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:26 INFO  : 'con' command is executed.
14:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:26 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
14:36:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:36:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:36:27 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:36:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:37:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:37:18 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:37:19 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:37:38 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
14:37:39 INFO  : Disconnected from the channel tcfchan#12.
14:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:40 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
14:37:40 INFO  : 'jtag frequency' command is executed.
14:37:41 INFO  : Context for 'APU' is selected.
14:37:41 INFO  : System reset is completed.
14:37:44 INFO  : 'after 3000' command is executed.
14:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
14:37:46 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
14:37:46 INFO  : Context for 'APU' is selected.
14:37:46 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:46 INFO  : Context for 'APU' is selected.
14:37:46 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
14:37:46 INFO  : 'ps7_init' command is executed.
14:37:46 INFO  : 'ps7_post_config' command is executed.
14:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:47 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:47 INFO  : 'con' command is executed.
14:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:47 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
15:10:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:10:21 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:10:22 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:10:33 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:11:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:11:12 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:11:13 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:13:17 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
15:13:18 INFO  : Disconnected from the channel tcfchan#14.
15:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:13:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:33 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
15:13:33 INFO  : 'jtag frequency' command is executed.
15:13:33 INFO  : Context for 'APU' is selected.
15:13:33 INFO  : System reset is completed.
15:13:36 INFO  : 'after 3000' command is executed.
15:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
15:13:39 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
15:13:39 INFO  : Context for 'APU' is selected.
15:13:39 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:39 INFO  : Context for 'APU' is selected.
15:13:39 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
15:13:39 INFO  : 'ps7_init' command is executed.
15:13:39 INFO  : 'ps7_post_config' command is executed.
15:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:39 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:39 INFO  : 'con' command is executed.
15:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:39 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
15:33:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:33:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:33:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:33:39 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:34:28 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:34:28 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:34:29 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:42:23 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
15:42:24 INFO  : Disconnected from the channel tcfchan#16.
15:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:42:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:38 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
15:42:38 INFO  : 'jtag frequency' command is executed.
15:42:38 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : System reset is completed.
15:42:41 INFO  : 'after 3000' command is executed.
15:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
15:42:44 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
15:42:44 INFO  : Context for 'APU' is selected.
15:42:44 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:44 INFO  : Context for 'APU' is selected.
15:42:44 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
15:42:44 INFO  : 'ps7_init' command is executed.
15:42:44 INFO  : 'ps7_post_config' command is executed.
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:45 INFO  : 'con' command is executed.
15:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:45 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
17:04:37 ERROR : An unexpected exception occurred in the module 'reading platform'
17:04:37 ERROR : An unexpected exception occurred in the module 'platform project logging'
17:05:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:05:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:05:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:05:40 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:06:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:06:38 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:06:39 INFO  : Checking for BSP changes to sync application flags for project 'app'...
17:06:53 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
17:07:00 INFO  : Disconnected from the channel tcfchan#18.
17:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:17 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
17:07:17 INFO  : 'jtag frequency' command is executed.
17:07:17 INFO  : Context for 'APU' is selected.
17:07:17 INFO  : System reset is completed.
17:07:20 INFO  : 'after 3000' command is executed.
17:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
17:07:23 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
17:07:23 INFO  : Context for 'APU' is selected.
17:07:23 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:23 INFO  : Context for 'APU' is selected.
17:07:23 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
17:07:23 INFO  : 'ps7_init' command is executed.
17:07:23 INFO  : 'ps7_post_config' command is executed.
17:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:23 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:24 INFO  : 'con' command is executed.
17:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:24 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
17:08:07 INFO  : Checking for BSP changes to sync application flags for project 'app'...
17:08:20 INFO  : Disconnected from the channel tcfchan#20.
17:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:20 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
17:08:20 INFO  : 'jtag frequency' command is executed.
17:08:20 INFO  : Context for 'APU' is selected.
17:08:20 INFO  : System reset is completed.
17:08:23 INFO  : 'after 3000' command is executed.
17:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
17:08:26 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
17:08:26 INFO  : Context for 'APU' is selected.
17:08:26 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:26 INFO  : Context for 'APU' is selected.
17:08:26 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
17:08:26 INFO  : 'ps7_init' command is executed.
17:08:26 INFO  : 'ps7_post_config' command is executed.
17:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:27 INFO  : 'con' command is executed.
17:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:27 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
18:57:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:57:56 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:57:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:58:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:00:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:00:13 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:00:14 INFO  : Checking for BSP changes to sync application flags for project 'app'...
19:00:57 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
19:00:58 INFO  : Disconnected from the channel tcfchan#22.
19:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:29 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:01:29 INFO  : 'jtag frequency' command is executed.
19:01:29 INFO  : Context for 'APU' is selected.
19:01:29 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 4
19:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:01:29 ERROR : Cannot reset APU. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 4
19:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:34 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:01:34 INFO  : 'jtag frequency' command is executed.
19:01:34 INFO  : Context for 'APU' is selected.
19:01:34 INFO  : System reset is completed.
19:01:37 INFO  : 'after 3000' command is executed.
19:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:01:39 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:01:39 INFO  : Context for 'APU' is selected.
19:01:39 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:39 INFO  : Context for 'APU' is selected.
19:01:39 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:01:40 INFO  : 'ps7_init' command is executed.
19:01:40 INFO  : 'ps7_post_config' command is executed.
19:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:40 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:40 INFO  : 'con' command is executed.
19:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:40 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:08:14 INFO  : Checking for BSP changes to sync application flags for project 'app'...
19:08:32 INFO  : Disconnected from the channel tcfchan#24.
19:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:33 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:08:33 INFO  : 'jtag frequency' command is executed.
19:08:33 INFO  : Context for 'APU' is selected.
19:08:33 INFO  : System reset is completed.
19:08:36 INFO  : 'after 3000' command is executed.
19:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:08:38 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:08:38 INFO  : Context for 'APU' is selected.
19:08:38 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:38 INFO  : Context for 'APU' is selected.
19:08:38 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:08:39 INFO  : 'ps7_init' command is executed.
19:08:39 INFO  : 'ps7_post_config' command is executed.
19:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:39 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:39 INFO  : 'con' command is executed.
19:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:39 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:09:09 INFO  : Checking for BSP changes to sync application flags for project 'app'...
19:09:23 INFO  : Disconnected from the channel tcfchan#26.
19:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:23 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:09:23 INFO  : 'jtag frequency' command is executed.
19:09:23 INFO  : Context for 'APU' is selected.
19:09:23 INFO  : System reset is completed.
19:09:26 INFO  : 'after 3000' command is executed.
19:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:09:29 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:09:29 INFO  : Context for 'APU' is selected.
19:09:29 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:29 INFO  : Context for 'APU' is selected.
19:09:29 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:09:29 INFO  : 'ps7_init' command is executed.
19:09:29 INFO  : 'ps7_post_config' command is executed.
19:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:29 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:30 INFO  : 'con' command is executed.
19:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:30 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:09:36 INFO  : Disconnected from the channel tcfchan#28.
19:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:37 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
19:09:37 INFO  : 'jtag frequency' command is executed.
19:09:37 INFO  : Context for 'APU' is selected.
19:09:37 INFO  : System reset is completed.
19:09:40 INFO  : 'after 3000' command is executed.
19:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
19:09:42 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
19:09:42 INFO  : Context for 'APU' is selected.
19:09:42 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:42 INFO  : Context for 'APU' is selected.
19:09:42 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
19:09:42 INFO  : 'ps7_init' command is executed.
19:09:42 INFO  : 'ps7_post_config' command is executed.
19:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:43 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:43 INFO  : 'con' command is executed.
19:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:43 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
19:27:29 INFO  : Disconnected from the channel tcfchan#29.
22:25:52 DEBUG : Logs will be stored at 'E:/zynq_beginner/test_bram_adder/IDE.log'.
22:25:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\zynq_beginner\test_bram_adder\temp_xsdb_launch_script.tcl
22:25:56 INFO  : XSCT server has started successfully.
22:25:56 INFO  : plnx-install-location is set to ''
22:25:56 INFO  : Successfully done setting XSCT server connection channel  
22:25:56 INFO  : Successfully done setting workspace for the tool. 
22:26:20 INFO  : Registering command handlers for Vitis TCF services
22:26:20 INFO  : Platform repository initialization has completed.
22:26:22 INFO  : Successfully done query RDI_DATADIR 
22:26:23 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:30:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:30:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:30:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:30:56 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:31:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:31:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:31:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:31:49 INFO  : Checking for BSP changes to sync application flags for project 'app'...
22:32:05 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
22:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:09 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
22:32:09 INFO  : 'jtag frequency' command is executed.
22:32:09 INFO  : Context for 'APU' is selected.
22:32:09 INFO  : System reset is completed.
22:32:12 INFO  : 'after 3000' command is executed.
22:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
22:32:14 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
22:32:14 INFO  : Context for 'APU' is selected.
22:32:14 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:14 INFO  : Context for 'APU' is selected.
22:32:14 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
22:32:15 INFO  : 'ps7_init' command is executed.
22:32:15 INFO  : 'ps7_post_config' command is executed.
22:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:15 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:15 INFO  : 'con' command is executed.
22:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:15 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:01:36 ERROR : An unexpected exception occurred in the module 'reading platform'
00:01:36 ERROR : An unexpected exception occurred in the module 'platform project logging'
00:07:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:07:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:07:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:07:48 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:08:22 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:08:22 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:08:23 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:08:31 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:08:32 INFO  : Disconnected from the channel tcfchan#2.
00:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:33 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:08:33 INFO  : 'jtag frequency' command is executed.
00:08:33 INFO  : Context for 'APU' is selected.
00:08:34 INFO  : System reset is completed.
00:08:37 INFO  : 'after 3000' command is executed.
00:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:08:39 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:08:39 INFO  : Context for 'APU' is selected.
00:08:39 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:39 INFO  : Context for 'APU' is selected.
00:08:39 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:08:39 INFO  : 'ps7_init' command is executed.
00:08:39 INFO  : 'ps7_post_config' command is executed.
00:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:40 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:40 INFO  : 'con' command is executed.
00:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:40 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:19:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:19:33 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:19:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:19:45 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:20:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:20:21 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:20:22 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:20:35 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:20:44 INFO  : Disconnected from the channel tcfchan#4.
00:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:20:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:59 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:20:59 INFO  : 'jtag frequency' command is executed.
00:20:59 INFO  : Context for 'APU' is selected.
00:20:59 INFO  : System reset is completed.
00:21:02 INFO  : 'after 3000' command is executed.
00:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:21:05 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:21:05 INFO  : Context for 'APU' is selected.
00:21:05 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:05 INFO  : Context for 'APU' is selected.
00:21:05 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:21:05 INFO  : 'ps7_init' command is executed.
00:21:05 INFO  : 'ps7_post_config' command is executed.
00:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:05 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:05 INFO  : 'con' command is executed.
00:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:05 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
00:42:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:42:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:42:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:42:29 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:43:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:43:06 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:43:07 INFO  : Checking for BSP changes to sync application flags for project 'app'...
00:43:16 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
00:43:18 INFO  : Disconnected from the channel tcfchan#6.
00:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:43:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:33 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
00:43:33 INFO  : 'jtag frequency' command is executed.
00:43:33 INFO  : Context for 'APU' is selected.
00:43:33 INFO  : System reset is completed.
00:43:36 INFO  : 'after 3000' command is executed.
00:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
00:43:39 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
00:43:39 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:39 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
00:43:39 INFO  : 'ps7_init' command is executed.
00:43:39 INFO  : 'ps7_post_config' command is executed.
00:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:40 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:40 INFO  : 'con' command is executed.
00:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:40 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
02:56:50 ERROR : An unexpected exception occurred in the module 'reading platform'
02:56:50 ERROR : An unexpected exception occurred in the module 'platform project logging'
02:57:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:57:49 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:57:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:58:01 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:58:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:58:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:58:35 INFO  : Checking for BSP changes to sync application flags for project 'app'...
02:59:01 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
02:59:04 INFO  : Disconnected from the channel tcfchan#8.
02:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:06 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
02:59:06 INFO  : 'jtag frequency' command is executed.
02:59:06 INFO  : Context for 'APU' is selected.
02:59:06 INFO  : System reset is completed.
02:59:09 INFO  : 'after 3000' command is executed.
02:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
02:59:11 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
02:59:11 INFO  : Context for 'APU' is selected.
02:59:11 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:11 INFO  : Context for 'APU' is selected.
02:59:11 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
02:59:12 INFO  : 'ps7_init' command is executed.
02:59:12 INFO  : 'ps7_post_config' command is executed.
02:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:12 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:12 INFO  : 'con' command is executed.
02:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:59:12 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
05:57:18 ERROR : An unexpected exception occurred in the module 'reading platform'
05:57:18 ERROR : An unexpected exception occurred in the module 'platform project logging'
06:00:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:00:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:00:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:00:15 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:01:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:01:07 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:01:08 INFO  : Checking for BSP changes to sync application flags for project 'app'...
06:01:21 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
06:01:23 INFO  : Disconnected from the channel tcfchan#10.
06:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:24 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
06:01:24 INFO  : 'jtag frequency' command is executed.
06:01:24 INFO  : Context for 'APU' is selected.
06:01:25 INFO  : System reset is completed.
06:01:28 INFO  : 'after 3000' command is executed.
06:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
06:01:30 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
06:01:30 INFO  : Context for 'APU' is selected.
06:01:30 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
06:01:30 INFO  : Context for 'APU' is selected.
06:01:30 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
06:01:30 INFO  : 'ps7_init' command is executed.
06:01:30 INFO  : 'ps7_post_config' command is executed.
06:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:31 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
06:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:31 INFO  : 'con' command is executed.
06:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:01:31 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
06:02:21 INFO  : Checking for BSP changes to sync application flags for project 'app'...
06:03:03 INFO  : Disconnected from the channel tcfchan#12.
06:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:03:03 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
06:03:03 INFO  : 'jtag frequency' command is executed.
06:03:03 INFO  : Context for 'APU' is selected.
06:03:03 INFO  : System reset is completed.
06:03:06 INFO  : 'after 3000' command is executed.
06:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
06:03:08 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
06:03:08 INFO  : Context for 'APU' is selected.
06:03:08 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
06:03:08 INFO  : Context for 'APU' is selected.
06:03:08 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
06:03:09 INFO  : 'ps7_init' command is executed.
06:03:09 INFO  : 'ps7_post_config' command is executed.
06:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:09 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
06:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:09 INFO  : 'con' command is executed.
06:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:03:09 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
06:04:08 INFO  : Checking for BSP changes to sync application flags for project 'app'...
06:04:24 INFO  : Disconnected from the channel tcfchan#14.
06:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:25 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
06:04:25 INFO  : 'jtag frequency' command is executed.
06:04:25 INFO  : Context for 'APU' is selected.
06:04:25 INFO  : System reset is completed.
06:04:28 INFO  : 'after 3000' command is executed.
06:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
06:04:30 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
06:04:30 INFO  : Context for 'APU' is selected.
06:04:30 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
06:04:30 INFO  : Context for 'APU' is selected.
06:04:30 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
06:04:30 INFO  : 'ps7_init' command is executed.
06:04:30 INFO  : 'ps7_post_config' command is executed.
06:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:31 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
06:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:31 INFO  : 'con' command is executed.
06:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:04:31 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
06:20:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:20:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:20:27 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:20:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:21:22 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:21:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:21:22 INFO  : Checking for BSP changes to sync application flags for project 'app'...
06:21:34 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
06:21:35 INFO  : Disconnected from the channel tcfchan#16.
06:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:36 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
06:21:36 INFO  : 'jtag frequency' command is executed.
06:21:36 INFO  : Context for 'APU' is selected.
06:21:36 INFO  : System reset is completed.
06:21:39 INFO  : 'after 3000' command is executed.
06:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
06:21:42 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
06:21:42 INFO  : Context for 'APU' is selected.
06:21:42 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
06:21:42 INFO  : Context for 'APU' is selected.
06:21:42 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
06:21:42 INFO  : 'ps7_init' command is executed.
06:21:42 INFO  : 'ps7_post_config' command is executed.
06:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:42 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
06:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:42 INFO  : 'con' command is executed.
06:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:21:42 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
06:42:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:42:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:42:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:42:27 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:43:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:43:12 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
06:43:13 INFO  : Checking for BSP changes to sync application flags for project 'app'...
06:43:27 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
06:43:29 INFO  : Disconnected from the channel tcfchan#18.
06:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:43:30 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
06:43:30 INFO  : 'jtag frequency' command is executed.
06:43:30 INFO  : Context for 'APU' is selected.
06:43:30 INFO  : System reset is completed.
06:43:33 INFO  : 'after 3000' command is executed.
06:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
06:43:35 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
06:43:36 INFO  : Context for 'APU' is selected.
06:43:36 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
06:43:36 INFO  : Context for 'APU' is selected.
06:43:36 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
06:43:36 INFO  : 'ps7_init' command is executed.
06:43:36 INFO  : 'ps7_post_config' command is executed.
06:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:43:36 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
06:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:43:36 INFO  : 'con' command is executed.
06:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:43:36 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
07:08:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:08:11 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:08:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:08:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:09:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:09:04 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:09:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
07:09:59 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
07:10:01 INFO  : Disconnected from the channel tcfchan#20.
07:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:10:03 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
07:10:03 INFO  : 'jtag frequency' command is executed.
07:10:03 INFO  : Context for 'APU' is selected.
07:10:03 INFO  : System reset is completed.
07:10:06 INFO  : 'after 3000' command is executed.
07:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
07:10:08 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
07:10:09 INFO  : Context for 'APU' is selected.
07:10:09 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
07:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
07:10:09 INFO  : Context for 'APU' is selected.
07:10:09 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
07:10:09 INFO  : 'ps7_init' command is executed.
07:10:09 INFO  : 'ps7_post_config' command is executed.
07:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:10:09 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
07:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

07:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:10:09 INFO  : 'con' command is executed.
07:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:10:09 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
07:22:30 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:22:30 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:22:32 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:22:43 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:23:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:23:13 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:23:14 INFO  : Checking for BSP changes to sync application flags for project 'app'...
07:23:40 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
07:23:41 INFO  : Disconnected from the channel tcfchan#22.
07:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

07:23:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
07:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:23:58 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
07:23:58 INFO  : 'jtag frequency' command is executed.
07:23:58 INFO  : Context for 'APU' is selected.
07:23:58 INFO  : System reset is completed.
07:24:01 INFO  : 'after 3000' command is executed.
07:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
07:24:03 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
07:24:03 INFO  : Context for 'APU' is selected.
07:24:03 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
07:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
07:24:03 INFO  : Context for 'APU' is selected.
07:24:03 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
07:24:03 INFO  : 'ps7_init' command is executed.
07:24:03 INFO  : 'ps7_post_config' command is executed.
07:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:04 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
07:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

07:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:04 INFO  : 'con' command is executed.
07:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:24:04 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
07:35:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:35:04 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:35:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:35:17 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:35:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:35:58 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:35:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
07:36:06 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
07:36:09 INFO  : Disconnected from the channel tcfchan#24.
07:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:36:10 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
07:36:10 INFO  : 'jtag frequency' command is executed.
07:36:10 INFO  : Context for 'APU' is selected.
07:36:10 INFO  : System reset is completed.
07:36:13 INFO  : 'after 3000' command is executed.
07:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
07:36:16 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
07:36:16 INFO  : Context for 'APU' is selected.
07:36:16 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
07:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
07:36:16 INFO  : Context for 'APU' is selected.
07:36:16 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
07:36:16 INFO  : 'ps7_init' command is executed.
07:36:16 INFO  : 'ps7_post_config' command is executed.
07:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:16 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
07:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

07:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:17 INFO  : 'con' command is executed.
07:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:36:17 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
07:53:47 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:53:47 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:53:48 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:53:59 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
07:54:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
07:54:36 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
07:54:37 INFO  : Checking for BSP changes to sync application flags for project 'app'...
07:54:51 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
07:54:53 INFO  : Disconnected from the channel tcfchan#26.
07:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

07:55:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
07:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:09 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
07:55:09 INFO  : 'jtag frequency' command is executed.
07:55:09 INFO  : Context for 'APU' is selected.
07:55:09 INFO  : System reset is completed.
07:55:12 INFO  : 'after 3000' command is executed.
07:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
07:55:15 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
07:55:15 INFO  : Context for 'APU' is selected.
07:55:15 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
07:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
07:55:15 INFO  : Context for 'APU' is selected.
07:55:15 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
07:55:15 INFO  : 'ps7_init' command is executed.
07:55:15 INFO  : 'ps7_post_config' command is executed.
07:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:15 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
07:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

07:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:15 INFO  : 'con' command is executed.
07:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:55:15 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:09:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:09:59 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:10:01 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:10:11 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
08:11:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:11:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:11:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
08:11:15 INFO  : Build configuration of 'app_system' is updated to 'Hardware'
08:11:16 INFO  : Disconnected from the channel tcfchan#28.
08:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:11:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:32 INFO  : Jtag cable 'Digilent Zed 210248782650' is selected.
08:11:32 INFO  : 'jtag frequency' command is executed.
08:11:32 INFO  : Context for 'APU' is selected.
08:11:32 INFO  : System reset is completed.
08:11:35 INFO  : 'after 3000' command is executed.
08:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}' command is executed.
08:11:37 INFO  : Device configured successfully with "E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit"
08:11:37 INFO  : Context for 'APU' is selected.
08:11:37 INFO  : Hardware design and registers information is loaded from 'E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:37 INFO  : Context for 'APU' is selected.
08:11:37 INFO  : Sourcing of 'E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl' is done.
08:11:38 INFO  : 'ps7_init' command is executed.
08:11:38 INFO  : 'ps7_post_config' command is executed.
08:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:38 INFO  : The application 'E:/zynq_beginner/test_bram_adder/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782650" && level==0 && jtag_device_ctx=="jsn-Zed-210248782650-23727093-0"}
fpga -file E:/zynq_beginner/test_bram_adder/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/zynq_beginner/test_bram_adder/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/zynq_beginner/test_bram_adder/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/zynq_beginner/test_bram_adder/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:38 INFO  : 'con' command is executed.
08:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:11:38 INFO  : Launch script is exported to file 'E:\zynq_beginner\test_bram_adder\app_system\_ide\scripts\systemdebugger_app_system_standalone.tcl'
08:15:19 INFO  : Disconnected from the channel tcfchan#30.
