#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 25 17:12:45 2025
# Process ID         : 3598
# Current directory  : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new
# Command line       : vivado
# Log file           : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/vivado.log
# Journal file       : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3800.370 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 32552 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/mihir/Prism/hardware/managed_ip_project/managed_ip_project.xpr
close_project
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shiftBRAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Operating_Mode_B {NO_CHANGE} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {18} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0
file delete -force /home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/blk_mem_gen_0
add_files /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {18} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property top shiftBlockModule [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
