<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    
    <title>verilog:module &#8212; sphinx-verilog-domain 0.1 documentation</title>

    <link rel="stylesheet" href="_static/material-icons.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="_static/notosanscjkjp.css" type="text/css" />
    <link rel="stylesheet" href="_static/roboto.css" type="text/css" />
    <link rel="stylesheet" href="_static/material-design-lite-1.3.0/material.red-blue.min.css" type="text/css" />
    <link rel="stylesheet" href="_static/sphinx_symbiflow_theme.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <script src="http://livejs.com/live.js"></script>
    <script src="_static/sphinx_symbiflow_theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Nesting and refs" href="nesting.html" />
    <link rel="prev" title="verilog:parameter" href="parameter.html" /> 
  </head>
<body>
    <div class="mdl-layout mdl-js-layout mdl-layout--fixed-header mdl-layout--fixed-drawer"><header class="mdl-layout__header mdl-layout__header--waterfall ">
    <div class="mdl-layout__header-row">
        
        <nav class="mdl-navigation breadcrumb">
            <a class="mdl-navigation__link is-active">verilog:module</a>
        </nav>
        <div class="mdl-layout-spacer"></div>
        <nav class="mdl-navigation">
        
<form class="form-inline pull-sm-right" action="search.html" method="get">
      <div class="mdl-textfield mdl-js-textfield mdl-textfield--expandable mdl-textfield--floating-label mdl-textfield--align-right">
        <label id="quick-search-icon" class="mdl-button mdl-js-button mdl-button--icon"  for="waterfall-exp">
            <i class="material-icons">search</i>
        </label>
        <div class="mdl-textfield__expandable-holder">
          <input class="mdl-textfield__input" type="text" name="q"  id="waterfall-exp" placeholder="Search" />
          <input type="hidden" name="check_keywords" value="yes" />
          <input type="hidden" name="area" value="default" />
        </div>
      </div>
      <div class="mdl-tooltip" data-mdl-for="quick-search-icon">
      Quick search
      </div>
</form>
        
<a id="button-show-source"
    class="mdl-button mdl-js-button mdl-button--icon"
    href="_sources/module.rst.txt" rel="nofollow">
<i class="material-icons">code</i>
</a>
<div class="mdl-tooltip" data-mdl-for="button-show-source">
Show Source
</div>
        </nav>
    </div>
    <div class="mdl-layout__header-row header-links">
      <div class="mdl-layout-spacer"></div>
      <nav class="mdl-navigation">
          <a  class="mdl-navigation__link" href="index.html">
                  <i class="material-icons navigation-link-icon">home</i>
                  Home
              </a>
      
          <a  class="mdl-navigation__link" href="https://symbiflow.github.io/">
            <i class="material-icons navigation-link-icon">web</i>
            SymbiFlow Website
          </a>
          <a  class="mdl-navigation__link" href="https://symbiflow.readthedocs.io/en/latest/">
            <i class="material-icons navigation-link-icon">library_books</i>
            SymbiFlow Docs
          </a></nav>
    </div>
</header><header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  sphinx-verilog-domain
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="port.html">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="namespace.html">verilog:namespace{,-push,-pop}</a></li>
<li class="toctree-l1"><a class="reference internal" href="symbolator.html">Symbolator compatibility test</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog_diagrams.html">Verilog Diagrams compatibility test</a></li>
</ul>

      </nav>
  
  </div>

</header>
        <main class="mdl-layout__content" tabIndex="0">
<header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  sphinx-verilog-domain
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="port.html">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="namespace.html">verilog:namespace{,-push,-pop}</a></li>
<li class="toctree-l1"><a class="reference internal" href="symbolator.html">Symbolator compatibility test</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog_diagrams.html">Verilog Diagrams compatibility test</a></li>
</ul>

      </nav>
  
  </div>

</header>

    <div class="document">
        <div class="page-content">
        
  <div class="section" id="verilog-module">
<h1>verilog:module<a class="headerlink" href="#verilog-module" title="Permalink to this headline">¶</a></h1>
<dl class="verilog module">
<dt id="verilog-module-test">
module <code class="sig-name descname">module_test</code><span class="p">(</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-test" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<div class="section" id="ansi-style">
<h2>ANSI style<a class="headerlink" href="#ansi-style" title="Permalink to this headline">¶</a></h2>
<dl class="verilog module">
<dt id="verilog-ansi-top">
module <code class="sig-name descname">ansi_top</code><span class="p">(</span>input wire <code class="sig-prename descclassname">i_clk</code><span class="p">,</span> input wire <code class="sig-prename descclassname">i_inp</code><span class="p">,</span> output reg <code class="sig-prename descclassname">o_out</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-top" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-top" title="module ansi_top"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_top</span></code></a>
<a class="reference internal" href="#verilog-ansi-top" title="ansi_top::i_clk"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">i_clk</span></code></a>
<a class="reference internal" href="#verilog-ansi-top" title="ansi_top::i_inp"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">i_inp</span></code></a>
<a class="reference internal" href="#verilog-ansi-top" title="ansi_top::o_out"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">o_out</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-1">
module <code class="sig-name descname">ansi_style_1</code><span class="p">(</span>input <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-1" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-1" title="module ansi_style_1"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_1</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-1" title="ansi_style_1::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-2">
module <code class="sig-name descname">ansi_style_2</code><span class="p">(</span>input <code class="sig-prename descclassname">x</code><span class="p">,</span> output <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-2" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-2" title="module ansi_style_2"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_2</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-2" title="ansi_style_2::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-2" title="ansi_style_2::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-3">
module <code class="sig-name descname">ansi_style_3</code><span class="p">(</span>wire <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-3" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-3" title="module ansi_style_3"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_3</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-3" title="ansi_style_3::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-4">
module <code class="sig-name descname">ansi_style_4</code><span class="p">(</span>output signed <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-4" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-4" title="module ansi_style_4"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_4</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-4" title="ansi_style_4::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-5">
module <code class="sig-name descname">ansi_style_5</code><span class="p">(</span>output signed <code class="sig-prename descclassname">x</code> <span>=</span> <span>1</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-5" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-5" title="module ansi_style_5"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_5</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-5" title="ansi_style_5::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-6">
module <code class="sig-name descname">ansi_style_6</code><span class="p">(</span>input <code class="sig-prename descclassname">x</code> <span>=</span> <span>0</span><span class="p">,</span> output <code class="sig-prename descclassname">y</code> <span>=</span> <span>2*2</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-6" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-6" title="module ansi_style_6"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_6</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-6" title="ansi_style_6::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-6" title="ansi_style_6::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-7">
module <code class="sig-name descname">ansi_style_7</code><span class="p">(</span>inout integer <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-7" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-7" title="module ansi_style_7"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_7</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-7" title="ansi_style_7::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-8">
module <code class="sig-name descname">ansi_style_8</code><span class="p">(</span>output <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-8" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-8" title="module ansi_style_8"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_8</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-8" title="ansi_style_8::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-9">
module <code class="sig-name descname">ansi_style_9</code><span class="p">(</span>input signed <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-9" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-9" title="module ansi_style_9"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_9</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-9" title="ansi_style_9::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-10">
module <code class="sig-name descname">ansi_style_10</code><span class="p">(</span><span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-10" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-10" title="module ansi_style_10"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_10</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-10" title="ansi_style_10::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-11">
module <code class="sig-name descname">ansi_style_11</code><span class="p">(</span><span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">,</span> input <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-11" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-11" title="module ansi_style_11"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_11</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-11" title="ansi_style_11::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-11" title="ansi_style_11::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-12">
module <code class="sig-name descname">ansi_style_12</code><span class="p">(</span><span class="p">(*</span> <span>attr</span> <span class="p">*)</span> output integer <code class="sig-prename descclassname">x</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-12" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-12" title="module ansi_style_12"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_12</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-12" title="ansi_style_12::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-13">
module <code class="sig-name descname">ansi_style_13</code><span class="p">(</span><span class="p">(*</span> <span>attr</span> <span class="p">*)</span> output integer <code class="sig-prename descclassname">x</code><span class="p">,</span><span class="p">(*</span> <span>attr_other</span> <span class="p">*)</span> input <span class="p">[</span><span>3:0</span><span class="p">]</span> <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-13" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-13" title="module ansi_style_13"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_13</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-13" title="ansi_style_13::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-13" title="ansi_style_13::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-14">
module <code class="sig-name descname">ansi_style_14</code><span class="p">(</span><span class="p">(*</span> <span>attr</span> <span class="p">*)</span> output integer <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">,</span><span class="p">(*</span> <span>other, attr</span> <span class="p">*)</span> wire <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-14" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-14" title="module ansi_style_14"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_14</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-14" title="ansi_style_14::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-14" title="ansi_style_14::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-15">
module <code class="sig-name descname">ansi_style_15</code><span class="p">(</span>ref <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">,</span> <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-15" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-15" title="module ansi_style_15"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_15</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-15" title="ansi_style_15::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-15" title="ansi_style_15::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-16">
module <code class="sig-name descname">ansi_style_16</code><span class="p">(</span>ref <code class="sig-prename descclassname">x</code><span class="p">[</span><span>7:0</span><span class="p">]</span><span class="p">,</span> <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-16" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-16" title="module ansi_style_16"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_16</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-16" title="ansi_style_16::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-16" title="ansi_style_16::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-17">
module <code class="sig-name descname">ansi_style_17</code><span class="p">(</span>ref <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">x</code><span class="p">[</span><span>7:0</span><span class="p">]</span><span class="p">,</span> <code class="sig-prename descclassname">y</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-17" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-17" title="module ansi_style_17"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_17</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-17" title="ansi_style_17::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-17" title="ansi_style_17::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-18">
module <code class="sig-name descname">ansi_style_18</code><span class="p">(</span>input <span>.</span><code class="sig-prename descclassname">ext1</code><span class="p">(</span><code class="sig-prename descclassname">x</code><span class="p">[</span><span>7:4</span><span class="p">]</span><span class="p">)</span><span class="p">,</span> input <span>.</span><code class="sig-prename descclassname">ext2</code><span class="p">(</span><code class="sig-prename descclassname">x</code><span class="p">[</span><span>3:0</span><span class="p">]</span><span class="p">)</span><span class="p">,</span> inout <code class="sig-prename descclassname">y</code><span class="p">,</span> output <span>.</span><code class="sig-prename descclassname">ext3</code><span class="p">(</span><code class="sig-prename descclassname">z</code><span class="p">)</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-18" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-18" title="module ansi_style_18"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_18</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-18" title="ansi_style_18::x"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">x</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-18" title="ansi_style_18::y"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">y</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-18" title="ansi_style_18::z"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">z</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-style-19">
module <code class="sig-name descname">ansi_style_19</code><span class="p">(</span>input <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">a</code><span class="p">,</span> input signed <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">b</code><span class="p">,</span> <code class="sig-prename descclassname">c</code><span class="p">,</span> <code class="sig-prename descclassname">d</code><span class="p">,</span> output <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">e</code><span class="p">,</span> output var signed <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">f</code><span class="p">,</span> <code class="sig-prename descclassname">g</code><span class="p">,</span> output signed <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-prename descclassname">h</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-style-19" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-style-19" title="module ansi_style_19"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_style_19</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">a</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::b"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">b</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::c"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">c</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::d"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">d</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::e"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">e</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::f"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">f</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::g"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">g</span></code></a>
<a class="reference internal" href="#verilog-ansi-style-19" title="ansi_style_19::h"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">h</span></code></a></p>
</dd></dl>

</div>
<div class="section" id="non-ansi-style">
<h2>Non-ANSI style<a class="headerlink" href="#non-ansi-style" title="Permalink to this headline">¶</a></h2>
<dl class="verilog module">
<dt id="verilog-test1">
<span class="p">(*</span> <span>attr = 2 * 2</span> <span class="p">*)</span> module <code class="sig-name descname">test1</code><span class="p">(</span><code class="sig-prename descclassname">a</code><span class="p">,</span> <code class="sig-prename descclassname">b</code><span class="p">,</span> <code class="sig-prename descclassname">c</code><span class="p">,</span> <code class="sig-prename descclassname">d</code><span class="p">,</span> <code class="sig-prename descclassname">e</code><span class="p">,</span> <code class="sig-prename descclassname">f</code><span class="p">,</span> <code class="sig-prename descclassname">g</code><span class="p">,</span> <code class="sig-prename descclassname">h</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-test1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-test2">
module <code class="sig-name descname">test2</code><span class="p">(</span><code class="sig-prename descclassname">a</code><span class="p">,</span> <code class="sig-prename descclassname">b</code><span class="p">,</span> <code class="sig-prename descclassname">c</code><span class="p">,</span> <code class="sig-prename descclassname">d</code><span class="p">,</span> <code class="sig-prename descclassname">e</code><span class="p">,</span> <code class="sig-prename descclassname">f</code><span class="p">,</span> <code class="sig-prename descclassname">g</code><span class="p">,</span> <code class="sig-prename descclassname">h</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-test2" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-complex-ports">
module <code class="sig-name descname">complex_ports</code><span class="p">(</span><span class="p">{</span><code class="sig-prename descclassname">c</code><span class="p">,</span> <code class="sig-prename descclassname">d</code><span class="p">}</span><span class="p">,</span> <span>.</span><code class="sig-prename descclassname">e</code><span class="p">(</span><code class="sig-prename descclassname">f</code><span class="p">)</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-complex-ports" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-split-ports">
module <code class="sig-name descname">split_ports</code><span class="p">(</span><code class="sig-prename descclassname">a</code><span class="p">[</span><span>7:4</span><span class="p">]</span><span class="p">,</span> <code class="sig-prename descclassname">a</code><span class="p">[</span><span>3:0</span><span class="p">]</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-split-ports" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-same-port">
module <code class="sig-name descname">same_port</code><span class="p">(</span><span>.</span><code class="sig-prename descclassname">a</code><span class="p">(</span><code class="sig-prename descclassname">i</code><span class="p">)</span><span class="p">,</span> <span>.</span><code class="sig-prename descclassname">b</code><span class="p">(</span><code class="sig-prename descclassname">i</code><span class="p">)</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-same-port" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-renamed-concat">
module <code class="sig-name descname">renamed_concat</code><span class="p">(</span><span>.</span><code class="sig-prename descclassname">a</code><span class="p">(</span><span class="p">{</span><code class="sig-prename descclassname">b</code><span class="p">,</span> <code class="sig-prename descclassname">c</code><span class="p">}</span><span class="p">)</span><span class="p">,</span> <code class="sig-prename descclassname">f</code><span class="p">,</span> <span>.</span><code class="sig-prename descclassname">g</code><span class="p">(</span><code class="sig-prename descclassname">h</code><span class="p">[</span><span>1</span><span class="p">]</span><span class="p">)</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-renamed-concat" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-same-input">
module <code class="sig-name descname">same_input</code><span class="p">(</span><code class="sig-prename descclassname">a</code><span class="p">,</span> <code class="sig-prename descclassname">a</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-same-input" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-mixed-direction">
module <code class="sig-name descname">mixed_direction</code><span class="p">(</span><span>.</span><code class="sig-prename descclassname">p</code><span class="p">(</span><span class="p">{</span><code class="sig-prename descclassname">a</code><span class="p">,</span> <code class="sig-prename descclassname">e</code><span class="p">}</span><span class="p">)</span><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-mixed-direction" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-parameters">
<h2>Module parameters<a class="headerlink" href="#module-parameters" title="Permalink to this headline">¶</a></h2>
<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-1">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_1</code><span class="p">#</span><span class="p">(</span><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-1" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-1" title="module non_ansi_params_test_1"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_1</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-params-test-1">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">ansi_params_test_1</code><span class="p">#</span><span class="p">(</span><span class="p">)</span><span class="p">(</span>input <code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-params-test-1" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-params-test-1" title="module ansi_params_test_1"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_params_test_1</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-2">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_2</code><span class="p">#</span><span class="p">(</span><code class="sig-prename descclassname">num</code> <span>=</span> <span>3</span><span class="p">,</span> <code class="sig-prename descclassname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-2" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-2" title="module non_ansi_params_test_2"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_2</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-2" title="non_ansi_params_test_2::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-2" title="non_ansi_params_test_2::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-params-test-2">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">ansi_params_test_2</code><span class="p">#</span><span class="p">(</span><code class="sig-prename descclassname">num</code> <span>=</span> <span>3</span><span class="p">,</span> <code class="sig-prename descclassname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">)</span><span class="p">(</span>input <code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-params-test-2" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-params-test-2" title="module ansi_params_test_2"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_params_test_2</span></code></a>,
<a class="reference internal" href="#verilog-ansi-params-test-2" title="ansi_params_test_2::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-ansi-params-test-2" title="ansi_params_test_2::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-3">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_3</code><span class="p">#</span><span class="p">(</span><code class="sig-prename descclassname">num</code><span class="p">,</span> <a class="reference internal" href="#verilog-non-ansi-params-test-3-other-num" title="parameter other_num"><code class="sig-prename descclassname">other_num</code></a><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-3" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-3" title="module non_ansi_params_test_3"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_3</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-3" title="non_ansi_params_test_3::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-3-other-num" title="parameter non_ansi_params_test_3::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a></p>
<p>Parameter <a class="reference internal" href="#verilog-non-ansi-params-test-3-other-num" title="parameter non_ansi_params_test_3::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a> is explicitly described below. The declaration in module header should link to it.</p>
<dl class="verilog parameter">
<dt id="verilog-non-ansi-params-test-3-other-num">
parameter <code class="sig-name descname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-3-other-num" title="Permalink to this definition">¶</a></dt>
<dd><p>Parameter description.</p>
</dd></dl>

</dd></dl>

<dl class="verilog module">
<dt id="verilog-ansi-params-test-3">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">ansi_params_test_3</code><span class="p">#</span><span class="p">(</span><code class="sig-prename descclassname">num</code><span class="p">,</span> <a class="reference internal" href="#verilog-ansi-params-test-3-other-num" title="parameter other_num"><code class="sig-prename descclassname">other_num</code></a><span class="p">)</span><span class="p">(</span>input <code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-params-test-3" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-ansi-params-test-3" title="module ansi_params_test_3"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">ansi_params_test_3</span></code></a>,
<a class="reference internal" href="#verilog-ansi-params-test-3" title="ansi_params_test_3::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-ansi-params-test-3-other-num" title="parameter ansi_params_test_3::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a></p>
<p>Parameter <a class="reference internal" href="#verilog-ansi-params-test-3-other-num" title="parameter ansi_params_test_3::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a> is explicitly described below. The declaration in module header should link to it.</p>
<dl class="verilog parameter">
<dt id="verilog-ansi-params-test-3-other-num">
parameter <code class="sig-name descname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">;</span><a class="headerlink" href="#verilog-ansi-params-test-3-other-num" title="Permalink to this definition">¶</a></dt>
<dd><p>Parameter description.</p>
</dd></dl>

</dd></dl>

<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-4">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_4</code><span class="p">#</span><span class="p">(</span>parameter <code class="sig-prename descclassname">num</code> <span>=</span> <span>3</span><span class="p">,</span> <code class="sig-prename descclassname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-4" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-4" title="module non_ansi_params_test_4"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_4</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-4" title="non_ansi_params_test_4::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-4" title="non_ansi_params_test_4::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a></p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-5">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_5</code><span class="p">#</span><span class="p">(</span>parameter <a class="reference internal" href="#verilog-non-ansi-params-test-5-num" title="parameter num"><code class="sig-prename descclassname">num</code></a> <span>=</span> <span>3</span><span class="p">,</span> localparam <code class="sig-prename descclassname">other_num</code> <span>=</span> <span>2 * 2</span><span class="p">,</span> <code class="sig-prename descclassname">yet_another_one</code> <span>=</span> <span>42</span><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-5" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-5" title="module non_ansi_params_test_5"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_5</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-5-num" title="parameter non_ansi_params_test_5::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-5" title="non_ansi_params_test_5::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a>
<a class="reference internal" href="#verilog-non-ansi-params-test-5" title="non_ansi_params_test_5::yet_another_one"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">yet_another_one</span></code></a></p>
<p>Parameter <a class="reference internal" href="#verilog-non-ansi-params-test-5-num" title="parameter non_ansi_params_test_5::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a> is explicitly described below. The declaration in module header should link to it.</p>
<dl class="verilog parameter">
<dt id="verilog-non-ansi-params-test-5-num">
parameter <code class="sig-name descname">num</code><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-5-num" title="Permalink to this definition">¶</a></dt>
<dd><p>Parameter description.</p>
</dd></dl>

</dd></dl>

<dl class="verilog module">
<dt id="verilog-non-ansi-params-test-6">
<span class="p">(*</span> <span>x=1</span> <span class="p">*)</span> module <code class="sig-name descname">non_ansi_params_test_6</code><span class="p">#</span><span class="p">(</span>parameter <code class="sig-prename descclassname">num</code> <span>=</span> <span>3</span><span class="p">,</span> localparam <code class="sig-prename descclassname">other_num</code><span class="p">,</span> <code class="sig-prename descclassname">yet_another_one</code> <span>=</span> <span>42</span><span class="p">)</span><span class="p">(</span><code class="sig-prename descclassname">port_name</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-non-ansi-params-test-6" title="Permalink to this definition">¶</a></dt>
<dd><p>References:
<a class="reference internal" href="#verilog-non-ansi-params-test-6" title="module non_ansi_params_test_6"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">non_ansi_params_test_6</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-6" title="non_ansi_params_test_6::num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">num</span></code></a>,
<a class="reference internal" href="#verilog-non-ansi-params-test-6" title="non_ansi_params_test_6::other_num"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">other_num</span></code></a>
<a class="reference internal" href="#verilog-non-ansi-params-test-6" title="non_ansi_params_test_6::yet_another_one"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">yet_another_one</span></code></a></p>
</dd></dl>

</div>
</div>


        </div>
        <div class="side-doc-outline">
            <div class="side-doc-outline--content"> 
<div class="localtoc">
    <p class="caption">
      <span class="caption-text">Table Of Contents</span>
    </p>
    <ul>
<li><a class="reference internal" href="#">verilog:module</a><ul>
<li><a class="reference internal" href="#ansi-style">ANSI style</a></li>
<li><a class="reference internal" href="#non-ansi-style">Non-ANSI style</a></li>
<li><a class="reference internal" href="#module-parameters">Module parameters</a></li>
</ul>
</li>
</ul>

</div>
            </div>
        </div>

      <div class="clearer"></div>
    </div><div class="pagenation">
     <a id="button-prev" href="parameter.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="P">
         <i class="pagenation-arrow-L material-icons">arrow_back</i>
         <div class="pagenation-text">
            <span class="pagenation-direction">Previous</span>
            <div>verilog:parameter</div>
         </div>
     </a>
     <a id="button-next" href="nesting.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="N">
        <i class="pagenation-arrow-R material-icons">arrow_forward</i>
        <div class="pagenation-text">
            <span class="pagenation-direction">Next</span>
            <div>Nesting and refs</div>
        </div>
     </a>
</div>
        <footer class="mdl-mini-footer">
    <div class="mdl-mini-footer__left-section">
      <div class="mdl-logo">sphinx-verilog-domain</div>
      
        <div>
          <ul>
            <li>
              <a href="https://symbiflow.github.io/" target="_blank">SymbiFlow</a>
            </li>
            <li>
              <a href="https://lists.librecores.org/listinfo/symbiflow" target="_blank">Mailing List</a>
            </li>
            <li>
              <a href="https://webchat.freenode.net/#symbiflow" target="_blank">IRC</a>
            </li>
            <li>
              <a href="https://join.slack.com/t/symbiflow/shared_invite/enQtNTkyMjcyNTkzOTY4LTU0MzhmYWNjOGMyMTkyNjA0MmEyMWM5OWY3ZDg5MWQ3ODlmOWQwZjk2YzBmMDBjMzkzMzNjYjkwYjAxZTMyNjQ">Slack</a>
            </li>
          </ul>
        </div>
    </div>

    <div class="mdl-mini-footer__right-section">
        <div>&copy; Copyright 2018, Various.</div>
      <div>Generated by <a href="http://sphinx.pocoo.org/">Sphinx</a> 3.1.2 using <a href="https://github.com/SymbiFlow/sphinx_symbiflow_theme">sphinx_symbiflow_theme</a>.</div>
    </div>
</footer>
        </main>
    </div>
  </body>
</html>