

================================================================
== Vivado HLS Report for 'fir11'
================================================================
* Date:           Wed Oct 24 20:39:18 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        fir11
* Solution:       solution5_pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    206|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    1505|      7|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     44|
|Register         |        -|      -|     712|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     28|    2217|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|       2|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |fir11_mul_32s_10ndEe_U3  |fir11_mul_32s_10ndEe  |        0|      4|  215|   1|
    |fir11_mul_32s_10ndEe_U4  |fir11_mul_32s_10ndEe  |        0|      4|  215|   1|
    |fir11_mul_32s_10ndEe_U5  |fir11_mul_32s_10ndEe  |        0|      4|  215|   1|
    |fir11_mul_32s_7nscud_U1  |fir11_mul_32s_7nscud  |        0|      4|  215|   1|
    |fir11_mul_32s_7nscud_U2  |fir11_mul_32s_7nscud  |        0|      4|  215|   1|
    |fir11_mul_32s_8s_bkb_U0  |fir11_mul_32s_8s_bkb  |        0|      4|  215|   1|
    |fir11_mul_32s_8s_bkb_U6  |fir11_mul_32s_8s_bkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     28| 1505|   7|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_199_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_207_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_203_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_195_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_212_p2   |     +    |      0|  0|  32|          32|          32|
    |y               |     +    |      0|  0|  32|          32|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0| 206|         192|         192|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |shift_reg_0               |  32|   0|   32|          0|
    |shift_reg_1               |  32|   0|   32|          0|
    |shift_reg_1_load_reg_227  |  32|   0|   32|          0|
    |shift_reg_2               |  32|   0|   32|          0|
    |shift_reg_3               |  32|   0|   32|          0|
    |shift_reg_4               |  32|   0|   32|          0|
    |shift_reg_5               |  32|   0|   32|          0|
    |shift_reg_5_load_reg_238  |  32|   0|   32|          0|
    |shift_reg_6               |  32|   0|   32|          0|
    |shift_reg_7               |  32|   0|   32|          0|
    |shift_reg_8               |  32|   0|   32|          0|
    |shift_reg_9               |  32|   0|   32|          0|
    |tmp1_reg_299              |  32|   0|   32|          0|
    |tmp2_reg_304              |  32|   0|   32|          0|
    |tmp4_reg_289              |  32|   0|   32|          0|
    |tmp_3_2_reg_294           |  32|   0|   32|          0|
    |tmp_3_4_reg_274           |  32|   0|   32|          0|
    |tmp_3_5_reg_279           |  32|   0|   32|          0|
    |tmp_3_6_reg_284           |  32|   0|   32|          0|
    |tmp_3_8_reg_259           |  32|   0|   32|          0|
    |tmp_3_reg_269             |  32|   0|   32|          0|
    |tmp_3_s_reg_264           |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 712|   0|  712|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     fir11    | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

