// Seed: 2732178663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = id_3;
  wire id_6;
  if (-1'b0 != id_6) begin : LABEL_0
    wire id_7;
  end
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_5;
  assign id_4 = -1;
  tri1 id_6 = -1 - id_2, id_7, id_8;
endmodule
