v++ -c -k  aes128GcmDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128GcmDec.cpp -o aes128GcmDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes128GcmEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128GcmEnc.cpp -o aes128GcmEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmDec
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/log/aes128GcmDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmEnc
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/log/aes128GcmEnc
Running Dispatch Server on port:45379
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmDec.xo.compile_summary, at Wed Jan  4 03:04:53 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:04:53 2023
Running Rule Check Server on port:46383
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmDec/v++_compile_aes128GcmDec_guidance.html', at Wed Jan  4 03:04:55 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Dispatch Server on port:36053
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmEnc.xo.compile_summary, at Wed Jan  4 03:04:56 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:04:56 2023
Running Rule Check Server on port:41921
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmEnc/v++_compile_aes128GcmEnc_guidance.html', at Wed Jan  4 03:05:00 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128GcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128GcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128GcmDec Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/aes128GcmDec/aes128GcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_PLAIN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'LOOP_GEN_PLAIN'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmDec/system_estimate_aes128GcmDec.xtxt
INFO: [v++ 60-586] Created aes128GcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 30s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128GcmEnc Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/aes128GcmEnc/aes128GcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_CIPHER'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'LOOP_GEN_CIPHER'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/report/aes128GcmEnc/system_estimate_aes128GcmEnc.xtxt
INFO: [v++ 60-586] Created aes128GcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 31s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128GcmDec.xo aes128GcmEnc.xo -o aes128Gcm.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/logs/link
Running Dispatch Server on port:34775
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin.link_summary, at Wed Jan  4 03:12:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:12:30 2023
Running Rule Check Server on port:41435
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link/v++_link_aes128Gcm_guidance.html', at Wed Jan  4 03:12:32 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:12:42] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmDec.xo --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmEnc.xo --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:12:46 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128GcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:12:47] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/iprepo/xilinx_com_hls_aes128GcmEnc_1_0,aes128GcmEnc -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/iprepo/xilinx_com_hls_aes128GcmDec_1_0,aes128GcmDec -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:13:05] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 61983 ; free virtual = 160404
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:13:06] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128GcmDec:1:aes128GcmDec_1 -nk aes128GcmEnc:1:aes128GcmEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128GcmDec, num: 1  {aes128GcmDec_1}
INFO: [CFGEN 83-0]   kernel: aes128GcmEnc, num: 1  {aes128GcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.inBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.IVBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.ADBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.numBlockInPerMessage to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.numBlockADPerMessage to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.outBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.tagBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.inBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.IVBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.ADBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.numBlockInPerMessage to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.numBlockADPerMessage to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.outBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.tagBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [03:13:20] cfgen finished successfully
Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 62571 ; free virtual = 161239
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:13:20] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:13:27] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 62321 ; free virtual = 160887
INFO: [v++ 60-1441] [03:13:27] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 62351 ; free virtual = 160913
INFO: [v++ 60-1443] [03:13:27] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [v++ 60-1441] [03:13:34] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 61239 ; free virtual = 159803
INFO: [v++ 60-1443] [03:13:34] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [v++ 60-1441] [03:13:39] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 57357 ; free virtual = 155962
INFO: [v++ 60-1443] [03:13:39] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128GcmEnc_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128GcmDec_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:14:18] Run vpl: Step create_project: Started
Creating Vivado project.
[03:14:30] Run vpl: Step create_project: Completed
[03:14:30] Run vpl: Step create_bd: Started
[03:15:48] Run vpl: Step create_bd: RUNNING...
[03:17:03] Run vpl: Step create_bd: RUNNING...
[03:17:07] Run vpl: Step create_bd: Completed
[03:17:07] Run vpl: Step update_bd: Started
[03:17:08] Run vpl: Step update_bd: Completed
[03:17:08] Run vpl: Step generate_target: Started
[03:18:24] Run vpl: Step generate_target: RUNNING...
[03:19:08] Run vpl: Step generate_target: Completed
[03:19:08] Run vpl: Step config_hw_runs: Started
[03:19:15] Run vpl: Step config_hw_runs: Completed
[03:19:15] Run vpl: Step synth: Started
[03:20:16] Block-level synthesis in progress, 0 of 11 jobs complete, 8 jobs running.
[03:20:47] Block-level synthesis in progress, 0 of 11 jobs complete, 8 jobs running.
[03:21:17] Block-level synthesis in progress, 0 of 11 jobs complete, 8 jobs running.
[03:21:48] Block-level synthesis in progress, 0 of 11 jobs complete, 8 jobs running.
[03:22:18] Block-level synthesis in progress, 0 of 11 jobs complete, 8 jobs running.
[03:22:49] Block-level synthesis in progress, 2 of 11 jobs complete, 6 jobs running.
[03:23:19] Block-level synthesis in progress, 4 of 11 jobs complete, 6 jobs running.
[03:23:49] Block-level synthesis in progress, 6 of 11 jobs complete, 4 jobs running.
[03:24:20] Block-level synthesis in progress, 6 of 11 jobs complete, 4 jobs running.
[03:24:50] Block-level synthesis in progress, 6 of 11 jobs complete, 4 jobs running.
[03:25:20] Block-level synthesis in progress, 7 of 11 jobs complete, 3 jobs running.
[03:25:51] Block-level synthesis in progress, 8 of 11 jobs complete, 2 jobs running.
[03:26:21] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[03:26:51] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[03:27:22] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[03:27:52] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[03:28:22] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[03:28:52] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:29:23] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:29:53] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:30:23] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:30:53] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:31:24] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:31:54] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:32:24] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:32:54] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:33:25] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:33:55] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:34:26] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:34:56] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:35:27] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:35:57] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:36:27] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:36:58] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:37:28] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:37:59] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:38:29] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:38:59] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:39:29] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:40:00] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:40:30] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:41:01] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:41:31] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:42:01] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:42:32] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:43:02] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:43:32] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:44:03] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:44:33] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:45:03] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:45:34] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:46:04] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:46:34] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:47:05] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:47:35] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:48:06] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:48:36] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:49:07] Block-level synthesis in progress, 9 of 11 jobs complete, 2 jobs running.
[03:49:37] Block-level synthesis in progress, 10 of 11 jobs complete, 1 job running.
[03:50:07] Block-level synthesis in progress, 10 of 11 jobs complete, 1 job running.
[03:50:38] Block-level synthesis in progress, 10 of 11 jobs complete, 1 job running.
[03:51:08] Block-level synthesis in progress, 11 of 11 jobs complete, 0 jobs running.
[03:51:38] Top-level synthesis in progress.
[03:52:09] Top-level synthesis in progress.
[03:52:39] Top-level synthesis in progress.
[03:53:10] Top-level synthesis in progress.
[03:53:40] Top-level synthesis in progress.
[03:54:11] Top-level synthesis in progress.
[03:54:41] Top-level synthesis in progress.
[03:54:54] Run vpl: Step synth: Completed
[03:54:54] Run vpl: Step impl: Started
[04:09:07] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 55m 22s 

[04:09:07] Starting logic optimization..
[04:11:40] Phase 1 Retarget
[04:12:10] Phase 2 Constant propagation
[04:12:41] Phase 3 Sweep
[04:13:42] Phase 4 BUFG optimization
[04:14:13] Phase 5 Shift Register Optimization
[04:14:13] Phase 6 Post Processing Netlist
[04:17:16] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 08s 

[04:17:16] Starting logic placement..
[04:19:18] Phase 1 Placer Initialization
[04:19:18] Phase 1.1 Placer Initialization Netlist Sorting
[04:24:22] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[04:26:24] Phase 1.3 Build Placer Netlist Model
[04:28:56] Phase 1.4 Constrain Clocks/Macros
[04:29:27] Phase 2 Global Placement
[04:29:27] Phase 2.1 Floorplanning
[04:30:58] Phase 2.1.1 Partition Driven Placement
[04:30:58] Phase 2.1.1.1 PBP: Partition Driven Placement
[04:33:01] Phase 2.1.1.2 PBP: Clock Region Placement
[04:36:36] Phase 2.1.1.3 PBP: Compute Congestion
[04:36:36] Phase 2.1.1.4 PBP: UpdateTiming
[04:37:07] Phase 2.1.1.5 PBP: Add part constraints
[04:37:07] Phase 2.2 Update Timing before SLR Path Opt
[04:37:37] Phase 2.3 Global Placement Core
[04:50:51] Phase 2.3.1 Physical Synthesis In Placer
[04:55:55] Phase 3 Detail Placement
[04:55:55] Phase 3.1 Commit Multi Column Macros
[04:55:55] Phase 3.2 Commit Most Macros & LUTRAMs
[04:58:59] Phase 3.3 Small Shape DP
[04:58:59] Phase 3.3.1 Small Shape Clustering
[05:01:33] Phase 3.3.2 Flow Legalize Slice Clusters
[05:02:03] Phase 3.3.3 Slice Area Swap
[05:05:37] Phase 3.4 Place Remaining
[05:05:37] Phase 3.5 Re-assign LUT pins
[05:06:39] Phase 3.6 Pipeline Register Optimization
[05:06:39] Phase 3.7 Fast Optimization
[05:10:14] Phase 4 Post Placement Optimization and Clean-Up
[05:10:14] Phase 4.1 Post Commit Optimization
[05:12:16] Phase 4.1.1 Post Placement Optimization
[05:12:16] Phase 4.1.1.1 BUFG Insertion
[05:12:16] Phase 1 Physical Synthesis Initialization
[05:13:17] Phase 4.1.1.2 BUFG Replication
[05:25:30] Phase 4.1.1.3 Replication
[05:27:33] Phase 4.2 Post Placement Cleanup
[05:28:03] Phase 4.3 Placer Reporting
[05:28:03] Phase 4.3.1 Print Estimated Congestion
[05:28:34] Phase 4.4 Final Placement Cleanup
[05:47:25] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 30m 09s 

[05:47:25] Starting logic routing..
[05:48:26] Phase 1 Build RT Design
[05:50:58] Phase 2 Router Initialization
[05:51:28] Phase 2.1 Fix Topology Constraints
[05:54:31] Phase 2.2 Pre Route Cleanup
[05:55:01] Phase 2.3 Global Clock Net Routing
[05:56:03] Phase 2.4 Update Timing
[06:00:07] Phase 2.5 Update Timing for Bus Skew
[06:00:07] Phase 2.5.1 Update Timing
[06:02:09] Phase 3 Initial Routing
[06:02:09] Phase 3.1 Global Routing
[06:06:44] Phase 4 Rip-up And Reroute
[06:06:44] Phase 4.1 Global Iteration 0
[06:38:12] Phase 4.2 Global Iteration 1
[06:41:14] Phase 4.3 Global Iteration 2
[06:44:17] Phase 4.4 Global Iteration 3
[06:48:49] Phase 4.5 Global Iteration 4
[06:52:22] Phase 4.6 Global Iteration 5
[06:56:58] Phase 4.7 Global Iteration 6
[07:00:01] Phase 5 Delay and Skew Optimization
[07:00:01] Phase 5.1 Delay CleanUp
[07:00:01] Phase 5.1.1 Update Timing
[07:01:32] Phase 5.1.2 Update Timing
[07:03:04] Phase 5.2 Clock Skew Optimization
[07:03:34] Phase 6 Post Hold Fix
[07:03:34] Phase 6.1 Hold Fix Iter
[07:03:34] Phase 6.1.1 Update Timing
[07:05:36] Phase 7 Leaf Clock Prog Delay Opt
[07:09:10] Phase 7.1 Delay CleanUp
[07:09:10] Phase 7.1.1 Update Timing
[07:10:42] Phase 7.1.2 Update Timing
[07:12:14] Phase 7.2 Hold Fix Iter
[07:12:14] Phase 7.2.1 Update Timing
[07:16:49] Phase 8 Route finalize
[07:17:20] Phase 9 Verifying routed nets
[07:17:50] Phase 10 Depositing Routes
[07:18:52] Phase 11 Post Router Timing
[07:19:53] Phase 12 Physical Synthesis in Router
[07:19:53] Phase 12.1 Physical Synthesis Initialization
[07:22:26] Phase 12.2 Critical Path Optimization
[07:23:57] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 36m 32s 

[07:23:57] Starting bitstream generation..
[07:49:27] Creating bitmap...
[08:03:13] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[08:03:13] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 39m 15s 
[08:05:02] Run vpl: Step impl: Completed
[08:05:03] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [08:05:03] Run run_link: Step vpl: Completed
Time (s): cpu = 00:04:19 ; elapsed = 04:51:24 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 133645 ; free virtual = 231595
INFO: [v++ 60-1443] [08:05:03] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 395, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 232
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.rtd -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [08:05:09] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 135990 ; free virtual = 233939
INFO: [v++ 60-1443] [08:05:09] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 34806680 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4822 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 40053 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/aes128Gcm.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 23066 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (34906928 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [08:05:09] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 135957 ; free virtual = 233939
INFO: [v++ 60-1443] [08:05:09] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin.info --input /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [v++ 60-1441] [08:05:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 135958 ; free virtual = 233940
INFO: [v++ 60-1443] [08:05:11] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/link/run_link
INFO: [v++ 60-1441] [08:05:11] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 135958 ; free virtual = 233940
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link/system_estimate_aes128Gcm.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.ltx
INFO: [v++ 60-586] Created aes128Gcm.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link/v++_link_aes128Gcm_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Gcm/aes128Gcm.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 52m 51s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
