<H2 style="MARGIN: 12pt 0cm 6pt 28.8pt"><SPAN lang=EN-US style="FONT-SIZE: 20pt; mso-bidi-font-size: 14.0pt"><EM><FONT face=&#23435;&#20307;>3.3 # SystemC Logic Vector Data Types </FONT></EM></SPAN></H2>
<P><SPAN lang=EN-US style="FONT-SIZE: 18pt; mso-bidi-font-size: 12.0pt"><FONT face=&#23435;&#20307;><FONT class=extract>SystemC provides two logic vector types: sc_bv&lt;W&gt; (bit vector) and sc_lv&lt;W&gt; (logic vector), and a single-bit logic type sc_logic.</FONT> Early versions of SystemC defined sc_bit, a single-bit version of sc_bv&lt;W&gt;, which was deprecated by the IEEE SystemC Standard. Older applications that used the sc_bit data type may replace instances of sc_bit with the C++ bool data type. </FONT></SPAN></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 18pt; mso-bidi-font-size: 12.0pt"><FONT class=extract face=&#23435;&#20307;>The SystemC logic vector types are intended to model at a very low level (near RTL) and do not implement arithmetic operations. They do implement a full range of assignment and logical operations, given some obvious restrictions. For example, </FONT></SPAN></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 18pt; mso-bidi-font-size: 12.0pt"><FONT face=&#23435;&#20307;><FONT class=extract>an sc_lv&lt;W&gt; with high-z or unknown bit values cannot be assigned to an sc_bv&lt;W&gt; without losing some information.</FONT> </FONT></SPAN>