#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 12 13:52:06 2024
# Process ID: 3120
# Current directory: E:/Git_Hub/Verilog/Verilog-and-RTL/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9572 E:\Git_Hub\Verilog\Verilog-and-RTL\DMA\DMA.xpr
# Log file: E:/Git_Hub/Verilog/Verilog-and-RTL/DMA/vivado.log
# Journal file: E:/Git_Hub/Verilog/Verilog-and-RTL/DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Git_Hub/Verilog/Verilog-and-RTL/DMA/DMA.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/Zybo/DMA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 873.051 ; gain = 147.219
update_compile_order -fileset sources_1
open_bd_design {E:/Git_Hub/Verilog/Verilog-and-RTL/DMA/DMA.srcs/sources_1/bd/DMA/DMA.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <DMA> from BD file <E:/Git_Hub/Verilog/Verilog-and-RTL/DMA/DMA.srcs/sources_1/bd/DMA/DMA.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 999.195 ; gain = 98.281
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 22:15:51 2024...
