###############################################################
#  Generated by:      Cadence Innovus 21.38-s099_1
#  OS:                Linux x86_64(Host ID net1580)
#  Generated on:      Sat Aug 16 23:42:09 2025
#  Design:            VLP_COUNTER
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Setup Check with Pin oCounter_reg[0]/CK 
Endpoint:   oCounter_reg[0]/D (v) checked with  leading edge of 'core_clock'
Beginpoint: iEn               (v) triggered by  leading edge of 'core_clock'
Path Groups: {in2reg}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   2.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 2.360
- Arrival Time                  1.048
= Slack Time                    1.312
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +---------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |            |         |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+---------+----------| 
     |                 | iEn v      |         |       |   1.000 |    2.312 | 
     | g55__6260       | A v -> Z v | XOR2_X1 | 0.048 |   1.048 |    2.360 | 
     | oCounter_reg[0] | D v        | DFFS_X1 | 0.000 |   1.048 |    2.360 | 
     +---------------------------------------------------------------------+ 

