{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 10:03:31 2021 " "Info: Processing started: Sat Nov 13 10:03:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off m8hz -c m8hz --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off m8hz -c m8hz --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "co1 " "Info: Detected ripple clock \"co1\" as buffer" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register q1\[11\] register q1\[12\] 180.51 MHz 5.54 ns Internal " "Info: Clock \"clk\" has Internal fmax of 180.51 MHz between source register \"q1\[11\]\" and destination register \"q1\[12\]\" (period= 5.54 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.274 ns + Longest register register " "Info: + Longest register to register delay is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q1\[11\] 1 REG LCFF_X17_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N1; Fanout = 3; REG Node = 'q1\[11\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[11] } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.494 ns) 1.956 ns Equal0~3 2 COMB LCCOMB_X24_Y11_N8 1 " "Info: 2: + IC(1.462 ns) + CELL(0.494 ns) = 1.956 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { q1[11] Equal0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.370 ns) 3.740 ns Equal0~7 3 COMB LCCOMB_X17_Y11_N8 9 " "Info: 3: + IC(1.414 ns) + CELL(0.370 ns) = 3.740 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 9; COMB Node = 'Equal0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Equal0~3 Equal0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 5.166 ns q1~27 4 COMB LCCOMB_X15_Y11_N26 1 " "Info: 4: + IC(1.056 ns) + CELL(0.370 ns) = 5.166 ns; Loc. = LCCOMB_X15_Y11_N26; Fanout = 1; COMB Node = 'q1~27'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { Equal0~7 q1~27 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.274 ns q1\[12\] 5 REG LCFF_X15_Y11_N27 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.274 ns; Loc. = LCFF_X15_Y11_N27; Fanout = 3; REG Node = 'q1\[12\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { q1~27 q1[12] } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 25.45 % ) " "Info: Total cell delay = 1.342 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.932 ns ( 74.55 % ) " "Info: Total interconnect delay = 3.932 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { q1[11] Equal0~3 Equal0~7 q1~27 q1[12] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { q1[11] {} Equal0~3 {} Equal0~7 {} q1~27 {} q1[12] {} } { 0.000ns 1.462ns 1.414ns 1.056ns 0.000ns } { 0.000ns 0.494ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns q1\[12\] 3 REG LCFF_X15_Y11_N27 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X15_Y11_N27; Fanout = 3; REG Node = 'q1\[12\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl q1[12] } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl q1[12] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} q1[12] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns q1\[11\] 3 REG LCFF_X17_Y10_N1 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X17_Y10_N1; Fanout = 3; REG Node = 'q1\[11\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl q1[11] } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl q1[11] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} q1[11] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl q1[12] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} q1[12] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl q1[11] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} q1[11] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { q1[11] Equal0~3 Equal0~7 q1~27 q1[12] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { q1[11] {} Equal0~3 {} Equal0~7 {} q1~27 {} q1[12] {} } { 0.000ns 1.462ns 1.414ns 1.056ns 0.000ns } { 0.000ns 0.494ns 0.370ns 0.370ns 0.108ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl q1[12] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} q1[12] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl q1[11] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} q1[11] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk c co2 11.785 ns register " "Info: tco from clock \"clk\" to destination pin \"c\" through register \"co2\" is 11.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.390 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.970 ns) 4.015 ns co1 2 REG LCFF_X17_Y11_N9 1 " "Info: 2: + IC(1.945 ns) + CELL(0.970 ns) = 4.015 ns; Loc. = LCFF_X17_Y11_N9; Fanout = 1; REG Node = 'co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.709 ns) + CELL(0.666 ns) 7.390 ns co2 3 REG LCFF_X3_Y2_N25 2 " "Info: 3: + IC(2.709 ns) + CELL(0.666 ns) = 7.390 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 2; REG Node = 'co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { co1 co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.02 % ) " "Info: Total cell delay = 2.736 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 62.98 % ) " "Info: Total interconnect delay = 4.654 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk co1 co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} co1 {} co2 {} } { 0.000ns 0.000ns 1.945ns 2.709ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.091 ns + Longest register pin " "Info: + Longest register to pin delay is 4.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns co2 1 REG LCFF_X3_Y2_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 2; REG Node = 'co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(3.066 ns) 4.091 ns c 2 PIN PIN_30 0 " "Info: 2: + IC(1.025 ns) + CELL(3.066 ns) = 4.091 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'c'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { co2 c } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 74.94 % ) " "Info: Total cell delay = 3.066 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 25.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 25.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { co2 c } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { co2 {} c {} } { 0.000ns 1.025ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk co1 co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} co1 {} co2 {} } { 0.000ns 0.000ns 1.945ns 2.709ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { co2 c } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { co2 {} c {} } { 0.000ns 1.025ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 10:03:32 2021 " "Info: Processing ended: Sat Nov 13 10:03:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
