<module HW_revision="n/a" XML_version="1.0" acronym="" description=""
	name="CONTROLSS_CTRL_CONTROLSS_CTRL">
	<register acronym="CONTROLSS_CTRL_PID" description="" id="CONTROLSS_CTRL_PID" offset="0x0"
		width="32">
		<bitfield begin="31" description="Not Defined" end="16" id="PID_MSB16" range="31 - 16"
			resetval="0x24960" rwaccess="RO" width="16"></bitfield>
		<bitfield begin="15" description="Not Defined" end="11" id="PID_MISC" range="15 - 11"
			resetval="0x0" rwaccess="RO" width="5"></bitfield>
		<bitfield begin="10" description="Not Defined" end="8" id="PID_MAJOR" range="10 - 8"
			resetval="0x2" rwaccess="RO" width="3"></bitfield>
		<bitfield begin="7" description="Not Defined" end="6" id="PID_CUSTOM" range="7 - 6"
			resetval="0x0" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="5" description="Not Defined" end="0" id="PID_MINOR" range="5 - 0"
			resetval="0x20" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0" description=""
		id="CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0" offset="0x4" width="32">
		<bitfield begin="31"
			description="ETPWM15 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="30" id="ETPWM15" range="31 - 30" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="29"
			description="ETPWM14 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="28" id="ETPWM14" range="29 - 28" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="27"
			description="ETPWM13 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="26" id="ETPWM13" range="27 - 26" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="25"
			description="ETPWM12 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="24" id="ETPWM12" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="ETPWM11 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="22" id="ETPWM11" range="23 - 22" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="21"
			description="ETPWM10 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="20" id="ETPWM10" range="21 - 20" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="19"
			description="ETPWM9 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="18" id="ETPWM9" range="19 - 18" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="17"
			description="ETPWM8 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="16" id="ETPWM8" range="17 - 16" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="15"
			description="ETPWM7 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="14" id="ETPWM7" range="15 - 14" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="13"
			description="ETPWM6 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="12" id="ETPWM6" range="13 - 12" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="11"
			description="ETPWM5 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="10" id="ETPWM5" range="11 - 10" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="9"
			description="ETPWM4 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="8" id="ETPWM4" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="ETPWM3 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="6" id="ETPWM3" range="7 - 6" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="5"
			description="ETPWM2 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="4" id="ETPWM2" range="5 - 4" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="3"
			description="ETPWM1 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="2" id="ETPWM1" range="3 - 2" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="1"
			description="ETPWM0 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="0" id="ETPWM0" range="1 - 0" resetval="0x0" rwaccess="RW" width="2"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM_STATICXBAR_SEL1" description=""
		id="CONTROLSS_CTRL_EPWM_STATICXBAR_SEL1" offset="0x8" width="32">
		<bitfield begin="31"
			description="ETPWM31 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="30" id="ETPWM31" range="31 - 30" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="29"
			description="ETPWM30 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="28" id="ETPWM30" range="29 - 28" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="27"
			description="ETPWM29 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="26" id="ETPWM29" range="27 - 26" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="25"
			description="ETPWM28 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="24" id="ETPWM28" range="25 - 24" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="23"
			description="ETPWM27 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="22" id="ETPWM27" range="23 - 22" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="21"
			description="ETPWM26 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="20" id="ETPWM26" range="21 - 20" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="19"
			description="ETPWM25 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="18" id="ETPWM25" range="19 - 18" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="17"
			description="ETPWM24 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="16" id="ETPWM24" range="17 - 16" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="15"
			description="ETPWM23 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="14" id="ETPWM23" range="15 - 14" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="13"
			description="ETPWM22 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="12" id="ETPWM22" range="13 - 12" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="11"
			description="ETPWM21 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="10" id="ETPWM21" range="11 - 10" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="9"
			description="ETPWM20 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="8" id="ETPWM20" range="9 - 8" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="7"
			description="ETPWM19 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="6" id="ETPWM19" range="7 - 6" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="5"
			description="ETPWM18 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="4" id="ETPWM18" range="5 - 4" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="3"
			description="ETPWM17 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="2" id="ETPWM17" range="3 - 2" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="1"
			description="ETPWM16 access from PCR grouping -  00 = G0, 01 = G1, 01 = G2, 11 = G3"
			end="0" id="ETPWM16" range="1 - 0" resetval="0x0" rwaccess="RW" width="2"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM_CLKSYNC" description="" id="CONTROLSS_CTRL_EPWM_CLKSYNC"
		offset="0x10" width="32">
		<bitfield begin="31"
			description="ETPWM clock sync for each EPWM instance1: will allow CLK SYNC when GBCLKSYNC is written in0: No CLK SYNC when GBCLKSYNC is written in"
			end="0" id="BIT" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM1_CLK0_SEL" description=""
		id="CONTROLSS_CTRL_SDFM1_CLK0_SEL" offset="0x18" width="1">
		<bitfield begin="0"
			description="SDFM1 clock CK0 select0: source is SDFM1 CK0 from Pinmux1: source is SDFM0 CK0 from Pinmux"
			end="0" id="SEL" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EMUSTOPN_MASK" description=""
		id="CONTROLSS_CTRL_EMUSTOPN_MASK" offset="0x20" width="8">
		<bitfield begin="3"
			description="Bit-mask for debug suspend cpu cores to EPWM0: CR5B1 enabled to control EMUSTOPn1: CR5B1 disabled to control EMUSTOPn"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Bit-mask for debug suspend cpu cores to EPWM0: CR5A1 enabled to control EMUSTOPn1: CR5A1 disabled to control EMUSTOPn"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Bit-mask for debug suspend cpu cores to EPWM0: CR5B0 enabled to control EMUSTOPn1: CR5B0 disabled to control EMUSTOPn"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Bit-mask for debug suspend cpu cores to EPWM0: CR5A0 enabled to control EMUSTOPn1: CR5A0 disabled to control EMUSTOPn"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CLB_AQ_EN0" description="" id="CONTROLSS_CTRL_CLB_AQ_EN0"
		offset="0x28" width="32">
		<bitfield begin="31" description="Enable ICCS control to CLB_AQ signal of PWM[15:0]" end="0"
			id="ENABLE" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CLB_AQ_EN1" description="" id="CONTROLSS_CTRL_CLB_AQ_EN1"
		offset="0x30" width="32">
		<bitfield begin="31" description="Enable ICCS control to CLB_AQ signal of PWM[31:16]"
			end="0" id="ENABLE" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CLB_DB_EN0" description="" id="CONTROLSS_CTRL_CLB_DB_EN0"
		offset="0x38" width="32">
		<bitfield begin="31" description="Enable ICCS control to CLB_DB signal of PWM[15:0]" end="0"
			id="ENABLE" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CLB_DB_EN1" description="" id="CONTROLSS_CTRL_CLB_DB_EN1"
		offset="0x40" width="32">
		<bitfield begin="31" description="Enable ICCS control to CLB_DB signal of PWM[31:16]"
			end="0" id="ENABLE" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM0_CLK_GATE" offset="0x100" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM1_CLK_GATE" offset="0x104" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM2_CLK_GATE" offset="0x108" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM3_CLK_GATE" offset="0x10C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM4_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM4_CLK_GATE" offset="0x110" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM5_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM5_CLK_GATE" offset="0x114" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM6_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM6_CLK_GATE" offset="0x118" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM7_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM7_CLK_GATE" offset="0x11C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM8_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM8_CLK_GATE" offset="0x120" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM9_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM9_CLK_GATE" offset="0x124" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM10_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM10_CLK_GATE" offset="0x128" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM11_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM11_CLK_GATE" offset="0x12C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM12_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM12_CLK_GATE" offset="0x130" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM13_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM13_CLK_GATE" offset="0x134" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM14_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM14_CLK_GATE" offset="0x138" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM15_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM15_CLK_GATE" offset="0x13C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM16_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM16_CLK_GATE" offset="0x140" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM17_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM17_CLK_GATE" offset="0x144" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM18_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM18_CLK_GATE" offset="0x148" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM19_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM19_CLK_GATE" offset="0x14C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM20_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM20_CLK_GATE" offset="0x150" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM21_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM21_CLK_GATE" offset="0x154" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM22_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM22_CLK_GATE" offset="0x158" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM23_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM23_CLK_GATE" offset="0x15C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM24_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM24_CLK_GATE" offset="0x160" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM25_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM25_CLK_GATE" offset="0x164" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM26_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM26_CLK_GATE" offset="0x168" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM27_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM27_CLK_GATE" offset="0x16C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM28_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM28_CLK_GATE" offset="0x170" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM29_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM29_CLK_GATE" offset="0x174" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM30_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM30_CLK_GATE" offset="0x178" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM31_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ETPWM31_CLK_GATE" offset="0x17C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding etpwm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX0_CLK_GATE" offset="0x180" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_tx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX1_CLK_GATE" offset="0x184" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_tx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX2_CLK_GATE" offset="0x188" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_tx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX3_CLK_GATE" offset="0x18C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_tx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_RX0_CLK_GATE" offset="0x190" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_rx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_RX1_CLK_GATE" offset="0x194" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_rx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_RX2_CLK_GATE" offset="0x198" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_rx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_RX3_CLK_GATE" offset="0x19C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding fsi_rx"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA0_CLK_GATE" offset="0x1A0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA1_CLK_GATE" offset="0x1A4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA2_CLK_GATE" offset="0x1A8" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA3_CLK_GATE" offset="0x1AC" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA4_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA4_CLK_GATE" offset="0x1B0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA5_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA5_CLK_GATE" offset="0x1B4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA6_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA6_CLK_GATE" offset="0x1B8" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA7_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA7_CLK_GATE" offset="0x1BC" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA8_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA8_CLK_GATE" offset="0x1C0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA9_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSA9_CLK_GATE" offset="0x1C4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss12b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB0_CLK_GATE" offset="0x1D0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB1_CLK_GATE" offset="0x1D4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB2_CLK_GATE" offset="0x1D8" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB3_CLK_GATE" offset="0x1DC" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB4_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB4_CLK_GATE" offset="0x1E0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB5_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB5_CLK_GATE" offset="0x1E4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB6_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB6_CLK_GATE" offset="0x1E8" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB7_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB7_CLK_GATE" offset="0x1EC" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB8_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB8_CLK_GATE" offset="0x1F0" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB9_CLK_GATE" description=""
		id="CONTROLSS_CTRL_CMPSSB9_CLK_GATE" offset="0x1F4" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding cmpss8b"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP0_CLK_GATE" offset="0x200" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP1_CLK_GATE" offset="0x204" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP2_CLK_GATE" offset="0x208" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP3_CLK_GATE" offset="0x20C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP4_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP4_CLK_GATE" offset="0x210" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP5_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP5_CLK_GATE" offset="0x214" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP6_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP6_CLK_GATE" offset="0x218" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP7_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP7_CLK_GATE" offset="0x21C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP8_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP8_CLK_GATE" offset="0x220" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP9_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ECAP9_CLK_GATE" offset="0x224" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding ecap"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_EQEP0_CLK_GATE" offset="0x240" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding eqep"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_EQEP1_CLK_GATE" offset="0x244" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding eqep"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_EQEP2_CLK_GATE" offset="0x248" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding eqep"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_SDFM0_CLK_GATE" offset="0x250" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding sdfm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_SDFM1_CLK_GATE" offset="0x254" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding sdfm"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_DAC_CLK_GATE" description="" id="CONTROLSS_CTRL_DAC_CLK_GATE"
		offset="0x258" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for dac" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ADC0_CLK_GATE" offset="0x25C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding adc"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ADC1_CLK_GATE" offset="0x260" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding adc"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ADC2_CLK_GATE" offset="0x264" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding adc"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ADC3_CLK_GATE" offset="0x268" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding adc"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC4_CLK_GATE" description=""
		id="CONTROLSS_CTRL_ADC4_CLK_GATE" offset="0x26C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding adc"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO0_CLK_GATE" description=""
		id="CONTROLSS_CTRL_OTTO0_CLK_GATE" offset="0x270" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding otto"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO1_CLK_GATE" description=""
		id="CONTROLSS_CTRL_OTTO1_CLK_GATE" offset="0x274" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding otto"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO2_CLK_GATE" description=""
		id="CONTROLSS_CTRL_OTTO2_CLK_GATE" offset="0x278" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding otto"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO3_CLK_GATE" description=""
		id="CONTROLSS_CTRL_OTTO3_CLK_GATE" offset="0x27C" width="8">
		<bitfield begin="2" description="writing '111' will gate clock for corresponding otto"
			end="0" id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE" offset="0x280" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding sdfm pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE" offset="0x284" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding sdfm pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE" offset="0x288" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding fsi rx pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX1_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX1_PLL_CLK_GATE" offset="0x28C" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding fsi rx pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX2_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX2_PLL_CLK_GATE" offset="0x290" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding fsi rx pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX3_PLL_CLK_GATE" description=""
		id="CONTROLSS_CTRL_FSI_TX3_PLL_CLK_GATE" offset="0x294" width="8">
		<bitfield begin="2"
			description="writing '111' will gate clock for corresponding fsi rx pll clock" end="0"
			id="CLK_GATE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM0_RST" description="" id="CONTROLSS_CTRL_ETPWM0_RST"
		offset="0x300" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM1_RST" description="" id="CONTROLSS_CTRL_ETPWM1_RST"
		offset="0x304" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM2_RST" description="" id="CONTROLSS_CTRL_ETPWM2_RST"
		offset="0x308" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM3_RST" description="" id="CONTROLSS_CTRL_ETPWM3_RST"
		offset="0x30C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM4_RST" description="" id="CONTROLSS_CTRL_ETPWM4_RST"
		offset="0x310" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM5_RST" description="" id="CONTROLSS_CTRL_ETPWM5_RST"
		offset="0x314" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM6_RST" description="" id="CONTROLSS_CTRL_ETPWM6_RST"
		offset="0x318" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM7_RST" description="" id="CONTROLSS_CTRL_ETPWM7_RST"
		offset="0x31C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM8_RST" description="" id="CONTROLSS_CTRL_ETPWM8_RST"
		offset="0x320" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM9_RST" description="" id="CONTROLSS_CTRL_ETPWM9_RST"
		offset="0x324" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM10_RST" description="" id="CONTROLSS_CTRL_ETPWM10_RST"
		offset="0x328" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM11_RST" description="" id="CONTROLSS_CTRL_ETPWM11_RST"
		offset="0x32C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM12_RST" description="" id="CONTROLSS_CTRL_ETPWM12_RST"
		offset="0x330" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM13_RST" description="" id="CONTROLSS_CTRL_ETPWM13_RST"
		offset="0x334" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM14_RST" description="" id="CONTROLSS_CTRL_ETPWM14_RST"
		offset="0x338" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM15_RST" description="" id="CONTROLSS_CTRL_ETPWM15_RST"
		offset="0x33C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM16_RST" description="" id="CONTROLSS_CTRL_ETPWM16_RST"
		offset="0x340" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM17_RST" description="" id="CONTROLSS_CTRL_ETPWM17_RST"
		offset="0x344" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM18_RST" description="" id="CONTROLSS_CTRL_ETPWM18_RST"
		offset="0x348" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM19_RST" description="" id="CONTROLSS_CTRL_ETPWM19_RST"
		offset="0x34C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM20_RST" description="" id="CONTROLSS_CTRL_ETPWM20_RST"
		offset="0x350" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM21_RST" description="" id="CONTROLSS_CTRL_ETPWM21_RST"
		offset="0x354" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM22_RST" description="" id="CONTROLSS_CTRL_ETPWM22_RST"
		offset="0x358" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM23_RST" description="" id="CONTROLSS_CTRL_ETPWM23_RST"
		offset="0x35C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM24_RST" description="" id="CONTROLSS_CTRL_ETPWM24_RST"
		offset="0x360" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM25_RST" description="" id="CONTROLSS_CTRL_ETPWM25_RST"
		offset="0x364" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM26_RST" description="" id="CONTROLSS_CTRL_ETPWM26_RST"
		offset="0x368" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM27_RST" description="" id="CONTROLSS_CTRL_ETPWM27_RST"
		offset="0x36C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM28_RST" description="" id="CONTROLSS_CTRL_ETPWM28_RST"
		offset="0x370" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM29_RST" description="" id="CONTROLSS_CTRL_ETPWM29_RST"
		offset="0x374" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM30_RST" description="" id="CONTROLSS_CTRL_ETPWM30_RST"
		offset="0x378" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ETPWM31_RST" description="" id="CONTROLSS_CTRL_ETPWM31_RST"
		offset="0x37C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding etpwm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX0_RST" description="" id="CONTROLSS_CTRL_FSI_TX0_RST"
		offset="0x380" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_tx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX1_RST" description="" id="CONTROLSS_CTRL_FSI_TX1_RST"
		offset="0x384" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_tx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX2_RST" description="" id="CONTROLSS_CTRL_FSI_TX2_RST"
		offset="0x388" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_tx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_TX3_RST" description="" id="CONTROLSS_CTRL_FSI_TX3_RST"
		offset="0x38C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_tx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX0_RST" description="" id="CONTROLSS_CTRL_FSI_RX0_RST"
		offset="0x390" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_rx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX1_RST" description="" id="CONTROLSS_CTRL_FSI_RX1_RST"
		offset="0x394" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_rx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX2_RST" description="" id="CONTROLSS_CTRL_FSI_RX2_RST"
		offset="0x398" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_rx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FSI_RX3_RST" description="" id="CONTROLSS_CTRL_FSI_RX3_RST"
		offset="0x39C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding fsi_rx"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA0_RST" description="" id="CONTROLSS_CTRL_CMPSSA0_RST"
		offset="0x3A0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA1_RST" description="" id="CONTROLSS_CTRL_CMPSSA1_RST"
		offset="0x3A4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA2_RST" description="" id="CONTROLSS_CTRL_CMPSSA2_RST"
		offset="0x3A8" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA3_RST" description="" id="CONTROLSS_CTRL_CMPSSA3_RST"
		offset="0x3AC" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA4_RST" description="" id="CONTROLSS_CTRL_CMPSSA4_RST"
		offset="0x3B0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA5_RST" description="" id="CONTROLSS_CTRL_CMPSSA5_RST"
		offset="0x3B4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA6_RST" description="" id="CONTROLSS_CTRL_CMPSSA6_RST"
		offset="0x3B8" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA7_RST" description="" id="CONTROLSS_CTRL_CMPSSA7_RST"
		offset="0x3BC" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA8_RST" description="" id="CONTROLSS_CTRL_CMPSSA8_RST"
		offset="0x3C0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA9_RST" description="" id="CONTROLSS_CTRL_CMPSSA9_RST"
		offset="0x3C4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss12b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB0_RST" description="" id="CONTROLSS_CTRL_CMPSSB0_RST"
		offset="0x3D0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB1_RST" description="" id="CONTROLSS_CTRL_CMPSSB1_RST"
		offset="0x3D4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB2_RST" description="" id="CONTROLSS_CTRL_CMPSSB2_RST"
		offset="0x3D8" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB3_RST" description="" id="CONTROLSS_CTRL_CMPSSB3_RST"
		offset="0x3DC" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB4_RST" description="" id="CONTROLSS_CTRL_CMPSSB4_RST"
		offset="0x3E0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB5_RST" description="" id="CONTROLSS_CTRL_CMPSSB5_RST"
		offset="0x3E4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB6_RST" description="" id="CONTROLSS_CTRL_CMPSSB6_RST"
		offset="0x3E8" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB7_RST" description="" id="CONTROLSS_CTRL_CMPSSB7_RST"
		offset="0x3EC" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB8_RST" description="" id="CONTROLSS_CTRL_CMPSSB8_RST"
		offset="0x3F0" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB9_RST" description="" id="CONTROLSS_CTRL_CMPSSB9_RST"
		offset="0x3F4" width="8">
		<bitfield begin="2"
			description="writing '111' will generate reset for corresponding cmpss8b" end="0"
			id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP0_RST" description="" id="CONTROLSS_CTRL_ECAP0_RST"
		offset="0x400" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP1_RST" description="" id="CONTROLSS_CTRL_ECAP1_RST"
		offset="0x404" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP2_RST" description="" id="CONTROLSS_CTRL_ECAP2_RST"
		offset="0x408" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP3_RST" description="" id="CONTROLSS_CTRL_ECAP3_RST"
		offset="0x40C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP4_RST" description="" id="CONTROLSS_CTRL_ECAP4_RST"
		offset="0x410" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP5_RST" description="" id="CONTROLSS_CTRL_ECAP5_RST"
		offset="0x414" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP6_RST" description="" id="CONTROLSS_CTRL_ECAP6_RST"
		offset="0x418" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP7_RST" description="" id="CONTROLSS_CTRL_ECAP7_RST"
		offset="0x41C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP8_RST" description="" id="CONTROLSS_CTRL_ECAP8_RST"
		offset="0x420" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP9_RST" description="" id="CONTROLSS_CTRL_ECAP9_RST"
		offset="0x424" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding ecap"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP0_RST" description="" id="CONTROLSS_CTRL_EQEP0_RST"
		offset="0x440" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding eqep"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP1_RST" description="" id="CONTROLSS_CTRL_EQEP1_RST"
		offset="0x444" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding eqep"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP2_RST" description="" id="CONTROLSS_CTRL_EQEP2_RST"
		offset="0x448" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding eqep"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM0_RST" description="" id="CONTROLSS_CTRL_SDFM0_RST"
		offset="0x450" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding sdfm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_SDFM1_RST" description="" id="CONTROLSS_CTRL_SDFM1_RST"
		offset="0x454" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding sdfm"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_DAC_RST" description="" id="CONTROLSS_CTRL_DAC_RST"
		offset="0x458" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for dac" end="0" id="RST"
			range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC0_RST" description="" id="CONTROLSS_CTRL_ADC0_RST"
		offset="0x45C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding adc"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC1_RST" description="" id="CONTROLSS_CTRL_ADC1_RST"
		offset="0x460" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding adc"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC2_RST" description="" id="CONTROLSS_CTRL_ADC2_RST"
		offset="0x464" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding adc"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC3_RST" description="" id="CONTROLSS_CTRL_ADC3_RST"
		offset="0x468" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding adc"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ADC4_RST" description="" id="CONTROLSS_CTRL_ADC4_RST"
		offset="0x46C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding adc"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO0_RST" description="" id="CONTROLSS_CTRL_OTTO0_RST"
		offset="0x470" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding otto"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO1_RST" description="" id="CONTROLSS_CTRL_OTTO1_RST"
		offset="0x474" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding otto"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO2_RST" description="" id="CONTROLSS_CTRL_OTTO2_RST"
		offset="0x478" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding otto"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_OTTO3_RST" description="" id="CONTROLSS_CTRL_OTTO3_RST"
		offset="0x47C" width="8">
		<bitfield begin="2" description="writing '111' will generate reset for corresponding otto"
			end="0" id="RST" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM0_HALTEN" description="" id="CONTROLSS_CTRL_EPWM0_HALTEN"
		offset="0x500" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM1_HALTEN" description="" id="CONTROLSS_CTRL_EPWM1_HALTEN"
		offset="0x504" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM2_HALTEN" description="" id="CONTROLSS_CTRL_EPWM2_HALTEN"
		offset="0x508" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM3_HALTEN" description="" id="CONTROLSS_CTRL_EPWM3_HALTEN"
		offset="0x50C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM4_HALTEN" description="" id="CONTROLSS_CTRL_EPWM4_HALTEN"
		offset="0x510" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM5_HALTEN" description="" id="CONTROLSS_CTRL_EPWM5_HALTEN"
		offset="0x514" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM6_HALTEN" description="" id="CONTROLSS_CTRL_EPWM6_HALTEN"
		offset="0x518" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM7_HALTEN" description="" id="CONTROLSS_CTRL_EPWM7_HALTEN"
		offset="0x51C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM8_HALTEN" description="" id="CONTROLSS_CTRL_EPWM8_HALTEN"
		offset="0x520" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM9_HALTEN" description="" id="CONTROLSS_CTRL_EPWM9_HALTEN"
		offset="0x524" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM10_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM10_HALTEN" offset="0x528" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM11_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM11_HALTEN" offset="0x52C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM12_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM12_HALTEN" offset="0x530" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM13_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM13_HALTEN" offset="0x534" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM14_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM14_HALTEN" offset="0x538" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM15_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM15_HALTEN" offset="0x53C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM16_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM16_HALTEN" offset="0x540" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM17_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM17_HALTEN" offset="0x544" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM18_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM18_HALTEN" offset="0x548" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM19_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM19_HALTEN" offset="0x54C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM20_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM20_HALTEN" offset="0x550" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM21_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM21_HALTEN" offset="0x554" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM22_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM22_HALTEN" offset="0x558" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM23_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM23_HALTEN" offset="0x55C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM24_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM24_HALTEN" offset="0x560" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM25_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM25_HALTEN" offset="0x564" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM26_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM26_HALTEN" offset="0x568" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM27_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM27_HALTEN" offset="0x56C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM28_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM28_HALTEN" offset="0x570" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM29_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM29_HALTEN" offset="0x574" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM30_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM30_HALTEN" offset="0x578" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EPWM31_HALTEN" description=""
		id="CONTROLSS_CTRL_EPWM31_HALTEN" offset="0x57C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA0_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA0_HALTEN" offset="0x580" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA1_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA1_HALTEN" offset="0x584" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA2_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA2_HALTEN" offset="0x588" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA3_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA3_HALTEN" offset="0x58C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA4_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA4_HALTEN" offset="0x590" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA5_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA5_HALTEN" offset="0x594" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA6_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA6_HALTEN" offset="0x598" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA7_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA7_HALTEN" offset="0x59C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA8_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA8_HALTEN" offset="0x5A0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSA9_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSA9_HALTEN" offset="0x5A4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB0_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB0_HALTEN" offset="0x5A8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB1_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB1_HALTEN" offset="0x5AC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB2_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB2_HALTEN" offset="0x5B0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB3_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB3_HALTEN" offset="0x5B4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB4_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB4_HALTEN" offset="0x5B8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB5_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB5_HALTEN" offset="0x5BC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB6_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB6_HALTEN" offset="0x5C0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB7_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB7_HALTEN" offset="0x5C4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB8_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB8_HALTEN" offset="0x5C8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_CMPSSB9_HALTEN" description=""
		id="CONTROLSS_CTRL_CMPSSB9_HALTEN" offset="0x5CC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP0_HALTEN" description="" id="CONTROLSS_CTRL_ECAP0_HALTEN"
		offset="0x5D0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP1_HALTEN" description="" id="CONTROLSS_CTRL_ECAP1_HALTEN"
		offset="0x5D4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP2_HALTEN" description="" id="CONTROLSS_CTRL_ECAP2_HALTEN"
		offset="0x5D8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP3_HALTEN" description="" id="CONTROLSS_CTRL_ECAP3_HALTEN"
		offset="0x5DC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP4_HALTEN" description="" id="CONTROLSS_CTRL_ECAP4_HALTEN"
		offset="0x5E0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP5_HALTEN" description="" id="CONTROLSS_CTRL_ECAP5_HALTEN"
		offset="0x5E4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP6_HALTEN" description="" id="CONTROLSS_CTRL_ECAP6_HALTEN"
		offset="0x5E8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP7_HALTEN" description="" id="CONTROLSS_CTRL_ECAP7_HALTEN"
		offset="0x5EC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP8_HALTEN" description="" id="CONTROLSS_CTRL_ECAP8_HALTEN"
		offset="0x5F0" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_ECAP9_HALTEN" description="" id="CONTROLSS_CTRL_ECAP9_HALTEN"
		offset="0x5F4" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP0_HALTEN" description="" id="CONTROLSS_CTRL_EQEP0_HALTEN"
		offset="0x5F8" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP1_HALTEN" description="" id="CONTROLSS_CTRL_EQEP1_HALTEN"
		offset="0x5FC" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EQEP2_HALTEN" description="" id="CONTROLSS_CTRL_EQEP2_HALTEN"
		offset="0x600" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_LOCK0_KICK0" description="" id="CONTROLSS_CTRL_LOCK0_KICK0"
		offset="0x1008" width="32">
		<bitfield begin="31" description="- KICK0 component" end="0" id="LOCK0_KICK0" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_LOCK0_KICK1" description="" id="CONTROLSS_CTRL_LOCK0_KICK1"
		offset="0x100C" width="32">
		<bitfield begin="31" description="- KICK1 component" end="0" id="LOCK0_KICK1" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_INTR_RAW_STATUS" description=""
		id="CONTROLSS_CTRL_INTR_RAW_STATUS" offset="0x1010" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="3" id="PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="2" id="KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="1" id="ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="0" id="PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR" description=""
		id="CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="3" id="ENABLED_PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="2" id="ENABLED_KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="1" id="ENABLED_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="0" id="ENABLED_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_INTR_ENABLE" description="" id="CONTROLSS_CTRL_INTR_ENABLE"
		offset="0x1018" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_INTR_ENABLE_CLEAR" description=""
		id="CONTROLSS_CTRL_INTR_ENABLE_CLEAR" offset="0x101C" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN_CLR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN_CLR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN_CLR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN_CLR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_EOI" description="" id="CONTROLSS_CTRL_EOI" offset="0x1020"
		width="8">
		<bitfield begin="7"
			description="EOI vector value. Write this with interrupt distribution value in the chip."
			end="0" id="EOI_VECTOR" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FAULT_ADDRESS" description=""
		id="CONTROLSS_CTRL_FAULT_ADDRESS" offset="0x1024" width="32">
		<bitfield begin="31" description="Fault Address." end="0" id="FAULT_ADDR" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FAULT_TYPE_STATUS" description=""
		id="CONTROLSS_CTRL_FAULT_TYPE_STATUS" offset="0x1028" width="8">
		<bitfield begin="6" description="Non-secure access." end="6" id="FAULT_NS" range="6"
			resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5"
			description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault"
			end="0" id="FAULT_TYPE" range="5 - 0" resetval="0x0" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FAULT_ATTR_STATUS" description=""
		id="CONTROLSS_CTRL_FAULT_ATTR_STATUS" offset="0x102C" width="32">
		<bitfield begin="31" description="XID." end="20" id="FAULT_XID" range="31 - 20"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="19" description="Route ID." end="8" id="FAULT_ROUTEID" range="19 - 8"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="7" description="Privilege ID." end="0" id="FAULT_PRIVID" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="CONTROLSS_CTRL_FAULT_CLEAR" description="" id="CONTROLSS_CTRL_FAULT_CLEAR"
		offset="0x1030" width="1">
		<bitfield begin="0"
			description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect."
			end="0" id="FAULT_CLR" range="0" resetval="0x0" rwaccess="WO" width="1"></bitfield>
	</register>
</module>
