# Ignore generated Verilog files
*.v
