<stg><name>gradient_weight_y</name>


<trans_list>

<trans id="336" from="1" to="2">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="2" to="36">
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="2" to="3">
<condition id="215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="3" to="4">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="4" to="5">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="5" to="6">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="6" to="7">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="7" to="8">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="8" to="9">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="9" to="10">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="10" to="11">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="11" to="12">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="12" to="13">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="13" to="14">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="14" to="15">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="15" to="16">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="16" to="17">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="17" to="18">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="18" to="19">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="19" to="20">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="20" to="21">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="21" to="22">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="22" to="23">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="23" to="24">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="24" to="25">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="25" to="26">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="26" to="27">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="27" to="28">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="28" to="29">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="29" to="30">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="30" to="31">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="31" to="33">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="32" to="2">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="33" to="34">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="34" to="35">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="35" to="32">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:0  %buf_val_1_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_x"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:1  %buf_val_2_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_x"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:2  %buf_val_3_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_x"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:3  %buf_val_4_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_x"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:4  %buf_val_5_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_x"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:5  %buf_val_6_x = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_x"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:6  %buf_val_1_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_y"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:7  %buf_val_2_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_y"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:8  %buf_val_3_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_y"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:9  %buf_val_4_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_y"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:10  %buf_val_5_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_y"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:11  %buf_val_6_y = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_y"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:12  %buf_val_1_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_z"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:13  %buf_val_2_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_z"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:14  %buf_val_3_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_z"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:15  %buf_val_4_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_z"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:16  %buf_val_5_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_z"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:17  %buf_val_6_z = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_z"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(float* @gradient_x, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(float* @gradient_y, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(float* @gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(float* @y_filtered_x, float* @y_filtered_y, float* @y_filtered_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:22  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:23  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %r = phi i9 [ 0, %0 ], [ %r_mid2, %ifBlock ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %col_assign = phi i11 [ 0, %0 ], [ %c, %ifBlock ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp = icmp ult i9 %r, -76

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_36 = icmp ugt i9 %r, 5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = and i1 %tmp_36, %tmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %exitcond_flatten = icmp eq i19 %indvar_flatten, -74752

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten, label %5, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:1  %exitcond = icmp eq i11 %col_assign, -1024

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:2  %col_assign_mid2 = select i1 %exitcond, i11 0, i11 %col_assign

]]></Node>
<StgValue><ssdm name="col_assign_mid2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:3  %r_s = add i9 %r, 1

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:4  %tmp_mid1 = icmp ult i9 %r_s, -76

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:5  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %tmp_36_mid1 = icmp ugt i9 %r_s, 5

]]></Node>
<StgValue><ssdm name="tmp_36_mid1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:7  %or_cond_mid1 = and i1 %tmp_36_mid1, %tmp_mid1

]]></Node>
<StgValue><ssdm name="or_cond_mid1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:8  %or_cond_mid2 = select i1 %exitcond, i1 %or_cond_mid1, i1 %or_cond

]]></Node>
<StgValue><ssdm name="or_cond_mid2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:9  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_s, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:10  %icmp = icmp ne i8 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:11  %tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:12  %icmp7 = icmp ne i8 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:13  %tmp_37_mid2 = select i1 %exitcond, i1 %icmp, i1 %icmp7

]]></Node>
<StgValue><ssdm name="tmp_37_mid2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:14  %r_mid2 = select i1 %exitcond, i9 %r_s, i9 %r

]]></Node>
<StgValue><ssdm name="r_mid2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:16  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
.reset:18  %tmp_40 = zext i11 %col_assign_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:19  %buf_val_1_x_addr = getelementptr [1024 x float]* %buf_val_1_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_1_x_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
.reset:20  %buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_x_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %buf_val_1_y_addr = getelementptr [1024 x float]* %buf_val_1_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_1_y_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
.reset:22  %buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_y_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %buf_val_1_z_addr = getelementptr [1024 x float]* %buf_val_1_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_1_z_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
.reset:24  %buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_z_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:61  %buf_val_6_x_addr = getelementptr [1024 x float]* %buf_val_6_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_6_x_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
.reset:62  %buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_x_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:64  %buf_val_6_y_addr = getelementptr [1024 x float]* %buf_val_6_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_6_y_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
.reset:65  %buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_y_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:67  %buf_val_6_z_addr = getelementptr [1024 x float]* %buf_val_6_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_6_z_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
.reset:68  %buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_z_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:70  br i1 %tmp_mid2, label %.preheader.preheader.i10, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond_mid2, label %.preheader.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_37_mid2, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str10, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifBlock:1  %c = add i11 %col_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
.reset:20  %buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_x_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
.reset:22  %buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_y_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
.reset:24  %buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_1_z_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
.reset:62  %buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_x_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
.reset:65  %buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_y_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
.reset:68  %buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_6_z_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i:0  store float 0.000000e+00, float* %buf_val_6_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i:1  store float 0.000000e+00, float* %buf_val_6_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i:2  store float 0.000000e+00, float* %buf_val_6_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:0  %tmp_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_x)

]]></Node>
<StgValue><ssdm name="tmp_x"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:1  %tmp_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_y)

]]></Node>
<StgValue><ssdm name="tmp_y"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:2  %tmp_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_z)

]]></Node>
<StgValue><ssdm name="tmp_z"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i10:3  store float %tmp_x, float* %buf_val_6_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i10:4  store float %tmp_y, float* %buf_val_6_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.i10:5  store float %tmp_z, float* %buf_val_6_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:2  %tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:4  %tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:2  %tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:4  %tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %buf_val_2_x_addr = getelementptr [1024 x float]* %buf_val_2_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_2_x_addr"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
.reset:26  %buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_x_load"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %buf_val_2_y_addr = getelementptr [1024 x float]* %buf_val_2_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_2_y_addr"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10">
<![CDATA[
.reset:29  %buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_y_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:31  %buf_val_2_z_addr = getelementptr [1024 x float]* %buf_val_2_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_2_z_addr"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
.reset:32  %buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_z_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:2  %tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:4  %tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
.reset:26  %buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_x_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:27  store float %buf_val_2_x_load, float* %buf_val_1_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10">
<![CDATA[
.reset:29  %buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_y_load"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:30  store float %buf_val_2_y_load, float* %buf_val_1_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
.reset:32  %buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_2_z_load"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:33  store float %buf_val_2_z_load, float* %buf_val_1_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %acc_x = fadd float %tmp_75, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %acc_y = fadd float %tmp_76, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %acc_z = fadd float %tmp_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %acc_x = fadd float %tmp_75, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %acc_y = fadd float %tmp_76, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %acc_z = fadd float %tmp_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:8  %tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:10  %tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %acc_x = fadd float %tmp_75, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %acc_y = fadd float %tmp_76, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %acc_z = fadd float %tmp_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:8  %tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:10  %tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %buf_val_3_x_addr = getelementptr [1024 x float]* %buf_val_3_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_3_x_addr"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
.reset:35  %buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_x_load"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:37  %buf_val_3_y_addr = getelementptr [1024 x float]* %buf_val_3_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_3_y_addr"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
.reset:38  %buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_y_load"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:40  %buf_val_3_z_addr = getelementptr [1024 x float]* %buf_val_3_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_3_z_addr"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
.reset:41  %buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_z_load"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:43  %buf_val_4_x_addr = getelementptr [1024 x float]* %buf_val_4_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_4_x_addr"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:46  %buf_val_4_y_addr = getelementptr [1024 x float]* %buf_val_4_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_4_y_addr"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:49  %buf_val_4_z_addr = getelementptr [1024 x float]* %buf_val_4_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_4_z_addr"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:52  %buf_val_5_x_addr = getelementptr [1024 x float]* %buf_val_5_x, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_5_x_addr"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:55  %buf_val_5_y_addr = getelementptr [1024 x float]* %buf_val_5_y, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_5_y_addr"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:58  %buf_val_5_z_addr = getelementptr [1024 x float]* %buf_val_5_z, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="buf_val_5_z_addr"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %acc_x = fadd float %tmp_75, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %acc_y = fadd float %tmp_76, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %acc_z = fadd float %tmp_77, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_1"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:8  %tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:10  %tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
.reset:35  %buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_x_load"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:36  store float %buf_val_3_x_load, float* %buf_val_2_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
.reset:38  %buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_y_load"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:39  store float %buf_val_3_y_load, float* %buf_val_2_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
.reset:41  %buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_3_z_load"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:42  store float %buf_val_3_z_load, float* %buf_val_2_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %acc_x_1 = fadd float %acc_x, %tmp_126_1

]]></Node>
<StgValue><ssdm name="acc_x_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %acc_y_1 = fadd float %acc_y, %tmp_127_1

]]></Node>
<StgValue><ssdm name="acc_y_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %acc_z_1 = fadd float %acc_z, %tmp_128_1

]]></Node>
<StgValue><ssdm name="acc_z_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="185" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %acc_x_1 = fadd float %acc_x, %tmp_126_1

]]></Node>
<StgValue><ssdm name="acc_x_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %acc_y_1 = fadd float %acc_y, %tmp_127_1

]]></Node>
<StgValue><ssdm name="acc_y_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %acc_z_1 = fadd float %acc_z, %tmp_128_1

]]></Node>
<StgValue><ssdm name="acc_z_1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_2"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:14  %tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:16  %tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %acc_x_1 = fadd float %acc_x, %tmp_126_1

]]></Node>
<StgValue><ssdm name="acc_x_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %acc_y_1 = fadd float %acc_y, %tmp_127_1

]]></Node>
<StgValue><ssdm name="acc_y_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %acc_z_1 = fadd float %acc_z, %tmp_128_1

]]></Node>
<StgValue><ssdm name="acc_z_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_2"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:14  %tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:16  %tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
.reset:44  %buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_x_load"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
.reset:47  %buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_y_load"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
.reset:50  %buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_z_load"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %acc_x_1 = fadd float %acc_x, %tmp_126_1

]]></Node>
<StgValue><ssdm name="acc_x_1"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %acc_y_1 = fadd float %acc_y, %tmp_127_1

]]></Node>
<StgValue><ssdm name="acc_y_1"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %acc_z_1 = fadd float %acc_z, %tmp_128_1

]]></Node>
<StgValue><ssdm name="acc_z_1"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_2"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:14  %tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:16  %tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
.reset:44  %buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_x_load"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:45  store float %buf_val_4_x_load, float* %buf_val_3_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
.reset:47  %buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_y_load"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:48  store float %buf_val_4_y_load, float* %buf_val_3_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
.reset:50  %buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_4_z_load"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:51  store float %buf_val_4_z_load, float* %buf_val_3_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %acc_x_2 = fadd float %acc_x_1, %tmp_126_2

]]></Node>
<StgValue><ssdm name="acc_x_2"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %acc_y_2 = fadd float %acc_y_1, %tmp_127_2

]]></Node>
<StgValue><ssdm name="acc_y_2"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %acc_z_2 = fadd float %acc_z_1, %tmp_128_2

]]></Node>
<StgValue><ssdm name="acc_z_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="215" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %acc_x_2 = fadd float %acc_x_1, %tmp_126_2

]]></Node>
<StgValue><ssdm name="acc_x_2"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %acc_y_2 = fadd float %acc_y_1, %tmp_127_2

]]></Node>
<StgValue><ssdm name="acc_y_2"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %acc_z_2 = fadd float %acc_z_1, %tmp_128_2

]]></Node>
<StgValue><ssdm name="acc_z_2"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_126_3"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:20  %tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_127_3"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:22  %tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_128_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="221" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %acc_x_2 = fadd float %acc_x_1, %tmp_126_2

]]></Node>
<StgValue><ssdm name="acc_x_2"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %acc_y_2 = fadd float %acc_y_1, %tmp_127_2

]]></Node>
<StgValue><ssdm name="acc_y_2"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %acc_z_2 = fadd float %acc_z_1, %tmp_128_2

]]></Node>
<StgValue><ssdm name="acc_z_2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_126_3"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:20  %tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_127_3"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:22  %tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_128_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="227" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.reset:53  %buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_x_load"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
.reset:56  %buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_y_load"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="10">
<![CDATA[
.reset:59  %buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_z_load"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %acc_x_2 = fadd float %acc_x_1, %tmp_126_2

]]></Node>
<StgValue><ssdm name="acc_x_2"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %acc_y_2 = fadd float %acc_y_1, %tmp_127_2

]]></Node>
<StgValue><ssdm name="acc_y_2"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %acc_z_2 = fadd float %acc_z_1, %tmp_128_2

]]></Node>
<StgValue><ssdm name="acc_z_2"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_126_3"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:20  %tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_127_3"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:22  %tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000

]]></Node>
<StgValue><ssdm name="tmp_128_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_Y_OUTER_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.reset:53  %buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_x_load"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:54  store float %buf_val_5_x_load, float* %buf_val_4_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
.reset:56  %buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_y_load"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:57  store float %buf_val_5_y_load, float* %buf_val_4_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="10">
<![CDATA[
.reset:59  %buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_val_5_z_load"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:60  store float %buf_val_5_z_load, float* %buf_val_4_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:63  store float %buf_val_6_x_load, float* %buf_val_5_x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:66  store float %buf_val_6_y_load, float* %buf_val_5_y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:69  store float %buf_val_6_z_load, float* %buf_val_5_z_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %acc_x_3 = fadd float %acc_x_2, %tmp_126_3

]]></Node>
<StgValue><ssdm name="acc_x_3"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %acc_y_3 = fadd float %acc_y_2, %tmp_127_3

]]></Node>
<StgValue><ssdm name="acc_y_3"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %acc_z_3 = fadd float %acc_z_2, %tmp_128_3

]]></Node>
<StgValue><ssdm name="acc_z_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %acc_x_3 = fadd float %acc_x_2, %tmp_126_3

]]></Node>
<StgValue><ssdm name="acc_x_3"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %acc_y_3 = fadd float %acc_y_2, %tmp_127_3

]]></Node>
<StgValue><ssdm name="acc_y_3"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %acc_z_3 = fadd float %acc_z_2, %tmp_128_3

]]></Node>
<StgValue><ssdm name="acc_z_3"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_4"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:26  %tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_4"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:28  %tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="257" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %acc_x_3 = fadd float %acc_x_2, %tmp_126_3

]]></Node>
<StgValue><ssdm name="acc_x_3"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %acc_y_3 = fadd float %acc_y_2, %tmp_127_3

]]></Node>
<StgValue><ssdm name="acc_y_3"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %acc_z_3 = fadd float %acc_z_2, %tmp_128_3

]]></Node>
<StgValue><ssdm name="acc_z_3"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_4"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:26  %tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_4"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:28  %tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="263" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %acc_x_3 = fadd float %acc_x_2, %tmp_126_3

]]></Node>
<StgValue><ssdm name="acc_x_3"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %acc_y_3 = fadd float %acc_y_2, %tmp_127_3

]]></Node>
<StgValue><ssdm name="acc_y_3"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %acc_z_3 = fadd float %acc_z_2, %tmp_128_3

]]></Node>
<StgValue><ssdm name="acc_z_3"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_4"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:26  %tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_4"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:28  %tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="269" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %acc_x_4 = fadd float %acc_x_3, %tmp_126_4

]]></Node>
<StgValue><ssdm name="acc_x_4"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %acc_y_4 = fadd float %acc_y_3, %tmp_127_4

]]></Node>
<StgValue><ssdm name="acc_y_4"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %acc_z_4 = fadd float %acc_z_3, %tmp_128_4

]]></Node>
<StgValue><ssdm name="acc_z_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="272" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %acc_x_4 = fadd float %acc_x_3, %tmp_126_4

]]></Node>
<StgValue><ssdm name="acc_x_4"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %acc_y_4 = fadd float %acc_y_3, %tmp_127_4

]]></Node>
<StgValue><ssdm name="acc_y_4"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %acc_z_4 = fadd float %acc_z_3, %tmp_128_4

]]></Node>
<StgValue><ssdm name="acc_z_4"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_5"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:32  %tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_5"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:34  %tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="278" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %acc_x_4 = fadd float %acc_x_3, %tmp_126_4

]]></Node>
<StgValue><ssdm name="acc_x_4"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %acc_y_4 = fadd float %acc_y_3, %tmp_127_4

]]></Node>
<StgValue><ssdm name="acc_y_4"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %acc_z_4 = fadd float %acc_z_3, %tmp_128_4

]]></Node>
<StgValue><ssdm name="acc_z_4"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_5"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:32  %tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_5"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:34  %tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="284" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %acc_x_4 = fadd float %acc_x_3, %tmp_126_4

]]></Node>
<StgValue><ssdm name="acc_x_4"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %acc_y_4 = fadd float %acc_y_3, %tmp_127_4

]]></Node>
<StgValue><ssdm name="acc_y_4"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %acc_z_4 = fadd float %acc_z_3, %tmp_128_4

]]></Node>
<StgValue><ssdm name="acc_z_4"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_126_5"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:32  %tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_127_5"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:34  %tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000

]]></Node>
<StgValue><ssdm name="tmp_128_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="290" st_id="27" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:6  %phitmp = fmul float %tmp_x, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:7  %phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:8  %phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %acc_x_5 = fadd float %acc_x_4, %tmp_126_5

]]></Node>
<StgValue><ssdm name="acc_x_5"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %acc_y_5 = fadd float %acc_y_4, %tmp_127_5

]]></Node>
<StgValue><ssdm name="acc_y_5"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %acc_z_5 = fadd float %acc_z_4, %tmp_128_5

]]></Node>
<StgValue><ssdm name="acc_z_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="296" st_id="28" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:6  %phitmp = fmul float %tmp_x, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:7  %phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:8  %phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %acc_x_5 = fadd float %acc_x_4, %tmp_126_5

]]></Node>
<StgValue><ssdm name="acc_x_5"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %acc_y_5 = fadd float %acc_y_4, %tmp_127_5

]]></Node>
<StgValue><ssdm name="acc_y_5"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %acc_z_5 = fadd float %acc_z_4, %tmp_128_5

]]></Node>
<StgValue><ssdm name="acc_z_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="302" st_id="29" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:6  %phitmp = fmul float %tmp_x, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:7  %phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i10:8  %phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %acc_x_5 = fadd float %acc_x_4, %tmp_126_5

]]></Node>
<StgValue><ssdm name="acc_x_5"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %acc_y_5 = fadd float %acc_y_4, %tmp_127_5

]]></Node>
<StgValue><ssdm name="acc_y_5"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %acc_z_5 = fadd float %acc_z_4, %tmp_128_5

]]></Node>
<StgValue><ssdm name="acc_z_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i10:9  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %acc_x_5 = fadd float %acc_x_4, %tmp_126_5

]]></Node>
<StgValue><ssdm name="acc_x_5"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %acc_y_5 = fadd float %acc_y_4, %tmp_127_5

]]></Node>
<StgValue><ssdm name="acc_y_5"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %acc_z_5 = fadd float %acc_z_4, %tmp_128_5

]]></Node>
<StgValue><ssdm name="acc_z_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %buf_val_z_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp2, %.preheader.preheader.i10 ]

]]></Node>
<StgValue><ssdm name="buf_val_z_load_2_6"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %buf_val_y_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp1, %.preheader.preheader.i10 ]

]]></Node>
<StgValue><ssdm name="buf_val_y_load_2_6"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %buf_val_x_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp, %.preheader.preheader.i10 ]

]]></Node>
<StgValue><ssdm name="buf_val_x_load_2_6"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6

]]></Node>
<StgValue><ssdm name="acc_x_6"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6

]]></Node>
<StgValue><ssdm name="acc_y_6"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:38  %acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6

]]></Node>
<StgValue><ssdm name="acc_z_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="318" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="or_cond_mid2" val="0"/>
<literal name="tmp_37_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float 0.000000e+00)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="or_cond_mid2" val="0"/>
<literal name="tmp_37_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float 0.000000e+00)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="or_cond_mid2" val="0"/>
<literal name="tmp_37_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float 0.000000e+00)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="or_cond_mid2" val="0"/>
<literal name="tmp_37_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:39  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float %acc_x_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:40  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float %acc_y_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:41  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float %acc_z_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:42  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="326" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6

]]></Node>
<StgValue><ssdm name="acc_x_6"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6

]]></Node>
<StgValue><ssdm name="acc_y_6"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:38  %acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6

]]></Node>
<StgValue><ssdm name="acc_z_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="329" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6

]]></Node>
<StgValue><ssdm name="acc_x_6"/></StgValue>
</operation>

<operation id="330" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6

]]></Node>
<StgValue><ssdm name="acc_y_6"/></StgValue>
</operation>

<operation id="331" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:38  %acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6

]]></Node>
<StgValue><ssdm name="acc_z_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="332" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6

]]></Node>
<StgValue><ssdm name="acc_x_6"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6

]]></Node>
<StgValue><ssdm name="acc_y_6"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:38  %acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6

]]></Node>
<StgValue><ssdm name="acc_z_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="335" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
