Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Sat Sep 29 23:00:49 2018
| Host              : leovo running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file TOP_clock_utilization_routed.rpt
| Design            : TOP
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y1
8. Load Cell Placement Summary for Global Clock g0
9. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    1 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------------------+---------------------------------------+----------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                  | Driver Pin                            | Net                                                |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------------------+---------------------------------------+----------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             1 |           1 |               0 |       16.000 | clkfbout_pll_125_to_25 | pll_125_to_25_inst/inst/clkf_buf/O    | pll_125_to_25_inst/inst/clkfbout_buf_pll_125_to_25 |
| g1    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          | n/a  | n/a               |             1 |           0 |             108 |       39.680 | clk_out1_pll_125_to_25 | pll_125_to_25_inst/inst/clkout1_buf/O | pll_125_to_25_inst/inst/clk_out1                   |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------------------+---------------------------------------+----------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------------+------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin    | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock           | Driver Pin                                      | Net                                            |
+-------+--------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------------+------------------------------------------------+
| src0  | g1     | PLLE2_ADV/CLKOUT0  | None       | PLLE2_ADV_X0Y1 | X1Y1         |           1 |               0 |              39.680 | clk_out1_pll_125_to_25 | pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0  | pll_125_to_25_inst/inst/clk_out1_pll_125_to_25 |
| src0  | g0     | PLLE2_ADV/CLKFBOUT | None       | PLLE2_ADV_X0Y1 | X1Y1         |           1 |               0 |              16.000 | clkfbout_pll_125_to_25 | pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBOUT | pll_125_to_25_inst/inst/clkfbout_pll_125_to_25 |
+-------+--------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------------+------------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  108 |  8800 |   18 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  2 |
| Y0 |  0 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | pll_125_to_25_inst/inst/clkfbout_buf_pll_125_to_25 |
| g1    | n/a   | BUFG/O          | None       |           0 |             108 | 108 |     18 |    0 |   0 |  0 |    0 |   0 |       0 | pll_125_to_25_inst/inst/clk_out1                   |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------+


8. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                |
+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------+
| g0    | BUFG/O          | n/a               | clkfbout_pll_125_to_25 |      16.000 | {0.000 8.000} |          |           0 |        0 |           1 |  0 | pll_125_to_25_inst/inst/clkfbout_buf_pll_125_to_25 |
+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


9. Load Cell Placement Summary for Global Clock g1
--------------------------------------------------

+-------+-----------------+-------------------+------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| g1    | BUFG/O          | n/a               | clk_out1_pll_125_to_25 |      39.680 | {0.000 19.840} |          |         108 |        0 |           0 |  0 | pll_125_to_25_inst/inst/clk_out1 |
+-------+-----------------+-------------------+------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y1 |  0 |  108 |
| Y0 |  0 |    0 |
+----+----+------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells pll_125_to_25_inst/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells pll_125_to_25_inst/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]

# Clock net "pll_125_to_25_inst/inst/clk_out1" driven by instance "pll_125_to_25_inst/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_pll_125_to_25_inst/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_pll_125_to_25_inst/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pll_125_to_25_inst/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_pll_125_to_25_inst/inst/clk_out1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
