#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 13:37:06 2025
# Process ID         : 13630
# Current directory  : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/vivado.log
# Journal file       : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/vivado.jou
# Running On         : arix8
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 3700U with Radeon Vega Mobile Gfx
# CPU Frequency      : 2746.958 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 6119 MB
# Swap memory        : 2147 MB
# Total Virtual      : 8267 MB
# Available Virtual  : 4887 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/hls_data.json outdir=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip srcdir=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/misc
INFO: Copied 20 verilog file(s) to /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/hdl/vhdl
Generating 4 subcores in /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/hdl/ip.tmp:
impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl
impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Using COE_DIR=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/hdl/verilog
INFO: Generating lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: Done generating lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: Generating lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip via file impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
INFO: Done generating lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip via file impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl
INFO: Generating lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/hdl/vhdl/lenet5.vhd (lenet5)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface input_layer_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface input_layer_q0
INFO: Add data interface output_r
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/component.xml
INFO: Created IP archive /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/xilinx_com_hls_lenet5_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 13:37:20 2025...
