Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b3ef75ac1fdb45e89bb8be2a5925f848 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DATA_1 [E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/MULTI_CUCLE_CPU.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/SA_EXTEND.v:28]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/NUMBER_EXTEND.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_ADD_FOUR
Compiling module xil_defaultlib.PC_OFFSET
Compiling module xil_defaultlib.PC_JUMP
Compiling module xil_defaultlib.FOUR_TO_ONE
Compiling module xil_defaultlib.INS_MEM_RW
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.INS_DEC
Compiling module xil_defaultlib.TWO_TO_ONE
Compiling module xil_defaultlib.THREE_TO_ONE
Compiling module xil_defaultlib.REGISTER_FILE
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.SA_EXTEND
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_MEM
Compiling module xil_defaultlib.NUMBER_EXTEND
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.NEXT_STATE
Compiling module xil_defaultlib.D_FLIP_FLOP
Compiling module xil_defaultlib.MULTI_CUCLE_CPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_behav
