{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1527634805584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527634805616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527634805616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_Test 5CEFA2U19C8 " "Selected device 5CEFA2U19C8 for design \"ADC_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527634805662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527634805772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527634805772 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634805959 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527634805959 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1527634805990 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634806037 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527634806037 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1527634806658 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527634806720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527634807658 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527634807877 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527634817450 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1527634817700 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1527634817700 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 397 global CLKCTRL_G10 " "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 397 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527634817887 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1636 global CLKCTRL_G4 " "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1636 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527634817887 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527634817887 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634817887 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ikl1 " "Entity dcfifo_ikl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634820638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634820638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527634820638 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527634820638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_Test.sdc " "Synopsys Design Constraints File file not found: 'ADC_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527634820669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527634820669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527634820685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634820732 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527634820732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527634820794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527634820794 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1527634820810 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1527634820810 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      drdy_in " "   1.000      drdy_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.239 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.239 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.919 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   9.919 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " "   1.000 okTriggerIn:trigger_in\|ep_trigger\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.919      okUH\[0\] " "   9.919      okUH\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  61.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    sys_clk_p " "  10.000    sys_clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634820810 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527634820810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527634821013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527634821028 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[19\]~input " "Can't pack node okUHU\[19\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[19\]~input " "Can't pack I/O cell okUHU\[19\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634821091 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634821091 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[21\]~input " "Can't pack node okUHU\[21\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[21\]~input " "Can't pack I/O cell okUHU\[21\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634821091 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634821091 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[25\]~input " "Can't pack node okUHU\[25\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[25\]~input " "Can't pack I/O cell okUHU\[25\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634821091 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634821091 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[27\]~input " "Can't pack node okUHU\[27\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[27\]~input " "Can't pack I/O cell okUHU\[27\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634821091 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634821091 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[31\]~input " "Can't pack node okUHU\[31\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[31\]~input " "Can't pack I/O cell okUHU\[31\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634821091 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634821091 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON okUHU\[*\] " "Wildcard assignment \"Fast Input Register=ON\" to \"okUHU\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527634821107 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1527634821107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527634821107 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527634821138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527634821138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527634821153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527634822357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 I/O input buffer " "Packed 20 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527634822372 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O output buffer " "Packed 32 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527634822372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527634822372 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634822404 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634822404 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634822404 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634822404 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634822404 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1527634822576 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634823919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634824716 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634824716 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634824967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634824967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634825732 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634825732 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634825967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1527634827920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527634828358 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527634828389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527634828389 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527634828405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527634832577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527634832593 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527634832593 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634832686 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634832686 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634832686 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634832686 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634832686 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634832983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527634838640 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527634840906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634864640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527634890037 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527634902547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634902547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527634908924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527634927083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527634927083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634943752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.50 " "Total time spent on timing analysis during the Fitter is 21.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527634951734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527634951812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527634955187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527634955187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527634962766 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634976519 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527634977175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/output_files/ADC_Test.fit.smsg " "Generated suppressed messages file C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/output_files/ADC_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527634977753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2637 " "Peak virtual memory: 2637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527634980898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 19:03:00 2018 " "Processing ended: Tue May 29 19:03:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527634980898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527634980898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527634980898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527634980898 ""}
