// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        E_address0,
        E_ce0,
        E_we0,
        E_d0,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1,
        grp_fu_66_p_din0,
        grp_fu_66_p_din1,
        grp_fu_66_p_dout0,
        grp_fu_66_p_ce,
        grp_fu_70_p_din0,
        grp_fu_70_p_din1,
        grp_fu_70_p_dout0,
        grp_fu_70_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [8:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [8:0] E_address0;
output   E_ce0;
output   E_we0;
output  [31:0] E_d0;
output  [8:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [8:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;
output  [31:0] grp_fu_66_p_din0;
output  [31:0] grp_fu_66_p_din1;
input  [47:0] grp_fu_66_p_dout0;
output   grp_fu_66_p_ce;
output  [31:0] grp_fu_70_p_din0;
output  [31:0] grp_fu_70_p_din1;
input  [47:0] grp_fu_70_p_dout0;
output   grp_fu_70_p_ce;

reg ap_idle;
reg[8:0] A_address0;
reg A_ce0;
reg[8:0] A_address1;
reg A_ce1;
reg E_ce0;
reg E_we0;
reg[8:0] B_address0;
reg B_ce0;
reg[8:0] B_address1;
reg B_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln28_reg_1815;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
reg   [31:0] reg_515;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] reg_519;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_523;
reg   [31:0] reg_527;
reg   [31:0] reg_532;
reg   [47:0] reg_537;
reg   [47:0] reg_541;
reg   [4:0] i_2_reg_1808;
wire   [0:0] icmp_ln28_fu_566_p2;
wire   [4:0] add_ln28_fu_581_p2;
reg   [4:0] add_ln28_reg_1819;
wire   [0:0] icmp_ln29_fu_587_p2;
reg   [0:0] icmp_ln29_reg_1826;
wire   [4:0] select_ln28_fu_593_p3;
reg   [4:0] select_ln28_reg_1832;
wire   [8:0] select_ln28_2_fu_672_p3;
reg   [8:0] select_ln28_2_reg_1851;
wire   [6:0] zext_ln31_2_fu_695_p1;
reg   [6:0] zext_ln31_2_reg_1883;
reg   [31:0] B_load_16_reg_1902;
wire  signed [47:0] sext_ln28_fu_763_p1;
wire  signed [47:0] sext_ln28_1_fu_768_p1;
wire   [7:0] zext_ln31_1_fu_793_p1;
reg   [7:0] zext_ln31_1_reg_1947;
wire  signed [47:0] sext_ln33_fu_817_p1;
wire  signed [47:0] sext_ln33_1_fu_822_p1;
wire  signed [47:0] sext_ln28_2_fu_827_p1;
wire  signed [47:0] sext_ln28_3_fu_832_p1;
reg   [31:0] tmp_7_reg_2005;
wire  signed [47:0] sext_ln33_2_fu_887_p1;
wire  signed [47:0] sext_ln33_3_fu_892_p1;
wire  signed [47:0] sext_ln28_4_fu_897_p1;
wire  signed [47:0] sext_ln28_5_fu_902_p1;
reg   [31:0] tmp_8_reg_2050;
wire  signed [47:0] sext_ln33_4_fu_970_p1;
wire  signed [47:0] sext_ln33_5_fu_975_p1;
wire  signed [47:0] sext_ln28_6_fu_980_p1;
wire  signed [47:0] sext_ln28_7_fu_985_p1;
reg   [31:0] tmp_10_reg_2095;
wire  signed [47:0] sext_ln33_6_fu_1085_p1;
wire  signed [47:0] sext_ln33_7_fu_1090_p1;
wire  signed [47:0] sext_ln28_8_fu_1095_p1;
wire  signed [47:0] sext_ln28_9_fu_1100_p1;
wire   [8:0] zext_ln31_4_fu_1125_p1;
reg   [8:0] zext_ln31_4_reg_2130;
reg   [31:0] tmp_12_reg_2149;
wire  signed [47:0] sext_ln33_8_fu_1197_p1;
wire  signed [47:0] sext_ln33_9_fu_1202_p1;
wire  signed [47:0] sext_ln28_10_fu_1207_p1;
wire  signed [47:0] sext_ln28_11_fu_1212_p1;
reg   [31:0] tmp_14_reg_2194;
wire  signed [47:0] sext_ln33_10_fu_1304_p1;
wire  signed [47:0] sext_ln33_11_fu_1309_p1;
wire  signed [47:0] sext_ln28_12_fu_1345_p1;
wire  signed [47:0] sext_ln28_13_fu_1350_p1;
wire   [8:0] add_ln28_15_fu_1375_p2;
reg   [8:0] add_ln28_15_reg_2229;
wire   [8:0] add_ln28_16_fu_1380_p2;
reg   [8:0] add_ln28_16_reg_2234;
wire   [8:0] add_ln31_1_fu_1385_p2;
reg   [8:0] add_ln31_1_reg_2239;
reg   [31:0] tmp_16_reg_2254;
wire  signed [47:0] sext_ln33_12_fu_1457_p1;
wire  signed [47:0] sext_ln33_13_fu_1462_p1;
wire  signed [47:0] sext_ln28_14_fu_1482_p1;
wire  signed [47:0] sext_ln28_15_fu_1487_p1;
reg   [31:0] tmp_18_reg_2289;
wire  signed [47:0] sext_ln33_14_fu_1547_p1;
wire  signed [47:0] sext_ln33_15_fu_1552_p1;
reg   [31:0] B_load_19_reg_2304;
wire  signed [47:0] sext_ln28_16_fu_1557_p1;
wire  signed [47:0] sext_ln28_17_fu_1562_p1;
reg   [31:0] tmp_20_reg_2319;
wire  signed [47:0] sext_ln33_16_fu_1614_p1;
wire  signed [47:0] sext_ln33_17_fu_1618_p1;
wire  signed [47:0] sext_ln28_18_fu_1623_p1;
wire  signed [47:0] sext_ln28_19_fu_1628_p1;
reg   [31:0] tmp_22_reg_2344;
wire  signed [47:0] sext_ln33_18_fu_1680_p1;
wire  signed [47:0] sext_ln33_19_fu_1685_p1;
reg   [31:0] tmp_24_reg_2359;
reg   [31:0] trunc_ln33_s_reg_2364;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_cast_fu_601_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln33_37_fu_614_p1;
wire   [63:0] zext_ln33_2_fu_679_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln33_3_fu_690_p1;
wire   [63:0] zext_ln33_22_fu_707_p1;
wire   [63:0] zext_ln33_23_fu_718_p1;
wire   [63:0] zext_ln33_4_fu_728_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln33_5_fu_738_p1;
wire   [63:0] zext_ln33_24_fu_748_p1;
wire   [63:0] zext_ln33_25_fu_758_p1;
wire   [63:0] zext_ln33_6_fu_778_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln33_7_fu_788_p1;
wire   [63:0] zext_ln33_26_fu_801_p1;
wire   [63:0] zext_ln33_27_fu_812_p1;
wire   [63:0] zext_ln33_8_fu_842_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln33_9_fu_852_p1;
wire   [63:0] zext_ln33_28_fu_862_p1;
wire   [63:0] zext_ln33_29_fu_872_p1;
wire   [63:0] zext_ln33_10_fu_912_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln33_11_fu_922_p1;
wire   [63:0] zext_ln33_30_fu_932_p1;
wire   [63:0] zext_ln33_31_fu_942_p1;
wire   [63:0] zext_ln33_12_fu_995_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln33_13_fu_1005_p1;
wire   [63:0] zext_ln33_32_fu_1019_p1;
wire   [63:0] zext_ln33_33_fu_1033_p1;
wire   [63:0] zext_ln33_14_fu_1110_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln33_15_fu_1120_p1;
wire   [63:0] zext_ln33_34_fu_1134_p1;
wire   [63:0] zext_ln33_35_fu_1145_p1;
wire   [63:0] zext_ln33_16_fu_1222_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln33_17_fu_1232_p1;
wire   [63:0] zext_ln33_36_fu_1242_p1;
wire   [63:0] zext_ln33_38_fu_1252_p1;
wire   [63:0] zext_ln33_18_fu_1360_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln33_19_fu_1370_p1;
wire   [63:0] zext_ln33_39_fu_1395_p1;
wire   [63:0] zext_ln33_40_fu_1405_p1;
wire   [63:0] zext_ln33_20_fu_1492_p1;
wire   [63:0] zext_ln33_21_fu_1496_p1;
wire   [63:0] zext_ln31_5_fu_1783_p1;
reg   [4:0] j_fu_144;
wire   [4:0] add_ln29_fu_1467_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_148;
wire   [4:0] select_ln28_1_fu_1314_p3;
reg   [4:0] ap_sig_allocacmp_i_2;
reg   [8:0] indvar_flatten_fu_152;
wire   [8:0] add_ln28_17_fu_572_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg  signed [31:0] grp_fu_507_p0;
reg  signed [31:0] grp_fu_507_p1;
reg  signed [31:0] grp_fu_511_p0;
reg  signed [31:0] grp_fu_511_p1;
wire   [8:0] tmp_6_cast_fu_606_p3;
wire   [6:0] tmp_1_fu_631_p3;
wire   [8:0] tmp_fu_624_p3;
wire   [8:0] zext_ln33_fu_638_p1;
wire   [6:0] tmp_3_fu_655_p3;
wire   [8:0] tmp_2_fu_648_p3;
wire   [8:0] zext_ln33_1_fu_662_p1;
wire   [8:0] add_ln33_20_fu_666_p2;
wire   [8:0] add_ln33_19_fu_642_p2;
wire   [8:0] or_ln28_fu_684_p2;
wire   [5:0] zext_ln31_3_fu_698_p1;
wire   [5:0] add_ln33_21_fu_701_p2;
wire   [6:0] add_ln33_22_fu_712_p2;
wire   [8:0] or_ln28_1_fu_723_p2;
wire   [8:0] or_ln28_2_fu_733_p2;
wire   [6:0] add_ln33_23_fu_743_p2;
wire   [6:0] add_ln33_24_fu_753_p2;
wire   [8:0] add_ln28_1_fu_773_p2;
wire   [8:0] add_ln28_2_fu_783_p2;
wire   [6:0] add_ln33_25_fu_796_p2;
wire   [7:0] add_ln33_26_fu_806_p2;
wire   [8:0] add_ln28_3_fu_837_p2;
wire   [8:0] add_ln28_4_fu_847_p2;
wire   [7:0] add_ln33_27_fu_857_p2;
wire   [7:0] add_ln33_28_fu_867_p2;
wire   [8:0] add_ln28_5_fu_907_p2;
wire   [8:0] add_ln28_6_fu_917_p2;
wire   [7:0] add_ln33_29_fu_927_p2;
wire   [7:0] add_ln33_30_fu_937_p2;
wire   [47:0] shl_ln_fu_947_p3;
wire   [47:0] add_ln33_fu_954_p2;
wire   [8:0] add_ln28_7_fu_990_p2;
wire   [8:0] add_ln28_8_fu_1000_p2;
wire   [6:0] add_ln33_31_fu_1010_p2;
wire  signed [7:0] sext_ln33_20_fu_1015_p1;
wire   [6:0] add_ln33_32_fu_1024_p2;
wire  signed [7:0] sext_ln33_21_fu_1029_p1;
wire   [47:0] shl_ln33_1_fu_1038_p3;
wire   [47:0] add_ln33_1_fu_1045_p2;
wire   [31:0] tmp_9_fu_1051_p4;
wire   [47:0] shl_ln33_2_fu_1061_p3;
wire   [47:0] add_ln33_2_fu_1069_p2;
wire   [8:0] add_ln28_9_fu_1105_p2;
wire   [8:0] add_ln28_10_fu_1115_p2;
wire   [8:0] add_ln33_33_fu_1128_p2;
wire   [8:0] add_ln33_34_fu_1139_p2;
wire   [47:0] shl_ln33_3_fu_1150_p3;
wire   [47:0] add_ln33_3_fu_1157_p2;
wire   [31:0] tmp_11_fu_1163_p4;
wire   [47:0] shl_ln33_4_fu_1173_p3;
wire   [47:0] add_ln33_4_fu_1181_p2;
wire   [8:0] add_ln28_11_fu_1217_p2;
wire   [8:0] add_ln28_12_fu_1227_p2;
wire   [8:0] add_ln33_35_fu_1237_p2;
wire   [8:0] add_ln33_36_fu_1247_p2;
wire   [47:0] shl_ln33_5_fu_1257_p3;
wire   [47:0] add_ln33_5_fu_1264_p2;
wire   [31:0] tmp_13_fu_1270_p4;
wire   [47:0] shl_ln33_6_fu_1280_p3;
wire   [47:0] add_ln33_6_fu_1288_p2;
wire   [5:0] tmp_5_fu_1327_p3;
wire   [8:0] tmp_4_fu_1319_p3;
wire   [8:0] zext_ln31_fu_1335_p1;
wire   [8:0] add_ln28_13_fu_1355_p2;
wire   [8:0] add_ln28_14_fu_1365_p2;
wire   [8:0] add_ln31_fu_1339_p2;
wire   [8:0] add_ln33_37_fu_1390_p2;
wire   [8:0] add_ln33_38_fu_1400_p2;
wire   [47:0] shl_ln33_7_fu_1410_p3;
wire   [47:0] add_ln33_7_fu_1417_p2;
wire   [31:0] tmp_15_fu_1423_p4;
wire   [47:0] shl_ln33_8_fu_1433_p3;
wire   [47:0] add_ln33_8_fu_1441_p2;
wire   [47:0] shl_ln33_9_fu_1500_p3;
wire   [47:0] add_ln33_9_fu_1507_p2;
wire   [31:0] tmp_17_fu_1513_p4;
wire   [47:0] shl_ln33_s_fu_1523_p3;
wire   [47:0] add_ln33_10_fu_1531_p2;
wire   [47:0] shl_ln33_10_fu_1567_p3;
wire   [47:0] add_ln33_11_fu_1574_p2;
wire   [31:0] tmp_19_fu_1580_p4;
wire   [47:0] shl_ln33_11_fu_1590_p3;
wire   [47:0] add_ln33_12_fu_1598_p2;
wire   [47:0] shl_ln33_12_fu_1633_p3;
wire   [47:0] add_ln33_13_fu_1640_p2;
wire   [31:0] tmp_21_fu_1646_p4;
wire   [47:0] shl_ln33_13_fu_1656_p3;
wire   [47:0] add_ln33_14_fu_1664_p2;
wire   [47:0] shl_ln33_14_fu_1689_p3;
wire   [47:0] add_ln33_15_fu_1696_p2;
wire   [31:0] tmp_23_fu_1702_p4;
wire   [47:0] shl_ln33_15_fu_1712_p3;
wire   [47:0] add_ln33_16_fu_1720_p2;
wire   [47:0] shl_ln33_16_fu_1736_p3;
wire   [47:0] add_ln33_17_fu_1743_p2;
wire   [31:0] tmp_25_fu_1749_p4;
wire   [47:0] shl_ln33_17_fu_1759_p3;
wire   [47:0] add_ln33_18_fu_1767_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_3mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_148 <= 5'd0;
    end else if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        i_fu_148 <= select_ln28_1_fu_1314_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln28_fu_566_p2 == 1'd0))) begin
            indvar_flatten_fu_152 <= add_ln28_17_fu_572_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_152 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_144 <= 5'd0;
    end else if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        j_fu_144 <= add_ln29_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_527 <= B_q0;
    end else if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_527 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_532 <= B_q1;
    end else if ((((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_532 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        B_load_16_reg_1902 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_load_19_reg_2304 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln28_15_reg_2229[8 : 2] <= add_ln28_15_fu_1375_p2[8 : 2];
        add_ln28_16_reg_2234[8 : 2] <= add_ln28_16_fu_1380_p2[8 : 2];
        add_ln31_1_reg_2239 <= add_ln31_1_fu_1385_p2;
        tmp_16_reg_2254 <= {{add_ln33_8_fu_1441_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_fu_566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln28_reg_1819 <= add_ln28_fu_581_p2;
        icmp_ln29_reg_1826 <= icmp_ln29_fu_587_p2;
        select_ln28_reg_1832 <= select_ln28_fu_593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_2_reg_1808 <= ap_sig_allocacmp_i_2;
        icmp_ln28_reg_1815 <= icmp_ln28_fu_566_p2;
        tmp_18_reg_2289 <= {{add_ln33_10_fu_1531_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_515 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_519 <= A_q1;
        reg_523 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_537 <= grp_fu_70_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_541 <= grp_fu_66_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln28_2_reg_1851[8 : 2] <= select_ln28_2_fu_672_p3[8 : 2];
        zext_ln31_2_reg_1883[4 : 0] <= zext_ln31_2_fu_695_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_10_reg_2095 <= {{add_ln33_2_fu_1069_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_12_reg_2149 <= {{add_ln33_4_fu_1181_p2[47:16]}};
        zext_ln31_4_reg_2130[4 : 0] <= zext_ln31_4_fu_1125_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_14_reg_2194 <= {{add_ln33_6_fu_1288_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_20_reg_2319 <= {{add_ln33_12_fu_1598_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_22_reg_2344 <= {{add_ln33_14_fu_1664_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_24_reg_2359 <= {{add_ln33_16_fu_1720_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_7_reg_2005 <= {{grp_fu_66_p_dout0[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_8_reg_2050 <= {{add_ln33_fu_954_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln33_s_reg_2364 <= {{add_ln33_18_fu_1767_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1815 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln31_1_reg_1947[4 : 0] <= zext_ln31_1_fu_793_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address0 = zext_ln33_21_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        A_address0 = zext_ln33_19_fu_1370_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        A_address0 = zext_ln33_17_fu_1232_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        A_address0 = zext_ln33_15_fu_1120_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        A_address0 = zext_ln33_13_fu_1005_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        A_address0 = zext_ln33_11_fu_922_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        A_address0 = zext_ln33_9_fu_852_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address0 = zext_ln33_7_fu_788_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address0 = zext_ln33_5_fu_738_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address0 = zext_ln33_3_fu_690_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address1 = zext_ln33_20_fu_1492_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        A_address1 = zext_ln33_18_fu_1360_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        A_address1 = zext_ln33_16_fu_1222_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        A_address1 = zext_ln33_14_fu_1110_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        A_address1 = zext_ln33_12_fu_995_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        A_address1 = zext_ln33_10_fu_912_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        A_address1 = zext_ln33_8_fu_842_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address1 = zext_ln33_6_fu_778_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address1 = zext_ln33_4_fu_728_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address1 = zext_ln33_2_fu_679_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address0 = zext_ln33_40_fu_1405_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address0 = zext_ln33_38_fu_1252_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address0 = zext_ln33_35_fu_1145_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address0 = zext_ln33_33_fu_1033_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address0 = zext_ln33_31_fu_942_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address0 = zext_ln33_29_fu_872_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address0 = zext_ln33_27_fu_812_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address0 = zext_ln33_25_fu_758_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address0 = zext_ln33_23_fu_718_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address0 = zext_ln33_37_fu_614_p1;
        end else begin
            B_address0 = 'bx;
        end
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address1 = zext_ln33_39_fu_1395_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address1 = zext_ln33_36_fu_1242_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address1 = zext_ln33_34_fu_1134_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address1 = zext_ln33_32_fu_1019_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address1 = zext_ln33_30_fu_932_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address1 = zext_ln33_28_fu_862_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address1 = zext_ln33_26_fu_801_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address1 = zext_ln33_24_fu_748_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address1 = zext_ln33_22_fu_707_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address1 = j_cast_fu_601_p1;
        end else begin
            B_address1 = 'bx;
        end
    end else begin
        B_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        B_ce1 = 1'b1;
    end else begin
        B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        E_ce0 = 1'b1;
    end else begin
        E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        E_we0 = 1'b1;
    end else begin
        E_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_1815 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_148;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_152;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_507_p0 = sext_ln33_18_fu_1680_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_507_p0 = sext_ln33_16_fu_1614_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_507_p0 = sext_ln33_14_fu_1547_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_507_p0 = sext_ln33_12_fu_1457_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_507_p0 = sext_ln33_10_fu_1304_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_507_p0 = sext_ln33_8_fu_1197_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_507_p0 = sext_ln33_6_fu_1085_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_507_p0 = sext_ln33_4_fu_970_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_507_p0 = sext_ln33_2_fu_887_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_507_p0 = sext_ln33_fu_817_p1;
    end else begin
        grp_fu_507_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_507_p1 = sext_ln28_18_fu_1623_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_507_p1 = sext_ln28_16_fu_1557_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_507_p1 = sext_ln28_14_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_507_p1 = sext_ln28_12_fu_1345_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_507_p1 = sext_ln28_10_fu_1207_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_507_p1 = sext_ln28_8_fu_1095_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_507_p1 = sext_ln28_6_fu_980_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_507_p1 = sext_ln28_4_fu_897_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_507_p1 = sext_ln28_2_fu_827_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_507_p1 = sext_ln28_fu_763_p1;
    end else begin
        grp_fu_507_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_511_p0 = sext_ln33_19_fu_1685_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_511_p0 = sext_ln33_17_fu_1618_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_511_p0 = sext_ln33_15_fu_1552_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_511_p0 = sext_ln33_13_fu_1462_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_511_p0 = sext_ln33_11_fu_1309_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_511_p0 = sext_ln33_9_fu_1202_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_511_p0 = sext_ln33_7_fu_1090_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_511_p0 = sext_ln33_5_fu_975_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_511_p0 = sext_ln33_3_fu_892_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_511_p0 = sext_ln33_1_fu_822_p1;
    end else begin
        grp_fu_511_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_511_p1 = sext_ln28_19_fu_1628_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_511_p1 = sext_ln28_17_fu_1562_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_511_p1 = sext_ln28_15_fu_1487_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_511_p1 = sext_ln28_13_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_511_p1 = sext_ln28_11_fu_1212_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_511_p1 = sext_ln28_9_fu_1100_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_511_p1 = sext_ln28_7_fu_985_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_511_p1 = sext_ln28_5_fu_902_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_511_p1 = sext_ln28_3_fu_832_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_511_p1 = sext_ln28_1_fu_768_p1;
    end else begin
        grp_fu_511_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign E_address0 = zext_ln31_5_fu_1783_p1;

assign E_d0 = trunc_ln33_s_reg_2364;

assign add_ln28_10_fu_1115_p2 = (select_ln28_2_reg_1851 + 9'd13);

assign add_ln28_11_fu_1217_p2 = (select_ln28_2_reg_1851 + 9'd14);

assign add_ln28_12_fu_1227_p2 = (select_ln28_2_reg_1851 + 9'd15);

assign add_ln28_13_fu_1355_p2 = (select_ln28_2_reg_1851 + 9'd16);

assign add_ln28_14_fu_1365_p2 = (select_ln28_2_reg_1851 + 9'd17);

assign add_ln28_15_fu_1375_p2 = (select_ln28_2_reg_1851 + 9'd18);

assign add_ln28_16_fu_1380_p2 = (select_ln28_2_reg_1851 + 9'd19);

assign add_ln28_17_fu_572_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln28_1_fu_773_p2 = (select_ln28_2_reg_1851 + 9'd4);

assign add_ln28_2_fu_783_p2 = (select_ln28_2_reg_1851 + 9'd5);

assign add_ln28_3_fu_837_p2 = (select_ln28_2_reg_1851 + 9'd6);

assign add_ln28_4_fu_847_p2 = (select_ln28_2_reg_1851 + 9'd7);

assign add_ln28_5_fu_907_p2 = (select_ln28_2_reg_1851 + 9'd8);

assign add_ln28_6_fu_917_p2 = (select_ln28_2_reg_1851 + 9'd9);

assign add_ln28_7_fu_990_p2 = (select_ln28_2_reg_1851 + 9'd10);

assign add_ln28_8_fu_1000_p2 = (select_ln28_2_reg_1851 + 9'd11);

assign add_ln28_9_fu_1105_p2 = (select_ln28_2_reg_1851 + 9'd12);

assign add_ln28_fu_581_p2 = (ap_sig_allocacmp_i_2 + 5'd1);

assign add_ln29_fu_1467_p2 = (select_ln28_reg_1832 + 5'd1);

assign add_ln31_1_fu_1385_p2 = (add_ln31_fu_1339_p2 + zext_ln31_4_reg_2130);

assign add_ln31_fu_1339_p2 = (tmp_4_fu_1319_p3 + zext_ln31_fu_1335_p1);

assign add_ln33_10_fu_1531_p2 = (shl_ln33_s_fu_1523_p3 + reg_537);

assign add_ln33_11_fu_1574_p2 = (shl_ln33_10_fu_1567_p3 + reg_541);

assign add_ln33_12_fu_1598_p2 = (shl_ln33_11_fu_1590_p3 + reg_537);

assign add_ln33_13_fu_1640_p2 = (shl_ln33_12_fu_1633_p3 + reg_541);

assign add_ln33_14_fu_1664_p2 = (shl_ln33_13_fu_1656_p3 + reg_537);

assign add_ln33_15_fu_1696_p2 = (shl_ln33_14_fu_1689_p3 + reg_541);

assign add_ln33_16_fu_1720_p2 = (shl_ln33_15_fu_1712_p3 + reg_537);

assign add_ln33_17_fu_1743_p2 = (shl_ln33_16_fu_1736_p3 + reg_541);

assign add_ln33_18_fu_1767_p2 = (shl_ln33_17_fu_1759_p3 + reg_537);

assign add_ln33_19_fu_642_p2 = (tmp_fu_624_p3 + zext_ln33_fu_638_p1);

assign add_ln33_1_fu_1045_p2 = (shl_ln33_1_fu_1038_p3 + reg_541);

assign add_ln33_20_fu_666_p2 = (tmp_2_fu_648_p3 + zext_ln33_1_fu_662_p1);

assign add_ln33_21_fu_701_p2 = (zext_ln31_3_fu_698_p1 + 6'd18);

assign add_ln33_22_fu_712_p2 = (zext_ln31_2_fu_695_p1 + 7'd36);

assign add_ln33_23_fu_743_p2 = (zext_ln31_2_reg_1883 + 7'd54);

assign add_ln33_24_fu_753_p2 = ($signed(zext_ln31_2_reg_1883) + $signed(7'd72));

assign add_ln33_25_fu_796_p2 = ($signed(zext_ln31_2_reg_1883) + $signed(7'd90));

assign add_ln33_26_fu_806_p2 = (zext_ln31_1_fu_793_p1 + 8'd108);

assign add_ln33_27_fu_857_p2 = (zext_ln31_1_reg_1947 + 8'd126);

assign add_ln33_28_fu_867_p2 = ($signed(zext_ln31_1_reg_1947) + $signed(8'd144));

assign add_ln33_29_fu_927_p2 = ($signed(zext_ln31_1_reg_1947) + $signed(8'd162));

assign add_ln33_2_fu_1069_p2 = (shl_ln33_2_fu_1061_p3 + reg_537);

assign add_ln33_30_fu_937_p2 = ($signed(zext_ln31_1_reg_1947) + $signed(8'd180));

assign add_ln33_31_fu_1010_p2 = ($signed(zext_ln31_2_reg_1883) + $signed(7'd70));

assign add_ln33_32_fu_1024_p2 = ($signed(zext_ln31_2_reg_1883) + $signed(7'd88));

assign add_ln33_33_fu_1128_p2 = (zext_ln31_4_fu_1125_p1 + 9'd234);

assign add_ln33_34_fu_1139_p2 = (zext_ln31_4_fu_1125_p1 + 9'd252);

assign add_ln33_35_fu_1237_p2 = ($signed(zext_ln31_4_reg_2130) + $signed(9'd270));

assign add_ln33_36_fu_1247_p2 = ($signed(zext_ln31_4_reg_2130) + $signed(9'd306));

assign add_ln33_37_fu_1390_p2 = ($signed(zext_ln31_4_reg_2130) + $signed(9'd324));

assign add_ln33_38_fu_1400_p2 = ($signed(zext_ln31_4_reg_2130) + $signed(9'd342));

assign add_ln33_3_fu_1157_p2 = (shl_ln33_3_fu_1150_p3 + reg_541);

assign add_ln33_4_fu_1181_p2 = (shl_ln33_4_fu_1173_p3 + reg_537);

assign add_ln33_5_fu_1264_p2 = (shl_ln33_5_fu_1257_p3 + reg_541);

assign add_ln33_6_fu_1288_p2 = (shl_ln33_6_fu_1280_p3 + reg_537);

assign add_ln33_7_fu_1417_p2 = (shl_ln33_7_fu_1410_p3 + reg_541);

assign add_ln33_8_fu_1441_p2 = (shl_ln33_8_fu_1433_p3 + reg_537);

assign add_ln33_9_fu_1507_p2 = (shl_ln33_9_fu_1500_p3 + reg_541);

assign add_ln33_fu_954_p2 = (shl_ln_fu_947_p3 + reg_537);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign grp_fu_66_p_ce = 1'b1;

assign grp_fu_66_p_din0 = grp_fu_507_p0;

assign grp_fu_66_p_din1 = grp_fu_507_p1;

assign grp_fu_70_p_ce = 1'b1;

assign grp_fu_70_p_din0 = grp_fu_511_p0;

assign grp_fu_70_p_din1 = grp_fu_511_p1;

assign icmp_ln28_fu_566_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_587_p2 = ((ap_sig_allocacmp_j_load == 5'd18) ? 1'b1 : 1'b0);

assign j_cast_fu_601_p1 = select_ln28_fu_593_p3;

assign or_ln28_1_fu_723_p2 = (select_ln28_2_reg_1851 | 9'd2);

assign or_ln28_2_fu_733_p2 = (select_ln28_2_reg_1851 | 9'd3);

assign or_ln28_fu_684_p2 = (select_ln28_2_fu_672_p3 | 9'd1);

assign select_ln28_1_fu_1314_p3 = ((icmp_ln29_reg_1826[0:0] == 1'b1) ? add_ln28_reg_1819 : i_2_reg_1808);

assign select_ln28_2_fu_672_p3 = ((icmp_ln29_reg_1826[0:0] == 1'b1) ? add_ln33_20_fu_666_p2 : add_ln33_19_fu_642_p2);

assign select_ln28_fu_593_p3 = ((icmp_ln29_fu_587_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln28_10_fu_1207_p1 = $signed(reg_519);

assign sext_ln28_11_fu_1212_p1 = $signed(reg_523);

assign sext_ln28_12_fu_1345_p1 = $signed(reg_519);

assign sext_ln28_13_fu_1350_p1 = $signed(reg_523);

assign sext_ln28_14_fu_1482_p1 = $signed(reg_519);

assign sext_ln28_15_fu_1487_p1 = $signed(reg_523);

assign sext_ln28_16_fu_1557_p1 = $signed(reg_519);

assign sext_ln28_17_fu_1562_p1 = $signed(reg_523);

assign sext_ln28_18_fu_1623_p1 = $signed(reg_519);

assign sext_ln28_19_fu_1628_p1 = $signed(reg_523);

assign sext_ln28_1_fu_768_p1 = $signed(reg_523);

assign sext_ln28_2_fu_827_p1 = $signed(reg_519);

assign sext_ln28_3_fu_832_p1 = $signed(reg_523);

assign sext_ln28_4_fu_897_p1 = $signed(reg_519);

assign sext_ln28_5_fu_902_p1 = $signed(reg_523);

assign sext_ln28_6_fu_980_p1 = $signed(reg_519);

assign sext_ln28_7_fu_985_p1 = $signed(reg_523);

assign sext_ln28_8_fu_1095_p1 = $signed(reg_519);

assign sext_ln28_9_fu_1100_p1 = $signed(reg_523);

assign sext_ln28_fu_763_p1 = $signed(reg_519);

assign sext_ln33_10_fu_1304_p1 = $signed(reg_532);

assign sext_ln33_11_fu_1309_p1 = $signed(reg_515);

assign sext_ln33_12_fu_1457_p1 = $signed(reg_527);

assign sext_ln33_13_fu_1462_p1 = $signed(reg_515);

assign sext_ln33_14_fu_1547_p1 = $signed(reg_532);

assign sext_ln33_15_fu_1552_p1 = $signed(reg_515);

assign sext_ln33_16_fu_1614_p1 = $signed(B_load_16_reg_1902);

assign sext_ln33_17_fu_1618_p1 = $signed(reg_527);

assign sext_ln33_18_fu_1680_p1 = $signed(reg_532);

assign sext_ln33_19_fu_1685_p1 = $signed(B_load_19_reg_2304);

assign sext_ln33_1_fu_822_p1 = $signed(reg_527);

assign sext_ln33_20_fu_1015_p1 = $signed(add_ln33_31_fu_1010_p2);

assign sext_ln33_21_fu_1029_p1 = $signed(add_ln33_32_fu_1024_p2);

assign sext_ln33_2_fu_887_p1 = $signed(reg_532);

assign sext_ln33_3_fu_892_p1 = $signed(reg_515);

assign sext_ln33_4_fu_970_p1 = $signed(reg_527);

assign sext_ln33_5_fu_975_p1 = $signed(reg_515);

assign sext_ln33_6_fu_1085_p1 = $signed(reg_532);

assign sext_ln33_7_fu_1090_p1 = $signed(reg_515);

assign sext_ln33_8_fu_1197_p1 = $signed(reg_527);

assign sext_ln33_9_fu_1202_p1 = $signed(reg_515);

assign sext_ln33_fu_817_p1 = $signed(reg_515);

assign shl_ln33_10_fu_1567_p3 = {{tmp_18_reg_2289}, {16'd0}};

assign shl_ln33_11_fu_1590_p3 = {{tmp_19_fu_1580_p4}, {16'd0}};

assign shl_ln33_12_fu_1633_p3 = {{tmp_20_reg_2319}, {16'd0}};

assign shl_ln33_13_fu_1656_p3 = {{tmp_21_fu_1646_p4}, {16'd0}};

assign shl_ln33_14_fu_1689_p3 = {{tmp_22_reg_2344}, {16'd0}};

assign shl_ln33_15_fu_1712_p3 = {{tmp_23_fu_1702_p4}, {16'd0}};

assign shl_ln33_16_fu_1736_p3 = {{tmp_24_reg_2359}, {16'd0}};

assign shl_ln33_17_fu_1759_p3 = {{tmp_25_fu_1749_p4}, {16'd0}};

assign shl_ln33_1_fu_1038_p3 = {{tmp_8_reg_2050}, {16'd0}};

assign shl_ln33_2_fu_1061_p3 = {{tmp_9_fu_1051_p4}, {16'd0}};

assign shl_ln33_3_fu_1150_p3 = {{tmp_10_reg_2095}, {16'd0}};

assign shl_ln33_4_fu_1173_p3 = {{tmp_11_fu_1163_p4}, {16'd0}};

assign shl_ln33_5_fu_1257_p3 = {{tmp_12_reg_2149}, {16'd0}};

assign shl_ln33_6_fu_1280_p3 = {{tmp_13_fu_1270_p4}, {16'd0}};

assign shl_ln33_7_fu_1410_p3 = {{tmp_14_reg_2194}, {16'd0}};

assign shl_ln33_8_fu_1433_p3 = {{tmp_15_fu_1423_p4}, {16'd0}};

assign shl_ln33_9_fu_1500_p3 = {{tmp_16_reg_2254}, {16'd0}};

assign shl_ln33_s_fu_1523_p3 = {{tmp_17_fu_1513_p4}, {16'd0}};

assign shl_ln_fu_947_p3 = {{tmp_7_reg_2005}, {16'd0}};

assign tmp_11_fu_1163_p4 = {{add_ln33_3_fu_1157_p2[47:16]}};

assign tmp_13_fu_1270_p4 = {{add_ln33_5_fu_1264_p2[47:16]}};

assign tmp_15_fu_1423_p4 = {{add_ln33_7_fu_1417_p2[47:16]}};

assign tmp_17_fu_1513_p4 = {{add_ln33_9_fu_1507_p2[47:16]}};

assign tmp_19_fu_1580_p4 = {{add_ln33_11_fu_1574_p2[47:16]}};

assign tmp_1_fu_631_p3 = {{i_2_reg_1808}, {2'd0}};

assign tmp_21_fu_1646_p4 = {{add_ln33_13_fu_1640_p2[47:16]}};

assign tmp_23_fu_1702_p4 = {{add_ln33_15_fu_1696_p2[47:16]}};

assign tmp_25_fu_1749_p4 = {{add_ln33_17_fu_1743_p2[47:16]}};

assign tmp_2_fu_648_p3 = {{add_ln28_reg_1819}, {4'd0}};

assign tmp_3_fu_655_p3 = {{add_ln28_reg_1819}, {2'd0}};

assign tmp_4_fu_1319_p3 = {{select_ln28_1_fu_1314_p3}, {4'd0}};

assign tmp_5_fu_1327_p3 = {{select_ln28_1_fu_1314_p3}, {1'd0}};

assign tmp_6_cast_fu_606_p3 = {{4'd9}, {select_ln28_fu_593_p3}};

assign tmp_9_fu_1051_p4 = {{add_ln33_1_fu_1045_p2[47:16]}};

assign tmp_fu_624_p3 = {{i_2_reg_1808}, {4'd0}};

assign zext_ln31_1_fu_793_p1 = select_ln28_reg_1832;

assign zext_ln31_2_fu_695_p1 = select_ln28_reg_1832;

assign zext_ln31_3_fu_698_p1 = select_ln28_reg_1832;

assign zext_ln31_4_fu_1125_p1 = select_ln28_reg_1832;

assign zext_ln31_5_fu_1783_p1 = add_ln31_1_reg_2239;

assign zext_ln31_fu_1335_p1 = tmp_5_fu_1327_p3;

assign zext_ln33_10_fu_912_p1 = add_ln28_5_fu_907_p2;

assign zext_ln33_11_fu_922_p1 = add_ln28_6_fu_917_p2;

assign zext_ln33_12_fu_995_p1 = add_ln28_7_fu_990_p2;

assign zext_ln33_13_fu_1005_p1 = add_ln28_8_fu_1000_p2;

assign zext_ln33_14_fu_1110_p1 = add_ln28_9_fu_1105_p2;

assign zext_ln33_15_fu_1120_p1 = add_ln28_10_fu_1115_p2;

assign zext_ln33_16_fu_1222_p1 = add_ln28_11_fu_1217_p2;

assign zext_ln33_17_fu_1232_p1 = add_ln28_12_fu_1227_p2;

assign zext_ln33_18_fu_1360_p1 = add_ln28_13_fu_1355_p2;

assign zext_ln33_19_fu_1370_p1 = add_ln28_14_fu_1365_p2;

assign zext_ln33_1_fu_662_p1 = tmp_3_fu_655_p3;

assign zext_ln33_20_fu_1492_p1 = add_ln28_15_reg_2229;

assign zext_ln33_21_fu_1496_p1 = add_ln28_16_reg_2234;

assign zext_ln33_22_fu_707_p1 = add_ln33_21_fu_701_p2;

assign zext_ln33_23_fu_718_p1 = add_ln33_22_fu_712_p2;

assign zext_ln33_24_fu_748_p1 = add_ln33_23_fu_743_p2;

assign zext_ln33_25_fu_758_p1 = add_ln33_24_fu_753_p2;

assign zext_ln33_26_fu_801_p1 = add_ln33_25_fu_796_p2;

assign zext_ln33_27_fu_812_p1 = add_ln33_26_fu_806_p2;

assign zext_ln33_28_fu_862_p1 = add_ln33_27_fu_857_p2;

assign zext_ln33_29_fu_872_p1 = add_ln33_28_fu_867_p2;

assign zext_ln33_2_fu_679_p1 = select_ln28_2_fu_672_p3;

assign zext_ln33_30_fu_932_p1 = add_ln33_29_fu_927_p2;

assign zext_ln33_31_fu_942_p1 = add_ln33_30_fu_937_p2;

assign zext_ln33_32_fu_1019_p1 = $unsigned(sext_ln33_20_fu_1015_p1);

assign zext_ln33_33_fu_1033_p1 = $unsigned(sext_ln33_21_fu_1029_p1);

assign zext_ln33_34_fu_1134_p1 = add_ln33_33_fu_1128_p2;

assign zext_ln33_35_fu_1145_p1 = add_ln33_34_fu_1139_p2;

assign zext_ln33_36_fu_1242_p1 = add_ln33_35_fu_1237_p2;

assign zext_ln33_37_fu_614_p1 = tmp_6_cast_fu_606_p3;

assign zext_ln33_38_fu_1252_p1 = add_ln33_36_fu_1247_p2;

assign zext_ln33_39_fu_1395_p1 = add_ln33_37_fu_1390_p2;

assign zext_ln33_3_fu_690_p1 = or_ln28_fu_684_p2;

assign zext_ln33_40_fu_1405_p1 = add_ln33_38_fu_1400_p2;

assign zext_ln33_4_fu_728_p1 = or_ln28_1_fu_723_p2;

assign zext_ln33_5_fu_738_p1 = or_ln28_2_fu_733_p2;

assign zext_ln33_6_fu_778_p1 = add_ln28_1_fu_773_p2;

assign zext_ln33_7_fu_788_p1 = add_ln28_2_fu_783_p2;

assign zext_ln33_8_fu_842_p1 = add_ln28_3_fu_837_p2;

assign zext_ln33_9_fu_852_p1 = add_ln28_4_fu_847_p2;

assign zext_ln33_fu_638_p1 = tmp_1_fu_631_p3;

always @ (posedge ap_clk) begin
    select_ln28_2_reg_1851[1:0] <= 2'b00;
    zext_ln31_2_reg_1883[6:5] <= 2'b00;
    zext_ln31_1_reg_1947[7:5] <= 3'b000;
    zext_ln31_4_reg_2130[8:5] <= 4'b0000;
    add_ln28_15_reg_2229[1:0] <= 2'b10;
    add_ln28_16_reg_2234[1:0] <= 2'b11;
end

endmodule //kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
