-- VHDL for IBM SMS ALD page 17.13.06.1
-- Title: EDIT CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/8/2020 5:28:00 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_13_06_1_EDIT_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_BLANK:	 in STD_LOGIC;
		PS_FLOAT_DOLLAR_SIGN:	 in STD_LOGIC;
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION:	 in STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2:	 in STD_LOGIC;
		PS_NOT_CTRL_0:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_E_OR_Z_OP_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_0_SUPPRESS:	 in STD_LOGIC;
		PS_EXTENSION_LATCH:	 in STD_LOGIC;
		PS_2ND_SCAN:	 in STD_LOGIC;
		MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION:	 in STD_LOGIC;
		MS_SET_DOLLAR_SIGN_STAR_EDIT:	 out STD_LOGIC;
		MS_SET_DOLLAR_SIGN:	 out STD_LOGIC;
		PS_USE_NO_WM_STAR_EDIT:	 out STD_LOGIC);
end ALD_17_13_06_1_EDIT_CONTROLS;

architecture behavioral of ALD_17_13_06_1_EDIT_CONTROLS is 

	signal OUT_2A_D: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_2C_P: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2F_P: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;

begin

	OUT_2A_D <= NOT(PS_BLANK AND PS_FLOAT_DOLLAR_SIGN AND PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION );
	OUT_1A_B <= OUT_2A_D;
	OUT_3C_D <= NOT(PS_E_OP_DOT_B_CYCLE_2 AND PS_NOT_CTRL_0 AND PS_1ST_SCAN );
	OUT_2C_P <= NOT(OUT_3C_D AND OUT_3D_E );
	OUT_3D_E <= NOT(PS_E_OR_Z_OP_DOT_B_CYCLE AND PS_1ST_SCAN AND PS_0_SUPPRESS );
	OUT_3E_C <= NOT(PS_EXTENSION_LATCH AND PS_2ND_SCAN AND PS_E_OR_Z_OP_DOT_B_CYCLE );
	OUT_2F_P <= NOT(OUT_3E_C AND MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION );
	OUT_DOT_1C <= OUT_2C_P OR OUT_2F_P;

	MS_SET_DOLLAR_SIGN_STAR_EDIT <= OUT_1A_B;
	MS_SET_DOLLAR_SIGN <= OUT_1A_B;
	PS_USE_NO_WM_STAR_EDIT <= OUT_DOT_1C;


end;
