#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# FinalProject.tcl: Tcl script for re-creating project 'daq2_zc706'
#
# Generated by Vivado on Wed Aug 28 10:22:52 IDT 2024
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (FinalProject.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_top.v"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/zc706_plddr3_mig.prj"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/utils_1/imports/synth_1/system_top.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/library/common/ad_iobuf.v"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc"
#    "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/system_top.v"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/zc706_plddr3_mig.prj"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/utils_1/imports/synth_1/system_top.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/library/common/ad_iobuf.v"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc"]"\
 "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../../../../../../AnalogDevicesRepo/hdl/library"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "daq2_zc706"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "FinalProject.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z045ffg900-2

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../../../.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store"]" -objects $obj
set_property -name "board_part" -value "xilinx.com:zc706:part0:1.4" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "customized_default_ip_location" -value "" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip.user_files_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/ipcache" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "local_ip_repo_leaf_dir_name" -value "ip_repo" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "zc706" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.ipstatic.source_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files/ipstatic" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/library"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/library/common/ad_iobuf.v"] \
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v"]\
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/system_top.v" ]\
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/zc706_plddr3_mig.prj" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../../../AnalogDevicesRepo/hdl/library/common/ad_iobuf.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/common/daq2_spi.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "hdl/system_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "zc706/system_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "system_axi_ddr_cntrl_0/zc706_plddr3_mig.prj"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "system_axi_ddr_cntrl_0" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "RX_JESD_M=2 RX_JESD_L=4 RX_JESD_S=1 TX_JESD_M=2 TX_JESD_L=4 TX_JESD_S=1" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "system_top" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_generic" -value "RX_JESD_M=2 RX_JESD_L=4 RX_JESD_S=1 TX_JESD_M=2 TX_JESD_L=4 TX_JESD_S=1" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/system_constr.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "zc706/system_constr.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_plddr3_constr.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../../../AnalogDevicesRepo/hdl/projects/common/zc706/zc706_system_constr.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "system_top" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/../../../AnalogDevicesRepo/hdl/projects/daq2/zc706/daq2_zc706.srcs/utils_1/imports/synth_1/system_top.dcp" ]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/system_top.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "netlist_only" -value "0" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD system
proc cr_bd_system { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name system

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:system_ila:1.1\
  xilinx.com:ip:mig_7series:4.2\
  analog.com:user:axi_clkgen:1.0\
  analog.com:user:axi_hdmi_tx:1.0\
  xilinx.com:ip:axi_iic:2.1\
  analog.com:user:axi_spdif_tx:1.0\
  analog.com:user:axi_sysid:1.0\
  analog.com:user:sysid_rom:1.0\
  xilinx.com:ip:clk_wiz:6.0\
  analog.com:user:axi_dmac:1.0\
  analog.com:user:util_upack2:1.0\
  analog.com:user:util_cpack2:1.0\
  analog.com:user:jesd204_tx:1.0\
  analog.com:user:axi_jesd204_tx:1.0\
  analog.com:user:data_offload:1.0\
  analog.com:user:util_do_ram:1.0\
  analog.com:user:ad_ip_jesd204_tpl_dac:1.0\
  xilinx.com:ip:xlslice:1.0\
  analog.com:user:jesd204_rx:1.0\
  analog.com:user:axi_jesd204_rx:1.0\
  analog.com:user:util_hbm:1.0\
  analog.com:user:ad_ip_jesd204_tpl_adc:1.0\
  analog.com:user:axi_adxcvr:1.0\
  analog.com:user:util_adxcvr:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }


##################################################################
# MIG PRJ FILE TCL PROCs
##################################################################

proc write_mig_file_system_axi_ddr_cntrl_0 { str_mig_prj_filepath } {

   file mkdir [ file dirname "$str_mig_prj_filepath" ]
   set mig_prj_file [open $str_mig_prj_filepath  w+]

   puts $mig_prj_file {<?xml version='1.0' encoding='UTF-8'?>}
   puts $mig_prj_file {<!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. -->}
   puts $mig_prj_file {<Project NoOfControllers="1" >}
   puts $mig_prj_file {    <ModuleName>system_axi_ddr_cntrl_0</ModuleName>}
   puts $mig_prj_file {    <dci_inouts_inputs>1</dci_inouts_inputs>}
   puts $mig_prj_file {    <dci_inputs>1</dci_inputs>}
   puts $mig_prj_file {    <Debug_En>OFF</Debug_En>}
   puts $mig_prj_file {    <DataDepth_En>1024</DataDepth_En>}
   puts $mig_prj_file {    <LowPower_En>ON</LowPower_En>}
   puts $mig_prj_file {    <XADC_En>Disabled</XADC_En>}
   puts $mig_prj_file {    <TargetFPGA>xc7z045-ffg900/-2</TargetFPGA>}
   puts $mig_prj_file {    <Version>4.0</Version>}
   puts $mig_prj_file {    <SystemClock>Differential</SystemClock>}
   puts $mig_prj_file {    <ReferenceClock>Use System Clock</ReferenceClock>}
   puts $mig_prj_file {    <SysResetPolarity>ACTIVE HIGH</SysResetPolarity>}
   puts $mig_prj_file {    <BankSelectionFlag>FALSE</BankSelectionFlag>}
   puts $mig_prj_file {    <InternalVref>0</InternalVref>}
   puts $mig_prj_file {    <dci_hr_inouts_inputs>50 Ohms</dci_hr_inouts_inputs>}
   puts $mig_prj_file {    <dci_cascade>1</dci_cascade>}
   puts $mig_prj_file {    <Controller number="0" >}
   puts $mig_prj_file {        <MemoryDevice>DDR3_SDRAM/SODIMMs/MT8JTF12864HZ-1G6</MemoryDevice>}
   puts $mig_prj_file {        <TimePeriod>1250</TimePeriod>}
   puts $mig_prj_file {        <VccAuxIO>2.0V</VccAuxIO>}
   puts $mig_prj_file {        <PHYRatio>4:1</PHYRatio>}
   puts $mig_prj_file {        <InputClkFreq>200</InputClkFreq>}
   puts $mig_prj_file {        <UIExtraClocks>1</UIExtraClocks>}
   puts $mig_prj_file {        <MMCM_VCO>800</MMCM_VCO>}
   puts $mig_prj_file {        <MMCMClkOut0> 1.000</MMCMClkOut0>}
   puts $mig_prj_file {        <MMCMClkOut1>1</MMCMClkOut1>}
   puts $mig_prj_file {        <MMCMClkOut2>1</MMCMClkOut2>}
   puts $mig_prj_file {        <MMCMClkOut3>1</MMCMClkOut3>}
   puts $mig_prj_file {        <MMCMClkOut4>1</MMCMClkOut4>}
   puts $mig_prj_file {        <DataWidth>64</DataWidth>}
   puts $mig_prj_file {        <DeepMemory>1</DeepMemory>}
   puts $mig_prj_file {        <DataMask>1</DataMask>}
   puts $mig_prj_file {        <ECC>Disabled</ECC>}
   puts $mig_prj_file {        <Ordering>Normal</Ordering>}
   puts $mig_prj_file {        <CustomPart>FALSE</CustomPart>}
   puts $mig_prj_file {        <NewPartName></NewPartName>}
   puts $mig_prj_file {        <RowAddress>14</RowAddress>}
   puts $mig_prj_file {        <ColAddress>10</ColAddress>}
   puts $mig_prj_file {        <BankAddress>3</BankAddress>}
   puts $mig_prj_file {        <MemoryVoltage>1.5V</MemoryVoltage>}
   puts $mig_prj_file {        <C0_MEM_SIZE>1073741824</C0_MEM_SIZE>}
   puts $mig_prj_file {        <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap>}
   puts $mig_prj_file {        <PinSelection>}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="E10" SLEW="" name="ddr3_addr[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="D6" SLEW="" name="ddr3_addr[10]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="B7" SLEW="" name="ddr3_addr[11]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="H12" SLEW="" name="ddr3_addr[12]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="A10" SLEW="" name="ddr3_addr[13]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="B9" SLEW="" name="ddr3_addr[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="E11" SLEW="" name="ddr3_addr[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="A9" SLEW="" name="ddr3_addr[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="D11" SLEW="" name="ddr3_addr[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="B6" SLEW="" name="ddr3_addr[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="F9" SLEW="" name="ddr3_addr[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="E8" SLEW="" name="ddr3_addr[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="B10" SLEW="" name="ddr3_addr[8]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="J8" SLEW="" name="ddr3_addr[9]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="F8" SLEW="" name="ddr3_ba[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="H7" SLEW="" name="ddr3_ba[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="A7" SLEW="" name="ddr3_ba[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="E7" SLEW="" name="ddr3_cas_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15" PADName="F10" SLEW="" name="ddr3_ck_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15" PADName="G10" SLEW="" name="ddr3_ck_p[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="D10" SLEW="" name="ddr3_cke[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="J11" SLEW="" name="ddr3_cs_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="J3" SLEW="" name="ddr3_dm[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="F2" SLEW="" name="ddr3_dm[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="E1" SLEW="" name="ddr3_dm[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="C2" SLEW="" name="ddr3_dm[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="L12" SLEW="" name="ddr3_dm[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="G14" SLEW="" name="ddr3_dm[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="C16" SLEW="" name="ddr3_dm[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="C11" SLEW="" name="ddr3_dm[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L1" SLEW="" name="ddr3_dq[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="H6" SLEW="" name="ddr3_dq[10]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="H3" SLEW="" name="ddr3_dq[11]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G1" SLEW="" name="ddr3_dq[12]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="H2" SLEW="" name="ddr3_dq[13]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G5" SLEW="" name="ddr3_dq[14]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G4" SLEW="" name="ddr3_dq[15]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E2" SLEW="" name="ddr3_dq[16]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E3" SLEW="" name="ddr3_dq[17]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D4" SLEW="" name="ddr3_dq[18]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E5" SLEW="" name="ddr3_dq[19]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L2" SLEW="" name="ddr3_dq[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="F4" SLEW="" name="ddr3_dq[20]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="F3" SLEW="" name="ddr3_dq[21]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D1" SLEW="" name="ddr3_dq[22]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D3" SLEW="" name="ddr3_dq[23]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="A2" SLEW="" name="ddr3_dq[24]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B2" SLEW="" name="ddr3_dq[25]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B4" SLEW="" name="ddr3_dq[26]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B5" SLEW="" name="ddr3_dq[27]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="A3" SLEW="" name="ddr3_dq[28]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B1" SLEW="" name="ddr3_dq[29]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K5" SLEW="" name="ddr3_dq[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="C1" SLEW="" name="ddr3_dq[30]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="C4" SLEW="" name="ddr3_dq[31]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K10" SLEW="" name="ddr3_dq[32]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L9" SLEW="" name="ddr3_dq[33]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K12" SLEW="" name="ddr3_dq[34]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="J9" SLEW="" name="ddr3_dq[35]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K11" SLEW="" name="ddr3_dq[36]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L10" SLEW="" name="ddr3_dq[37]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="J10" SLEW="" name="ddr3_dq[38]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L7" SLEW="" name="ddr3_dq[39]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="J4" SLEW="" name="ddr3_dq[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="F14" SLEW="" name="ddr3_dq[40]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="F15" SLEW="" name="ddr3_dq[41]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="F13" SLEW="" name="ddr3_dq[42]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G16" SLEW="" name="ddr3_dq[43]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G15" SLEW="" name="ddr3_dq[44]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E12" SLEW="" name="ddr3_dq[45]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D13" SLEW="" name="ddr3_dq[46]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E13" SLEW="" name="ddr3_dq[47]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D15" SLEW="" name="ddr3_dq[48]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E15" SLEW="" name="ddr3_dq[49]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K1" SLEW="" name="ddr3_dq[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D16" SLEW="" name="ddr3_dq[50]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="E16" SLEW="" name="ddr3_dq[51]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="C17" SLEW="" name="ddr3_dq[52]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B16" SLEW="" name="ddr3_dq[53]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="D14" SLEW="" name="ddr3_dq[54]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B17" SLEW="" name="ddr3_dq[55]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B12" SLEW="" name="ddr3_dq[56]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="C12" SLEW="" name="ddr3_dq[57]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="A12" SLEW="" name="ddr3_dq[58]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="A14" SLEW="" name="ddr3_dq[59]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="L3" SLEW="" name="ddr3_dq[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="A13" SLEW="" name="ddr3_dq[60]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B11" SLEW="" name="ddr3_dq[61]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="C14" SLEW="" name="ddr3_dq[62]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="B14" SLEW="" name="ddr3_dq[63]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="J5" SLEW="" name="ddr3_dq[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="K6" SLEW="" name="ddr3_dq[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="G6" SLEW="" name="ddr3_dq[8]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="H4" SLEW="" name="ddr3_dq[9]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="K2" SLEW="" name="ddr3_dqs_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="H1" SLEW="" name="ddr3_dqs_n[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="D5" SLEW="" name="ddr3_dqs_n[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="A4" SLEW="" name="ddr3_dqs_n[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="K8" SLEW="" name="ddr3_dqs_n[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="F12" SLEW="" name="ddr3_dqs_n[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="E17" SLEW="" name="ddr3_dqs_n[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="A15" SLEW="" name="ddr3_dqs_n[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="K3" SLEW="" name="ddr3_dqs_p[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="J1" SLEW="" name="ddr3_dqs_p[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="E6" SLEW="" name="ddr3_dqs_p[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="A5" SLEW="" name="ddr3_dqs_p[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="L8" SLEW="" name="ddr3_dqs_p[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="G12" SLEW="" name="ddr3_dqs_p[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="F17" SLEW="" name="ddr3_dqs_p[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="B15" SLEW="" name="ddr3_dqs_p[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="G7" SLEW="" name="ddr3_odt[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="H11" SLEW="" name="ddr3_ras_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="LVCMOS15" PADName="G17" SLEW="" name="ddr3_reset_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="F7" SLEW="" name="ddr3_we_n" IN_TERM="" />}
   puts $mig_prj_file {        </PinSelection>}
   puts $mig_prj_file {        <System_Clock>}
   puts $mig_prj_file {            <Pin PADName="H9/G9(CC_P/N)" Bank="34" name="sys_clk_p/n" />}
   puts $mig_prj_file {        </System_Clock>}
   puts $mig_prj_file {        <System_Control>}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="sys_rst" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="init_calib_complete" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="tg_compare_error" />}
   puts $mig_prj_file {        </System_Control>}
   puts $mig_prj_file {        <TimingParameters>}
   puts $mig_prj_file {            <Parameters twtr="7.5" trrd="6" trefi="7.8" tfaw="30" trtp="7.5" tcke="5" trfc="110" trp="13.125" tras="35" trcd="13.125" />}
   puts $mig_prj_file {        </TimingParameters>}
   puts $mig_prj_file {        <mrBurstLength name="Burst Length" >8 - Fixed</mrBurstLength>}
   puts $mig_prj_file {        <mrBurstType name="Read Burst Type and Length" >Sequential</mrBurstType>}
   puts $mig_prj_file {        <mrCasLatency name="CAS Latency" >11</mrCasLatency>}
   puts $mig_prj_file {        <mrMode name="Mode" >Normal</mrMode>}
   puts $mig_prj_file {        <mrDllReset name="DLL Reset" >No</mrDllReset>}
   puts $mig_prj_file {        <mrPdMode name="DLL control for precharge PD" >Slow Exit</mrPdMode>}
   puts $mig_prj_file {        <emrDllEnable name="DLL Enable" >Enable</emrDllEnable>}
   puts $mig_prj_file {        <emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/7</emrOutputDriveStrength>}
   puts $mig_prj_file {        <emrMirrorSelection name="Address Mirroring" >Disable</emrMirrorSelection>}
   puts $mig_prj_file {        <emrCSSelection name="Controller Chip Select Pin" >Enable</emrCSSelection>}
   puts $mig_prj_file {        <emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/6</emrRTT>}
   puts $mig_prj_file {        <emrPosted name="Additive Latency (AL)" >0</emrPosted>}
   puts $mig_prj_file {        <emrOCD name="Write Leveling Enable" >Disabled</emrOCD>}
   puts $mig_prj_file {        <emrDQS name="TDQS enable" >Enabled</emrDQS>}
   puts $mig_prj_file {        <emrRDQS name="Qoff" >Output Buffer Enabled</emrRDQS>}
   puts $mig_prj_file {        <mr2PartialArraySelfRefresh name="Partial-Array Self Refresh" >Full Array</mr2PartialArraySelfRefresh>}
   puts $mig_prj_file {        <mr2CasWriteLatency name="CAS write latency" >8</mr2CasWriteLatency>}
   puts $mig_prj_file {        <mr2AutoSelfRefresh name="Auto Self Refresh" >Enabled</mr2AutoSelfRefresh>}
   puts $mig_prj_file {        <mr2SelfRefreshTempRange name="High Temparature Self Refresh Rate" >Normal</mr2SelfRefreshTempRange>}
   puts $mig_prj_file {        <mr2RTTWR name="RTT_WR - Dynamic On Die Termination (ODT)" >Dynamic ODT off</mr2RTTWR>}
   puts $mig_prj_file {        <PortInterface>AXI</PortInterface>}
   puts $mig_prj_file {        <AXIParameters>}
   puts $mig_prj_file {            <C0_C_RD_WR_ARB_ALGORITHM>RD_PRI_REG</C0_C_RD_WR_ARB_ALGORITHM>}
   puts $mig_prj_file {            <C0_S_AXI_ADDR_WIDTH>30</C0_S_AXI_ADDR_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_DATA_WIDTH>512</C0_S_AXI_DATA_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_SUPPORTS_NARROW_BURST>0</C0_S_AXI_SUPPORTS_NARROW_BURST>}
   puts $mig_prj_file {        </AXIParameters>}
   puts $mig_prj_file {    </Controller>}
   puts $mig_prj_file {</Project>}

   close $mig_prj_file
}
# End of write_mig_file_system_axi_ddr_cntrl_0()



  
# Hierarchical cell: xcvr_hier_0
proc create_hier_cell_xcvr_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_xcvr_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_3

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_ch_0

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_ch_1

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_ch_2

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_ch_3

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_cm_rtl:1.0 up_cm_0


  # Create pins
  create_bd_pin -dir I rx_calign_1
  create_bd_pin -dir O -type clk rx_clk_0
  create_bd_pin -dir I rx_data_0_n
  create_bd_pin -dir I rx_data_0_p
  create_bd_pin -dir I rx_data_1_n
  create_bd_pin -dir I rx_data_1_p
  create_bd_pin -dir I rx_data_2_n
  create_bd_pin -dir I rx_data_2_p
  create_bd_pin -dir I rx_data_3_n
  create_bd_pin -dir I rx_data_3_p
  create_bd_pin -dir I rx_ref_clk_0
  create_bd_pin -dir O -type clk slowest_sync_clk
  create_bd_pin -dir O tx_data_0_n
  create_bd_pin -dir O tx_data_0_p
  create_bd_pin -dir O tx_data_1_n
  create_bd_pin -dir O tx_data_1_p
  create_bd_pin -dir O tx_data_2_n
  create_bd_pin -dir O tx_data_2_p
  create_bd_pin -dir O tx_data_3_n
  create_bd_pin -dir O tx_data_3_p
  create_bd_pin -dir I tx_ref_clk_0
  create_bd_pin -dir I -type clk up_clk
  create_bd_pin -dir I -type rst up_rstn

  # Create instance: axi_ad9144_xcvr, and set properties
  set axi_ad9144_xcvr [ create_bd_cell -type ip -vlnv analog.com:user:axi_adxcvr:1.0 axi_ad9144_xcvr ]
  set_property -dict [list \
    CONFIG.NUM_OF_LANES {4} \
    CONFIG.QPLL_ENABLE {1} \
    CONFIG.TX_OR_RX_N {1} \
  ] $axi_ad9144_xcvr


  # Create instance: axi_ad9680_xcvr, and set properties
  set axi_ad9680_xcvr [ create_bd_cell -type ip -vlnv analog.com:user:axi_adxcvr:1.0 axi_ad9680_xcvr ]
  set_property -dict [list \
    CONFIG.NUM_OF_LANES {4} \
    CONFIG.QPLL_ENABLE {0} \
    CONFIG.TX_OR_RX_N {0} \
  ] $axi_ad9680_xcvr


  # Create instance: util_daq2_xcvr, and set properties
  set util_daq2_xcvr [ create_bd_cell -type ip -vlnv analog.com:user:util_adxcvr:1.0 util_daq2_xcvr ]
  set_property -dict [list \
    CONFIG.QPLL_FBDIV {0x030} \
    CONFIG.QPLL_FBDIV_RATIO {1} \
    CONFIG.QPLL_REFCLK_DIV {1} \
    CONFIG.RX_CDR_CFG {0x0B000023FF10400020} \
    CONFIG.RX_DFE_LPM_CFG {0x0104} \
    CONFIG.RX_NUM_OF_LANES {4} \
    CONFIG.RX_OUT_DIV {1} \
    CONFIG.TX_NUM_OF_LANES {4} \
    CONFIG.TX_OUT_DIV {1} \
  ] $util_daq2_xcvr


  # Create interface connections
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy0 [get_bd_intf_pins tx_0] [get_bd_intf_pins util_daq2_xcvr/tx_0]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy1 [get_bd_intf_pins tx_2] [get_bd_intf_pins util_daq2_xcvr/tx_2]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy2 [get_bd_intf_pins tx_3] [get_bd_intf_pins util_daq2_xcvr/tx_3]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy3 [get_bd_intf_pins tx_1] [get_bd_intf_pins util_daq2_xcvr/tx_1]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_0 [get_bd_intf_pins axi_ad9144_xcvr/up_ch_0] [get_bd_intf_pins util_daq2_xcvr/up_tx_0]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_xcvr_up_ch_0] [get_bd_intf_pins up_ch_0] [get_bd_intf_pins axi_ad9144_xcvr/up_ch_0]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_1 [get_bd_intf_pins axi_ad9144_xcvr/up_ch_1] [get_bd_intf_pins util_daq2_xcvr/up_tx_2]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_xcvr_up_ch_1] [get_bd_intf_pins up_ch_1] [get_bd_intf_pins axi_ad9144_xcvr/up_ch_1]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_2 [get_bd_intf_pins axi_ad9144_xcvr/up_ch_2] [get_bd_intf_pins util_daq2_xcvr/up_tx_3]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_xcvr_up_ch_2] [get_bd_intf_pins up_ch_2] [get_bd_intf_pins axi_ad9144_xcvr/up_ch_2]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_3 [get_bd_intf_pins axi_ad9144_xcvr/up_ch_3] [get_bd_intf_pins util_daq2_xcvr/up_tx_1]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_xcvr_up_ch_3] [get_bd_intf_pins up_ch_3] [get_bd_intf_pins axi_ad9144_xcvr/up_ch_3]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_cm_0 [get_bd_intf_pins axi_ad9144_xcvr/up_cm_0] [get_bd_intf_pins util_daq2_xcvr/up_cm_0]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_xcvr_up_cm_0] [get_bd_intf_pins up_cm_0] [get_bd_intf_pins axi_ad9144_xcvr/up_cm_0]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_m_axi [get_bd_intf_pins m_axi] [get_bd_intf_pins axi_ad9680_xcvr/m_axi]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_ch_0 [get_bd_intf_pins axi_ad9680_xcvr/up_ch_0] [get_bd_intf_pins util_daq2_xcvr/up_rx_0]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_ch_1 [get_bd_intf_pins axi_ad9680_xcvr/up_ch_1] [get_bd_intf_pins util_daq2_xcvr/up_rx_1]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_ch_2 [get_bd_intf_pins axi_ad9680_xcvr/up_ch_2] [get_bd_intf_pins util_daq2_xcvr/up_rx_2]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_ch_3 [get_bd_intf_pins axi_ad9680_xcvr/up_ch_3] [get_bd_intf_pins util_daq2_xcvr/up_rx_3]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_es_0 [get_bd_intf_pins axi_ad9680_xcvr/up_es_0] [get_bd_intf_pins util_daq2_xcvr/up_es_0]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_es_1 [get_bd_intf_pins axi_ad9680_xcvr/up_es_1] [get_bd_intf_pins util_daq2_xcvr/up_es_1]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_es_2 [get_bd_intf_pins axi_ad9680_xcvr/up_es_2] [get_bd_intf_pins util_daq2_xcvr/up_es_2]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_up_es_3 [get_bd_intf_pins axi_ad9680_xcvr/up_es_3] [get_bd_intf_pins util_daq2_xcvr/up_es_3]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M06_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins axi_ad9144_xcvr/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M11_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins axi_ad9680_xcvr/s_axi]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_0 [get_bd_intf_pins rx_0] [get_bd_intf_pins util_daq2_xcvr/rx_0]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_1 [get_bd_intf_pins rx_1] [get_bd_intf_pins util_daq2_xcvr/rx_1]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_2 [get_bd_intf_pins rx_2] [get_bd_intf_pins util_daq2_xcvr/rx_2]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_3 [get_bd_intf_pins rx_3] [get_bd_intf_pins util_daq2_xcvr/rx_3]

  # Create port connections
  connect_bd_net -net axi_ad9144_xcvr_up_pll_rst [get_bd_pins axi_ad9144_xcvr/up_pll_rst] [get_bd_pins util_daq2_xcvr/up_qpll_rst_0]
  connect_bd_net -net axi_ad9680_jesd_phy_en_char_align [get_bd_pins rx_calign_1] [get_bd_pins util_daq2_xcvr/rx_calign_0] [get_bd_pins util_daq2_xcvr/rx_calign_1] [get_bd_pins util_daq2_xcvr/rx_calign_2] [get_bd_pins util_daq2_xcvr/rx_calign_3]
  connect_bd_net -net axi_ad9680_xcvr_up_pll_rst [get_bd_pins axi_ad9680_xcvr/up_pll_rst] [get_bd_pins util_daq2_xcvr/up_cpll_rst_0] [get_bd_pins util_daq2_xcvr/up_cpll_rst_1] [get_bd_pins util_daq2_xcvr/up_cpll_rst_2] [get_bd_pins util_daq2_xcvr/up_cpll_rst_3]
  connect_bd_net -net rx_data_0_n_1 [get_bd_pins rx_data_0_n] [get_bd_pins util_daq2_xcvr/rx_0_n]
  connect_bd_net -net rx_data_0_p_1 [get_bd_pins rx_data_0_p] [get_bd_pins util_daq2_xcvr/rx_0_p]
  connect_bd_net -net rx_data_1_n_1 [get_bd_pins rx_data_1_n] [get_bd_pins util_daq2_xcvr/rx_1_n]
  connect_bd_net -net rx_data_1_p_1 [get_bd_pins rx_data_1_p] [get_bd_pins util_daq2_xcvr/rx_1_p]
  connect_bd_net -net rx_data_2_n_1 [get_bd_pins rx_data_2_n] [get_bd_pins util_daq2_xcvr/rx_2_n]
  connect_bd_net -net rx_data_2_p_1 [get_bd_pins rx_data_2_p] [get_bd_pins util_daq2_xcvr/rx_2_p]
  connect_bd_net -net rx_data_3_n_1 [get_bd_pins rx_data_3_n] [get_bd_pins util_daq2_xcvr/rx_3_n]
  connect_bd_net -net rx_data_3_p_1 [get_bd_pins rx_data_3_p] [get_bd_pins util_daq2_xcvr/rx_3_p]
  connect_bd_net -net rx_ref_clk_0_1 [get_bd_pins rx_ref_clk_0] [get_bd_pins util_daq2_xcvr/cpll_ref_clk_0] [get_bd_pins util_daq2_xcvr/cpll_ref_clk_1] [get_bd_pins util_daq2_xcvr/cpll_ref_clk_2] [get_bd_pins util_daq2_xcvr/cpll_ref_clk_3]
  connect_bd_net -net sys_cpu_clk [get_bd_pins up_clk] [get_bd_pins axi_ad9144_xcvr/s_axi_aclk] [get_bd_pins axi_ad9680_xcvr/s_axi_aclk] [get_bd_pins util_daq2_xcvr/up_clk]
  connect_bd_net -net sys_cpu_resetn [get_bd_pins up_rstn] [get_bd_pins axi_ad9144_xcvr/s_axi_aresetn] [get_bd_pins axi_ad9680_xcvr/s_axi_aresetn] [get_bd_pins util_daq2_xcvr/up_rstn]
  connect_bd_net -net tx_ref_clk_0_1 [get_bd_pins tx_ref_clk_0] [get_bd_pins util_daq2_xcvr/qpll_ref_clk_0]
  connect_bd_net -net util_daq2_xcvr_rx_out_clk_0 [get_bd_pins rx_clk_0] [get_bd_pins util_daq2_xcvr/rx_clk_0] [get_bd_pins util_daq2_xcvr/rx_clk_1] [get_bd_pins util_daq2_xcvr/rx_clk_2] [get_bd_pins util_daq2_xcvr/rx_clk_3] [get_bd_pins util_daq2_xcvr/rx_out_clk_0]
  connect_bd_net -net util_daq2_xcvr_tx_0_n [get_bd_pins tx_data_0_n] [get_bd_pins util_daq2_xcvr/tx_0_n]
  connect_bd_net -net util_daq2_xcvr_tx_0_p [get_bd_pins tx_data_0_p] [get_bd_pins util_daq2_xcvr/tx_0_p]
  connect_bd_net -net util_daq2_xcvr_tx_1_n [get_bd_pins tx_data_1_n] [get_bd_pins util_daq2_xcvr/tx_1_n]
  connect_bd_net -net util_daq2_xcvr_tx_1_p [get_bd_pins tx_data_1_p] [get_bd_pins util_daq2_xcvr/tx_1_p]
  connect_bd_net -net util_daq2_xcvr_tx_2_n [get_bd_pins tx_data_2_n] [get_bd_pins util_daq2_xcvr/tx_2_n]
  connect_bd_net -net util_daq2_xcvr_tx_2_p [get_bd_pins tx_data_2_p] [get_bd_pins util_daq2_xcvr/tx_2_p]
  connect_bd_net -net util_daq2_xcvr_tx_3_n [get_bd_pins tx_data_3_n] [get_bd_pins util_daq2_xcvr/tx_3_n]
  connect_bd_net -net util_daq2_xcvr_tx_3_p [get_bd_pins tx_data_3_p] [get_bd_pins util_daq2_xcvr/tx_3_p]
  connect_bd_net -net util_daq2_xcvr_tx_out_clk_0 [get_bd_pins slowest_sync_clk] [get_bd_pins util_daq2_xcvr/tx_clk_0] [get_bd_pins util_daq2_xcvr/tx_clk_1] [get_bd_pins util_daq2_xcvr/tx_clk_2] [get_bd_pins util_daq2_xcvr/tx_clk_3] [get_bd_pins util_daq2_xcvr/tx_out_clk_0]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /jesd_hier_0/xcvr_hier_0] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.03482",
   "Default View_TopLeft":"-368,147",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port m_axi -pg 1 -lvl 3 -x 740 -y 160 -defaultsOSRD
preplace port up_cm_0 -pg 1 -lvl 3 -x 740 -y 50 -defaultsOSRD
preplace port up_ch_0 -pg 1 -lvl 3 -x 740 -y 70 -defaultsOSRD
preplace port rx_0 -pg 1 -lvl 3 -x 740 -y 510 -defaultsOSRD
preplace port tx_0 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port up_ch_3 -pg 1 -lvl 3 -x 740 -y 130 -defaultsOSRD
preplace port rx_1 -pg 1 -lvl 3 -x 740 -y 530 -defaultsOSRD
preplace port tx_1 -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port up_ch_1 -pg 1 -lvl 3 -x 740 -y 90 -defaultsOSRD
preplace port rx_2 -pg 1 -lvl 3 -x 740 -y 550 -defaultsOSRD
preplace port tx_2 -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port up_ch_2 -pg 1 -lvl 3 -x 740 -y 110 -defaultsOSRD
preplace port rx_3 -pg 1 -lvl 3 -x 740 -y 570 -defaultsOSRD
preplace port tx_3 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port s_axi1 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_up_clk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_up_rstn -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_tx_ref_clk_0 -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_rx_ref_clk_0 -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_rx_data_0_p -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port port-id_rx_data_0_n -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_rx_clk_0 -pg 1 -lvl 3 -x 740 -y 590 -defaultsOSRD
preplace port port-id_rx_calign_1 -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port port-id_tx_data_0_p -pg 1 -lvl 3 -x 740 -y 610 -defaultsOSRD
preplace port port-id_tx_data_0_n -pg 1 -lvl 3 -x 740 -y 630 -defaultsOSRD
preplace port port-id_slowest_sync_clk -pg 1 -lvl 3 -x 740 -y 650 -defaultsOSRD
preplace port port-id_rx_data_1_p -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port port-id_rx_data_1_n -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port port-id_tx_data_1_p -pg 1 -lvl 3 -x 740 -y 690 -defaultsOSRD
preplace port port-id_tx_data_1_n -pg 1 -lvl 3 -x 740 -y 710 -defaultsOSRD
preplace port port-id_rx_data_2_p -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port port-id_rx_data_2_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_tx_data_2_p -pg 1 -lvl 3 -x 740 -y 770 -defaultsOSRD
preplace port port-id_tx_data_2_n -pg 1 -lvl 3 -x 740 -y 790 -defaultsOSRD
preplace port port-id_rx_data_3_p -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_rx_data_3_n -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_tx_data_3_p -pg 1 -lvl 3 -x 740 -y 850 -defaultsOSRD
preplace port port-id_tx_data_3_n -pg 1 -lvl 3 -x 740 -y 870 -defaultsOSRD
preplace inst axi_ad9680_xcvr -pg 1 -lvl 1 -x 180 -y 400 -defaultsOSRD
preplace inst util_daq2_xcvr -pg 1 -lvl 2 -x 580 -y 700 -defaultsOSRD
preplace inst axi_ad9144_xcvr -pg 1 -lvl 1 -x 180 -y 110 -defaultsOSRD
preplace netloc axi_ad9680_xcvr_up_pll_rst 1 1 1 320 500n
preplace netloc axi_ad9144_xcvr_up_pll_rst 1 1 1 360 170n
preplace netloc sys_cpu_clk 1 0 2 40 590 430J
preplace netloc sys_cpu_resetn 1 0 2 60 580 420J
preplace netloc tx_ref_clk_0_1 1 0 2 NJ 600 NJ
preplace netloc rx_ref_clk_0_1 1 0 2 NJ 640 370
preplace netloc rx_data_0_p_1 1 0 2 NJ 680 NJ
preplace netloc rx_data_0_n_1 1 0 2 NJ 700 NJ
preplace netloc util_daq2_xcvr_rx_out_clk_0 1 1 2 400 1240 720
preplace netloc axi_ad9680_jesd_phy_en_char_align 1 0 2 NJ 740 330
preplace netloc util_daq2_xcvr_tx_0_p 1 2 1 NJ 610
preplace netloc util_daq2_xcvr_tx_0_n 1 2 1 NJ 630
preplace netloc util_daq2_xcvr_tx_out_clk_0 1 1 2 420 1250 710
preplace netloc rx_data_1_p_1 1 0 2 NJ 820 NJ
preplace netloc rx_data_1_n_1 1 0 2 NJ 840 NJ
preplace netloc util_daq2_xcvr_tx_1_p 1 2 1 NJ 690
preplace netloc util_daq2_xcvr_tx_1_n 1 2 1 NJ 710
preplace netloc rx_data_2_p_1 1 0 2 NJ 960 NJ
preplace netloc rx_data_2_n_1 1 0 2 NJ 980 NJ
preplace netloc util_daq2_xcvr_tx_2_p 1 2 1 NJ 770
preplace netloc util_daq2_xcvr_tx_2_n 1 2 1 NJ 790
preplace netloc rx_data_3_p_1 1 0 2 NJ 1100 NJ
preplace netloc rx_data_3_n_1 1 0 2 NJ 1120 NJ
preplace netloc util_daq2_xcvr_tx_3_p 1 2 1 NJ 850
preplace netloc util_daq2_xcvr_tx_3_n 1 2 1 NJ 870
preplace netloc axi_ad9680_xcvr_up_es_0 1 1 1 350 240n
preplace netloc axi_ad9680_xcvr_up_ch_0 1 1 1 320 260n
preplace netloc axi_ad9680_xcvr_up_es_1 1 1 1 370 320n
preplace netloc axi_ad9680_xcvr_up_ch_1 1 1 1 330 340n
preplace netloc axi_ad9680_xcvr_up_es_2 1 1 1 N 400
preplace netloc axi_ad9680_xcvr_up_ch_2 1 1 1 N 420
preplace netloc axi_ad9680_xcvr_up_es_3 1 1 1 340 440n
preplace netloc axi_ad9680_xcvr_up_ch_3 1 1 1 330 460n
preplace netloc axi_cpu_interconnect_M11_AXI 1 0 1 NJ 380
preplace netloc axi_ad9680_xcvr_m_axi 1 1 2 330J 160 NJ
preplace netloc axi_ad9144_xcvr_up_cm_0 1 1 2 430 50 NJ
preplace netloc axi_ad9144_xcvr_up_ch_0 1 1 2 420 70 NJ
preplace netloc util_daq2_xcvr_rx_0 1 2 1 NJ 510
preplace netloc axi_ad9144_jesd_tx_phy0 1 0 2 NJ 230 390J
preplace netloc axi_ad9144_xcvr_up_ch_3 1 1 2 400 130 NJ
preplace netloc util_daq2_xcvr_rx_1 1 2 1 NJ 530
preplace netloc axi_ad9144_jesd_tx_phy3 1 0 2 50J 240 340J
preplace netloc axi_ad9144_xcvr_up_ch_1 1 1 2 410 90 NJ
preplace netloc util_daq2_xcvr_rx_2 1 2 1 NJ 550
preplace netloc axi_ad9144_jesd_tx_phy1 1 0 2 50J 560 400J
preplace netloc axi_ad9144_xcvr_up_ch_2 1 1 2 380 110 NJ
preplace netloc util_daq2_xcvr_rx_3 1 2 1 NJ 570
preplace netloc axi_ad9144_jesd_tx_phy2 1 0 2 50J 570 410J
preplace netloc axi_cpu_interconnect_M06_AXI 1 0 1 NJ 90
levelinfo -pg 1 0 180 580 740
pagesize -pg 1 -db -bbox -sgen -140 0 910 1260
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9680_tpl
proc create_hier_cell_axi_ad9680_tpl { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9680_tpl() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi


  # Create pins
  create_bd_pin -dir O -from 63 -to 0 adc_data_0
  create_bd_pin -dir O -from 63 -to 0 adc_data_1
  create_bd_pin -dir I adc_dovf
  create_bd_pin -dir O -from 0 -to 0 adc_enable_0
  create_bd_pin -dir O -from 0 -to 0 adc_enable_1
  create_bd_pin -dir O -from 0 -to 0 adc_valid_0
  create_bd_pin -dir O -from 0 -to 0 adc_valid_1
  create_bd_pin -dir I -type clk link_clk
  create_bd_pin -dir I -from 127 -to 0 link_data
  create_bd_pin -dir I -from 3 -to 0 link_sof
  create_bd_pin -dir I link_valid
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: adc_tpl_core, and set properties
  set adc_tpl_core [ create_bd_cell -type ip -vlnv analog.com:user:ad_ip_jesd204_tpl_adc:1.0 adc_tpl_core ]
  set_property -dict [list \
    CONFIG.BITS_PER_SAMPLE {16} \
    CONFIG.CONVERTER_RESOLUTION {14} \
    CONFIG.DMA_BITS_PER_SAMPLE {16} \
    CONFIG.NUM_CHANNELS {2} \
    CONFIG.NUM_LANES {4} \
    CONFIG.OCTETS_PER_BEAT {4} \
    CONFIG.SAMPLES_PER_FRAME {1} \
    CONFIG.TWOS_COMPLEMENT {0} \
  ] $adc_tpl_core


  # Create instance: data_slice_0, and set properties
  set data_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 data_slice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {63} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {128} \
  ] $data_slice_0


  # Create instance: data_slice_1, and set properties
  set data_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 data_slice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {127} \
    CONFIG.DIN_TO {64} \
    CONFIG.DIN_WIDTH {128} \
  ] $data_slice_1


  # Create instance: enable_slice_0, and set properties
  set enable_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 enable_slice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {2} \
  ] $enable_slice_0


  # Create instance: enable_slice_1, and set properties
  set enable_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 enable_slice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {2} \
  ] $enable_slice_1


  # Create instance: valid_slice_0, and set properties
  set valid_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 valid_slice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {2} \
  ] $valid_slice_0


  # Create instance: valid_slice_1, and set properties
  set valid_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 valid_slice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {2} \
  ] $valid_slice_1


  # Create interface connections
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins adc_tpl_core/s_axi]

  # Create port connections
  connect_bd_net -net adc_dovf_1 [get_bd_pins adc_dovf] [get_bd_pins adc_tpl_core/adc_dovf]
  connect_bd_net -net adc_tpl_core_adc_data [get_bd_pins adc_tpl_core/adc_data] [get_bd_pins data_slice_0/Din] [get_bd_pins data_slice_1/Din]
  connect_bd_net -net adc_tpl_core_adc_valid [get_bd_pins adc_tpl_core/adc_valid] [get_bd_pins valid_slice_0/Din] [get_bd_pins valid_slice_1/Din]
  connect_bd_net -net adc_tpl_core_enable [get_bd_pins adc_tpl_core/enable] [get_bd_pins enable_slice_0/Din] [get_bd_pins enable_slice_1/Din]
  connect_bd_net -net data_slice_0_Dout [get_bd_pins adc_data_0] [get_bd_pins data_slice_0/Dout]
  connect_bd_net -net data_slice_1_Dout [get_bd_pins adc_data_1] [get_bd_pins data_slice_1/Dout]
  connect_bd_net -net enable_slice_0_Dout [get_bd_pins adc_enable_0] [get_bd_pins enable_slice_0/Dout]
  connect_bd_net -net enable_slice_1_Dout [get_bd_pins adc_enable_1] [get_bd_pins enable_slice_1/Dout]
  connect_bd_net -net link_clk_1 [get_bd_pins link_clk] [get_bd_pins adc_tpl_core/link_clk]
  connect_bd_net -net link_data_1 [get_bd_pins link_data] [get_bd_pins adc_tpl_core/link_data]
  connect_bd_net -net link_sof_1 [get_bd_pins link_sof] [get_bd_pins adc_tpl_core/link_sof]
  connect_bd_net -net link_valid_1 [get_bd_pins link_valid] [get_bd_pins adc_tpl_core/link_valid]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins adc_tpl_core/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins adc_tpl_core/s_axi_aresetn]
  connect_bd_net -net valid_slice_0_Dout [get_bd_pins adc_valid_0] [get_bd_pins valid_slice_0/Dout]
  connect_bd_net -net valid_slice_1_Dout [get_bd_pins adc_valid_1] [get_bd_pins valid_slice_1/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9680_offload
proc create_hier_cell_axi_ad9680_offload { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9680_offload() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 MAXI_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis


  # Create pins
  create_bd_pin -dir I ddr_calib_done
  create_bd_pin -dir I init_req
  create_bd_pin -dir I -type clk m_axi_aclk
  create_bd_pin -dir I -type rst m_axi_aresetn
  create_bd_pin -dir I -type clk m_axis_aclk
  create_bd_pin -dir I -type rst m_axis_aresetn
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -type clk s_axis_aclk
  create_bd_pin -dir I -type rst s_axis_aresetn
  create_bd_pin -dir I -from 127 -to 0 s_axis_data
  create_bd_pin -dir I s_axis_valid
  create_bd_pin -dir I sync_ext

  # Create instance: i_data_offload, and set properties
  set i_data_offload [ create_bd_cell -type ip -vlnv analog.com:user:data_offload:1.0 i_data_offload ]
  set_property -dict [list \
    CONFIG.DST_DATA_WIDTH {128} \
    CONFIG.MEM_SIZE_LOG2 {30} \
    CONFIG.MEM_TYPE {1} \
    CONFIG.SRC_DATA_WIDTH {128} \
    CONFIG.SYNC_EXT_ADD_INTERNAL_CDC {true} \
    CONFIG.TX_OR_RXN_PATH {0} \
  ] $i_data_offload


  # Create instance: storage_unit, and set properties
  set storage_unit [ create_bd_cell -type ip -vlnv analog.com:user:util_hbm:1.0 storage_unit ]
  set_property -dict [list \
    CONFIG.AXI_DATA_WIDTH {512} \
    CONFIG.AXI_PROTOCOL {0} \
    CONFIG.DST_DATA_WIDTH {128} \
    CONFIG.LENGTH_WIDTH {30} \
    CONFIG.MEM_TYPE {1} \
    CONFIG.NUM_M {1} \
    CONFIG.SRC_DATA_WIDTH {128} \
    CONFIG.TX_RX_N {0} \
  ] $storage_unit


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins MAXI_0] [get_bd_intf_pins storage_unit/MAXI_0]
  connect_bd_intf_net -intf_net i_data_offload_m_axis [get_bd_intf_pins m_axis] [get_bd_intf_pins i_data_offload/m_axis]
  connect_bd_intf_net -intf_net i_data_offload_m_storage_axis [get_bd_intf_pins i_data_offload/m_storage_axis] [get_bd_intf_pins storage_unit/s_axis]
  connect_bd_intf_net -intf_net i_data_offload_rd_ctrl [get_bd_intf_pins i_data_offload/rd_ctrl] [get_bd_intf_pins storage_unit/rd_ctrl]
  connect_bd_intf_net -intf_net i_data_offload_wr_ctrl [get_bd_intf_pins i_data_offload/wr_ctrl] [get_bd_intf_pins storage_unit/wr_ctrl]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins i_data_offload/s_axi]
  connect_bd_intf_net -intf_net s_axis_1 [get_bd_intf_pins s_axis] [get_bd_intf_pins i_data_offload/s_axis]
  connect_bd_intf_net -intf_net storage_unit_m_axis [get_bd_intf_pins i_data_offload/s_storage_axis] [get_bd_intf_pins storage_unit/m_axis]

  # Create port connections
  connect_bd_net -net ddr_calib_done_1 [get_bd_pins ddr_calib_done] [get_bd_pins i_data_offload/ddr_calib_done]
  connect_bd_net -net init_req_1 [get_bd_pins init_req] [get_bd_pins i_data_offload/init_req]
  connect_bd_net -net m_axi_aclk_1 [get_bd_pins m_axi_aclk] [get_bd_pins storage_unit/m_axi_aclk]
  connect_bd_net -net m_axi_aresetn_1 [get_bd_pins m_axi_aresetn] [get_bd_pins storage_unit/m_axi_aresetn]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins m_axis_aclk] [get_bd_pins i_data_offload/m_axis_aclk] [get_bd_pins storage_unit/m_axis_aclk]
  connect_bd_net -net m_axis_aresetn_1 [get_bd_pins m_axis_aresetn] [get_bd_pins i_data_offload/m_axis_aresetn] [get_bd_pins storage_unit/m_axis_aresetn]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins i_data_offload/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins i_data_offload/s_axi_aresetn]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins s_axis_aclk] [get_bd_pins i_data_offload/s_axis_aclk] [get_bd_pins storage_unit/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins i_data_offload/s_axis_aresetn] [get_bd_pins storage_unit/s_axis_aresetn]
  connect_bd_net -net s_axis_data_1 [get_bd_pins s_axis_data] [get_bd_pins i_data_offload/s_axis_data]
  connect_bd_net -net s_axis_valid_1 [get_bd_pins s_axis_valid] [get_bd_pins i_data_offload/s_axis_valid]
  connect_bd_net -net sync_ext_1 [get_bd_pins sync_ext] [get_bd_pins i_data_offload/sync_ext]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9680_jesd
proc create_hier_cell_axi_ad9680_jesd { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9680_jesd() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_phy0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_phy1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_phy2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 rx_phy3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi


  # Create pins
  create_bd_pin -dir I -type clk device_clk
  create_bd_pin -dir O -type intr irq
  create_bd_pin -dir I -type clk link_clk
  create_bd_pin -dir O phy_en_char_align
  create_bd_pin -dir O -from 127 -to 0 rx_data_tdata
  create_bd_pin -dir O rx_data_tvalid
  create_bd_pin -dir O -from 3 -to 0 rx_eof
  create_bd_pin -dir O -from 3 -to 0 rx_sof
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir O -from 0 -to 0 sync
  create_bd_pin -dir I sysref

  # Create instance: rx, and set properties
  set rx [ create_bd_cell -type ip -vlnv analog.com:user:jesd204_rx:1.0 rx ]
  set_property -dict [list \
    CONFIG.LINK_MODE {1} \
    CONFIG.NUM_LANES {4} \
    CONFIG.NUM_LINKS {1} \
  ] $rx


  # Create instance: rx_axi, and set properties
  set rx_axi [ create_bd_cell -type ip -vlnv analog.com:user:axi_jesd204_rx:1.0 rx_axi ]
  set_property -dict [list \
    CONFIG.LINK_MODE {1} \
    CONFIG.NUM_LANES {4} \
    CONFIG.NUM_LINKS {1} \
  ] $rx_axi


  # Create interface connections
  connect_bd_intf_net -intf_net rx_axi_rx_cfg [get_bd_intf_pins rx/rx_cfg] [get_bd_intf_pins rx_axi/rx_cfg]
  connect_bd_intf_net -intf_net rx_phy0_1 [get_bd_intf_pins rx_phy0] [get_bd_intf_pins rx/rx_phy0]
  connect_bd_intf_net -intf_net rx_phy1_1 [get_bd_intf_pins rx_phy1] [get_bd_intf_pins rx/rx_phy1]
  connect_bd_intf_net -intf_net rx_phy2_1 [get_bd_intf_pins rx_phy2] [get_bd_intf_pins rx/rx_phy2]
  connect_bd_intf_net -intf_net rx_phy3_1 [get_bd_intf_pins rx_phy3] [get_bd_intf_pins rx/rx_phy3]
  connect_bd_intf_net -intf_net rx_rx_event [get_bd_intf_pins rx/rx_event] [get_bd_intf_pins rx_axi/rx_event]
  connect_bd_intf_net -intf_net rx_rx_ilas_config [get_bd_intf_pins rx/rx_ilas_config] [get_bd_intf_pins rx_axi/rx_ilas_config]
  connect_bd_intf_net -intf_net rx_rx_status [get_bd_intf_pins rx/rx_status] [get_bd_intf_pins rx_axi/rx_status]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins rx_axi/s_axi]

  # Create port connections
  connect_bd_net -net device_clk_1 [get_bd_pins device_clk] [get_bd_pins rx/device_clk] [get_bd_pins rx_axi/device_clk]
  connect_bd_net -net link_clk_1 [get_bd_pins link_clk] [get_bd_pins rx/clk] [get_bd_pins rx_axi/core_clk]
  connect_bd_net -net rx_axi_core_reset [get_bd_pins rx/reset] [get_bd_pins rx_axi/core_reset]
  connect_bd_net -net rx_axi_device_reset [get_bd_pins rx/device_reset] [get_bd_pins rx_axi/device_reset]
  connect_bd_net -net rx_axi_irq [get_bd_pins irq] [get_bd_pins rx_axi/irq]
  connect_bd_net -net rx_phy_en_char_align [get_bd_pins phy_en_char_align] [get_bd_pins rx/phy_en_char_align]
  connect_bd_net -net rx_rx_data [get_bd_pins rx_data_tdata] [get_bd_pins rx/rx_data]
  connect_bd_net -net rx_rx_eof [get_bd_pins rx_eof] [get_bd_pins rx/rx_eof]
  connect_bd_net -net rx_rx_sof [get_bd_pins rx_sof] [get_bd_pins rx/rx_sof]
  connect_bd_net -net rx_rx_valid [get_bd_pins rx_data_tvalid] [get_bd_pins rx/rx_valid]
  connect_bd_net -net rx_sync [get_bd_pins sync] [get_bd_pins rx/sync]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins rx_axi/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins rx_axi/s_axi_aresetn]
  connect_bd_net -net sysref_1 [get_bd_pins sysref] [get_bd_pins rx/sysref]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9144_tpl
proc create_hier_cell_axi_ad9144_tpl { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9144_tpl() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 link

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi


  # Create pins
  create_bd_pin -dir I -from 63 -to 0 dac_data_0
  create_bd_pin -dir I -from 63 -to 0 dac_data_1
  create_bd_pin -dir I dac_dunf
  create_bd_pin -dir O -from 0 -to 0 dac_enable_0
  create_bd_pin -dir O -from 0 -to 0 dac_enable_1
  create_bd_pin -dir O -from 0 -to 0 dac_valid_0
  create_bd_pin -dir O -from 0 -to 0 dac_valid_1
  create_bd_pin -dir I -type clk link_clk
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: dac_tpl_core, and set properties
  set dac_tpl_core [ create_bd_cell -type ip -vlnv analog.com:user:ad_ip_jesd204_tpl_dac:1.0 dac_tpl_core ]
  set_property -dict [list \
    CONFIG.BITS_PER_SAMPLE {16} \
    CONFIG.CONVERTER_RESOLUTION {16} \
    CONFIG.DMA_BITS_PER_SAMPLE {16} \
    CONFIG.NUM_CHANNELS {2} \
    CONFIG.NUM_LANES {4} \
    CONFIG.OCTETS_PER_BEAT {4} \
    CONFIG.SAMPLES_PER_FRAME {1} \
  ] $dac_tpl_core


  # Create instance: data_concat0, and set properties
  set data_concat0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 data_concat0 ]
  set_property CONFIG.NUM_PORTS {2} $data_concat0


  # Create instance: enable_slice_0, and set properties
  set enable_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 enable_slice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {2} \
  ] $enable_slice_0


  # Create instance: enable_slice_1, and set properties
  set enable_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 enable_slice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {2} \
  ] $enable_slice_1


  # Create instance: valid_slice_0, and set properties
  set valid_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 valid_slice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {2} \
  ] $valid_slice_0


  # Create instance: valid_slice_1, and set properties
  set valid_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 valid_slice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {2} \
  ] $valid_slice_1


  # Create interface connections
  connect_bd_intf_net -intf_net dac_tpl_core_link [get_bd_intf_pins link] [get_bd_intf_pins dac_tpl_core/link]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins dac_tpl_core/s_axi]

  # Create port connections
  connect_bd_net -net dac_data_0_1 [get_bd_pins dac_data_0] [get_bd_pins data_concat0/In0]
  connect_bd_net -net dac_data_1_1 [get_bd_pins dac_data_1] [get_bd_pins data_concat0/In1]
  connect_bd_net -net dac_dunf_1 [get_bd_pins dac_dunf] [get_bd_pins dac_tpl_core/dac_dunf]
  connect_bd_net -net dac_tpl_core_dac_valid [get_bd_pins dac_tpl_core/dac_valid] [get_bd_pins valid_slice_0/Din] [get_bd_pins valid_slice_1/Din]
  connect_bd_net -net dac_tpl_core_enable [get_bd_pins dac_tpl_core/enable] [get_bd_pins enable_slice_0/Din] [get_bd_pins enable_slice_1/Din]
  connect_bd_net -net data_concat0_dout [get_bd_pins dac_tpl_core/dac_ddata] [get_bd_pins data_concat0/dout]
  connect_bd_net -net enable_slice_0_Dout [get_bd_pins dac_enable_0] [get_bd_pins enable_slice_0/Dout]
  connect_bd_net -net enable_slice_1_Dout [get_bd_pins dac_enable_1] [get_bd_pins enable_slice_1/Dout]
  connect_bd_net -net link_clk_1 [get_bd_pins link_clk] [get_bd_pins dac_tpl_core/link_clk]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins dac_tpl_core/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins dac_tpl_core/s_axi_aresetn]
  connect_bd_net -net valid_slice_0_Dout [get_bd_pins dac_valid_0] [get_bd_pins valid_slice_0/Dout]
  connect_bd_net -net valid_slice_1_Dout [get_bd_pins dac_valid_1] [get_bd_pins valid_slice_1/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9144_offload
proc create_hier_cell_axi_ad9144_offload { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9144_offload() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis


  # Create pins
  create_bd_pin -dir I init_req
  create_bd_pin -dir I -type clk m_axis_aclk
  create_bd_pin -dir I -type rst m_axis_aresetn
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -type clk s_axis_aclk
  create_bd_pin -dir I -type rst s_axis_aresetn
  create_bd_pin -dir I sync_ext

  # Create instance: i_data_offload, and set properties
  set i_data_offload [ create_bd_cell -type ip -vlnv analog.com:user:data_offload:1.0 i_data_offload ]
  set_property -dict [list \
    CONFIG.DST_CYCLIC_EN {true} \
    CONFIG.DST_DATA_WIDTH {128} \
    CONFIG.MEM_SIZE_LOG2 {20} \
    CONFIG.MEM_TYPE {0} \
    CONFIG.SRC_DATA_WIDTH {128} \
    CONFIG.SYNC_EXT_ADD_INTERNAL_CDC {true} \
    CONFIG.TX_OR_RXN_PATH {1} \
  ] $i_data_offload


  # Create instance: storage_unit, and set properties
  set storage_unit [ create_bd_cell -type ip -vlnv analog.com:user:util_do_ram:1.0 storage_unit ]
  set_property -dict [list \
    CONFIG.DST_DATA_WIDTH {128} \
    CONFIG.LENGTH_WIDTH {20} \
    CONFIG.SRC_DATA_WIDTH {128} \
  ] $storage_unit


  # Create interface connections
  connect_bd_intf_net -intf_net i_data_offload_m_axis [get_bd_intf_pins m_axis] [get_bd_intf_pins i_data_offload/m_axis]
  connect_bd_intf_net -intf_net i_data_offload_m_storage_axis [get_bd_intf_pins i_data_offload/m_storage_axis] [get_bd_intf_pins storage_unit/s_axis]
  connect_bd_intf_net -intf_net i_data_offload_rd_ctrl [get_bd_intf_pins i_data_offload/rd_ctrl] [get_bd_intf_pins storage_unit/rd_ctrl]
  connect_bd_intf_net -intf_net i_data_offload_wr_ctrl [get_bd_intf_pins i_data_offload/wr_ctrl] [get_bd_intf_pins storage_unit/wr_ctrl]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins i_data_offload/s_axi]
  connect_bd_intf_net -intf_net s_axis_1 [get_bd_intf_pins s_axis] [get_bd_intf_pins i_data_offload/s_axis]
  connect_bd_intf_net -intf_net storage_unit_m_axis [get_bd_intf_pins i_data_offload/s_storage_axis] [get_bd_intf_pins storage_unit/m_axis]

  # Create port connections
  connect_bd_net -net init_req_1 [get_bd_pins init_req] [get_bd_pins i_data_offload/init_req]
  connect_bd_net -net m_axis_aclk_1 [get_bd_pins m_axis_aclk] [get_bd_pins i_data_offload/m_axis_aclk] [get_bd_pins storage_unit/m_axis_aclk]
  connect_bd_net -net m_axis_aresetn_1 [get_bd_pins m_axis_aresetn] [get_bd_pins i_data_offload/m_axis_aresetn] [get_bd_pins storage_unit/m_axis_aresetn]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins i_data_offload/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins i_data_offload/s_axi_aresetn]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins s_axis_aclk] [get_bd_pins i_data_offload/s_axis_aclk] [get_bd_pins storage_unit/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins i_data_offload/s_axis_aresetn] [get_bd_pins storage_unit/s_axis_aresetn]
  connect_bd_net -net sync_ext_1 [get_bd_pins sync_ext] [get_bd_pins i_data_offload/sync_ext]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_ad9144_jesd
proc create_hier_cell_axi_ad9144_jesd { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ad9144_jesd() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_cfg_rtl:1.0 tx_cfg

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ctrl_rtl:1.0 tx_ctrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 tx_data

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_event_rtl:1.0 tx_event

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ilas_config_rtl:1.0 tx_ilas_config

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy3

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_status_rtl:1.0 tx_status


  # Create pins
  create_bd_pin -dir I -type clk device_clk
  create_bd_pin -dir O -type intr irq
  create_bd_pin -dir I -type clk link_clk
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -from 0 -to 0 sync
  create_bd_pin -dir I sysref

  # Create instance: tx, and set properties
  set tx [ create_bd_cell -type ip -vlnv analog.com:user:jesd204_tx:1.0 tx ]
  set_property -dict [list \
    CONFIG.LINK_MODE {1} \
    CONFIG.NUM_LANES {4} \
    CONFIG.NUM_LINKS {1} \
  ] $tx


  # Create instance: tx_axi, and set properties
  set tx_axi [ create_bd_cell -type ip -vlnv analog.com:user:axi_jesd204_tx:1.0 tx_axi ]
  set_property -dict [list \
    CONFIG.LINK_MODE {1} \
    CONFIG.NUM_LANES {4} \
    CONFIG.NUM_LINKS {1} \
  ] $tx_axi


  # Create interface connections
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_pins s_axi] [get_bd_intf_pins tx_axi/s_axi]
  connect_bd_intf_net -intf_net tx_axi_tx_cfg [get_bd_intf_pins tx/tx_cfg] [get_bd_intf_pins tx_axi/tx_cfg]
  connect_bd_intf_net -intf_net [get_bd_intf_nets tx_axi_tx_cfg] [get_bd_intf_pins tx_cfg] [get_bd_intf_pins tx_axi/tx_cfg]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets tx_axi_tx_cfg]
  connect_bd_intf_net -intf_net tx_axi_tx_ctrl [get_bd_intf_pins tx/tx_ctrl] [get_bd_intf_pins tx_axi/tx_ctrl]
  connect_bd_intf_net -intf_net [get_bd_intf_nets tx_axi_tx_ctrl] [get_bd_intf_pins tx_ctrl] [get_bd_intf_pins tx_axi/tx_ctrl]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets tx_axi_tx_ctrl]
  connect_bd_intf_net -intf_net tx_data_1 [get_bd_intf_pins tx_data] [get_bd_intf_pins tx/tx_data]
  connect_bd_intf_net -intf_net tx_tx_event [get_bd_intf_pins tx/tx_event] [get_bd_intf_pins tx_axi/tx_event]
  connect_bd_intf_net -intf_net [get_bd_intf_nets tx_tx_event] [get_bd_intf_pins tx_event] [get_bd_intf_pins tx/tx_event]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets tx_tx_event]
  connect_bd_intf_net -intf_net tx_tx_ilas_config [get_bd_intf_pins tx/tx_ilas_config] [get_bd_intf_pins tx_axi/tx_ilas_config]
  connect_bd_intf_net -intf_net [get_bd_intf_nets tx_tx_ilas_config] [get_bd_intf_pins tx_ilas_config] [get_bd_intf_pins tx/tx_ilas_config]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets tx_tx_ilas_config]
  connect_bd_intf_net -intf_net tx_tx_phy0 [get_bd_intf_pins tx_phy0] [get_bd_intf_pins tx/tx_phy0]
  connect_bd_intf_net -intf_net tx_tx_phy1 [get_bd_intf_pins tx_phy1] [get_bd_intf_pins tx/tx_phy1]
  connect_bd_intf_net -intf_net tx_tx_phy2 [get_bd_intf_pins tx_phy2] [get_bd_intf_pins tx/tx_phy2]
  connect_bd_intf_net -intf_net tx_tx_phy3 [get_bd_intf_pins tx_phy3] [get_bd_intf_pins tx/tx_phy3]
  connect_bd_intf_net -intf_net tx_tx_status [get_bd_intf_pins tx/tx_status] [get_bd_intf_pins tx_axi/tx_status]
  connect_bd_intf_net -intf_net [get_bd_intf_nets tx_tx_status] [get_bd_intf_pins tx_status] [get_bd_intf_pins tx/tx_status]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets tx_tx_status]

  # Create port connections
  connect_bd_net -net device_clk_1 [get_bd_pins device_clk] [get_bd_pins tx/device_clk] [get_bd_pins tx_axi/device_clk]
  connect_bd_net -net link_clk_1 [get_bd_pins link_clk] [get_bd_pins tx/clk] [get_bd_pins tx_axi/core_clk]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins tx_axi/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins tx_axi/s_axi_aresetn]
  connect_bd_net -net sync_1 [get_bd_pins sync] [get_bd_pins tx/sync]
  connect_bd_net -net sysref_1 [get_bd_pins sysref] [get_bd_pins tx/sysref]
  connect_bd_net -net tx_axi_core_reset [get_bd_pins tx/reset] [get_bd_pins tx_axi/core_reset]
  connect_bd_net -net tx_axi_device_reset [get_bd_pins tx/device_reset] [get_bd_pins tx_axi/device_reset]
  connect_bd_net -net tx_axi_irq [get_bd_pins irq] [get_bd_pins tx_axi/irq]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: jesd_hier_0
proc create_hier_cell_jesd_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_jesd_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 MAXI_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi6

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi7

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_cfg_rtl:1.0 tx_cfg

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ctrl_rtl:1.0 tx_ctrl

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_event_rtl:1.0 tx_event

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ilas_config_rtl:1.0 tx_ilas_config

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy0

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy1

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy2

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 tx_phy3

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_status_rtl:1.0 tx_status

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_cm_rtl:1.0 up_cm_0

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_tx_0

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_tx_1

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_tx_2

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 up_tx_3


  # Create pins
  create_bd_pin -dir I ddr_calib_done
  create_bd_pin -dir I init_req
  create_bd_pin -dir I init_req1
  create_bd_pin -dir O -type intr irq
  create_bd_pin -dir O -type intr irq1
  create_bd_pin -dir I -type clk m_axi_aclk
  create_bd_pin -dir I -type rst m_axi_aresetn
  create_bd_pin -dir I rx_data_0_n
  create_bd_pin -dir I rx_data_0_p
  create_bd_pin -dir I rx_data_1_n
  create_bd_pin -dir I rx_data_1_p
  create_bd_pin -dir I rx_data_2_n
  create_bd_pin -dir I rx_data_2_p
  create_bd_pin -dir I rx_data_3_n
  create_bd_pin -dir I rx_data_3_p
  create_bd_pin -dir I rx_ref_clk_0
  create_bd_pin -dir O -from 0 -to 0 rx_sync_0
  create_bd_pin -dir I rx_sysref_0
  create_bd_pin -dir O -type clk slowest_sync_clk
  create_bd_pin -dir I sync_ext
  create_bd_pin -dir O tx_data_0_n
  create_bd_pin -dir O tx_data_0_p
  create_bd_pin -dir O tx_data_1_n
  create_bd_pin -dir O tx_data_1_p
  create_bd_pin -dir O tx_data_2_n
  create_bd_pin -dir O tx_data_2_p
  create_bd_pin -dir O tx_data_3_n
  create_bd_pin -dir O tx_data_3_p
  create_bd_pin -dir I tx_ref_clk_0
  create_bd_pin -dir I -from 0 -to 0 tx_sync_0
  create_bd_pin -dir I tx_sysref_0
  create_bd_pin -dir I -type clk up_clk
  create_bd_pin -dir I -type rst up_rstn

  # Create instance: axi_ad9144_jesd
  create_hier_cell_axi_ad9144_jesd $hier_obj axi_ad9144_jesd

  # Create instance: axi_ad9144_jesd_rstgen, and set properties
  set axi_ad9144_jesd_rstgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 axi_ad9144_jesd_rstgen ]

  # Create instance: axi_ad9144_offload
  create_hier_cell_axi_ad9144_offload $hier_obj axi_ad9144_offload

  # Create instance: axi_ad9144_tpl
  create_hier_cell_axi_ad9144_tpl $hier_obj axi_ad9144_tpl

  # Create instance: axi_ad9144_upack, and set properties
  set axi_ad9144_upack [ create_bd_cell -type ip -vlnv analog.com:user:util_upack2:1.0 axi_ad9144_upack ]
  set_property -dict [list \
    CONFIG.NUM_OF_CHANNELS {2} \
    CONFIG.SAMPLES_PER_CHANNEL {4} \
    CONFIG.SAMPLE_DATA_WIDTH {16} \
  ] $axi_ad9144_upack


  # Create instance: axi_ad9680_cpack, and set properties
  set axi_ad9680_cpack [ create_bd_cell -type ip -vlnv analog.com:user:util_cpack2:1.0 axi_ad9680_cpack ]
  set_property -dict [list \
    CONFIG.NUM_OF_CHANNELS {2} \
    CONFIG.SAMPLES_PER_CHANNEL {4} \
    CONFIG.SAMPLE_DATA_WIDTH {16} \
  ] $axi_ad9680_cpack


  # Create instance: axi_ad9680_jesd
  create_hier_cell_axi_ad9680_jesd $hier_obj axi_ad9680_jesd

  # Create instance: axi_ad9680_jesd_rstgen, and set properties
  set axi_ad9680_jesd_rstgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 axi_ad9680_jesd_rstgen ]

  # Create instance: axi_ad9680_offload
  create_hier_cell_axi_ad9680_offload $hier_obj axi_ad9680_offload

  # Create instance: axi_ad9680_tpl
  create_hier_cell_axi_ad9680_tpl $hier_obj axi_ad9680_tpl

  # Create instance: xcvr_hier_0
  create_hier_cell_xcvr_hier_0 $hier_obj xcvr_hier_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins tx_ilas_config] [get_bd_intf_pins axi_ad9144_jesd/tx_ilas_config]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins tx_cfg] [get_bd_intf_pins axi_ad9144_jesd/tx_cfg]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins tx_ctrl] [get_bd_intf_pins axi_ad9144_jesd/tx_ctrl]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins tx_event] [get_bd_intf_pins axi_ad9144_jesd/tx_event]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins tx_status] [get_bd_intf_pins axi_ad9144_jesd/tx_status]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy0 [get_bd_intf_pins axi_ad9144_jesd/tx_phy0] [get_bd_intf_pins xcvr_hier_0/tx_0]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_jesd_tx_phy0] [get_bd_intf_pins tx_phy0] [get_bd_intf_pins xcvr_hier_0/tx_0]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy1 [get_bd_intf_pins axi_ad9144_jesd/tx_phy1] [get_bd_intf_pins xcvr_hier_0/tx_2]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_jesd_tx_phy1] [get_bd_intf_pins tx_phy1] [get_bd_intf_pins xcvr_hier_0/tx_2]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy2 [get_bd_intf_pins axi_ad9144_jesd/tx_phy2] [get_bd_intf_pins xcvr_hier_0/tx_3]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_jesd_tx_phy2] [get_bd_intf_pins tx_phy2] [get_bd_intf_pins xcvr_hier_0/tx_3]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy3 [get_bd_intf_pins axi_ad9144_jesd/tx_phy3] [get_bd_intf_pins xcvr_hier_0/tx_1]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axi_ad9144_jesd_tx_phy3] [get_bd_intf_pins tx_phy3] [get_bd_intf_pins xcvr_hier_0/tx_1]
  connect_bd_intf_net -intf_net axi_ad9144_offload_m_axis [get_bd_intf_pins axi_ad9144_offload/m_axis] [get_bd_intf_pins axi_ad9144_upack/s_axis]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_0 [get_bd_intf_pins up_tx_0] [get_bd_intf_pins xcvr_hier_0/up_ch_0]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_1 [get_bd_intf_pins up_tx_2] [get_bd_intf_pins xcvr_hier_0/up_ch_1]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_2 [get_bd_intf_pins up_tx_3] [get_bd_intf_pins xcvr_hier_0/up_ch_2]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_3 [get_bd_intf_pins up_tx_1] [get_bd_intf_pins xcvr_hier_0/up_ch_3]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_cm_0 [get_bd_intf_pins up_cm_0] [get_bd_intf_pins xcvr_hier_0/up_cm_0]
  connect_bd_intf_net -intf_net axi_ad9680_offload_MAXI_0 [get_bd_intf_pins MAXI_0] [get_bd_intf_pins axi_ad9680_offload/MAXI_0]
  connect_bd_intf_net -intf_net axi_ad9680_offload_m_axis [get_bd_intf_pins m_axis] [get_bd_intf_pins axi_ad9680_offload/m_axis]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_m_axi [get_bd_intf_pins m_axi] [get_bd_intf_pins xcvr_hier_0/m_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M06_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins xcvr_hier_0/s_axi1]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M07_AXI [get_bd_intf_pins s_axi4] [get_bd_intf_pins axi_ad9144_tpl/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M08_AXI [get_bd_intf_pins s_axi3] [get_bd_intf_pins axi_ad9144_jesd/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M10_AXI [get_bd_intf_pins s_axi7] [get_bd_intf_pins axi_ad9144_offload/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M11_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins xcvr_hier_0/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M12_AXI [get_bd_intf_pins s_axi2] [get_bd_intf_pins axi_ad9680_tpl/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M13_AXI [get_bd_intf_pins s_axi5] [get_bd_intf_pins axi_ad9680_jesd/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M15_AXI [get_bd_intf_pins s_axi6] [get_bd_intf_pins axi_ad9680_offload/s_axi]
  connect_bd_intf_net -intf_net s_axis_1 [get_bd_intf_pins s_axis] [get_bd_intf_pins axi_ad9144_offload/s_axis]
  connect_bd_intf_net -intf_net tx_data_1 [get_bd_intf_pins axi_ad9144_jesd/tx_data] [get_bd_intf_pins axi_ad9144_tpl/link]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_0 [get_bd_intf_pins axi_ad9680_jesd/rx_phy0] [get_bd_intf_pins xcvr_hier_0/rx_0]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_1 [get_bd_intf_pins axi_ad9680_jesd/rx_phy1] [get_bd_intf_pins xcvr_hier_0/rx_1]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_2 [get_bd_intf_pins axi_ad9680_jesd/rx_phy2] [get_bd_intf_pins xcvr_hier_0/rx_2]
  connect_bd_intf_net -intf_net util_daq2_xcvr_rx_3 [get_bd_intf_pins axi_ad9680_jesd/rx_phy3] [get_bd_intf_pins xcvr_hier_0/rx_3]

  # Create port connections
  connect_bd_net -net GND_1_dout [get_bd_pins sync_ext] [get_bd_pins axi_ad9144_offload/sync_ext] [get_bd_pins axi_ad9680_offload/sync_ext]
  connect_bd_net -net adc_dovf_1 [get_bd_pins axi_ad9680_cpack/fifo_wr_overflow] [get_bd_pins axi_ad9680_tpl/adc_dovf]
  connect_bd_net -net axi_ad9144_jesd_irq [get_bd_pins irq] [get_bd_pins axi_ad9144_jesd/irq]
  connect_bd_net -net axi_ad9144_jesd_rstgen_peripheral_aresetn [get_bd_pins axi_ad9144_jesd_rstgen/peripheral_aresetn] [get_bd_pins axi_ad9144_offload/m_axis_aresetn]
  connect_bd_net -net axi_ad9144_jesd_rstgen_peripheral_reset [get_bd_pins axi_ad9144_jesd_rstgen/peripheral_reset] [get_bd_pins axi_ad9144_upack/reset]
  connect_bd_net -net axi_ad9144_tpl_dac_enable_0 [get_bd_pins axi_ad9144_tpl/dac_enable_0] [get_bd_pins axi_ad9144_upack/enable_0]
  connect_bd_net -net axi_ad9144_tpl_dac_enable_1 [get_bd_pins axi_ad9144_tpl/dac_enable_1] [get_bd_pins axi_ad9144_upack/enable_1]
  connect_bd_net -net axi_ad9144_tpl_dac_valid_0 [get_bd_pins axi_ad9144_tpl/dac_valid_0] [get_bd_pins axi_ad9144_upack/fifo_rd_en]
  connect_bd_net -net axi_ad9680_cpack_packed_fifo_wr_data [get_bd_pins axi_ad9680_cpack/packed_fifo_wr_data] [get_bd_pins axi_ad9680_offload/s_axis_data]
  connect_bd_net -net axi_ad9680_cpack_packed_fifo_wr_en [get_bd_pins axi_ad9680_cpack/packed_fifo_wr_en] [get_bd_pins axi_ad9680_offload/s_axis_valid]
  connect_bd_net -net axi_ad9680_jesd_irq [get_bd_pins irq1] [get_bd_pins axi_ad9680_jesd/irq]
  connect_bd_net -net axi_ad9680_jesd_phy_en_char_align [get_bd_pins axi_ad9680_jesd/phy_en_char_align] [get_bd_pins xcvr_hier_0/rx_calign_1]
  connect_bd_net -net axi_ad9680_jesd_rstgen_peripheral_aresetn [get_bd_pins axi_ad9680_jesd_rstgen/peripheral_aresetn] [get_bd_pins axi_ad9680_offload/s_axis_aresetn]
  connect_bd_net -net axi_ad9680_jesd_rstgen_peripheral_reset [get_bd_pins axi_ad9680_cpack/reset] [get_bd_pins axi_ad9680_jesd_rstgen/peripheral_reset]
  connect_bd_net -net axi_ad9680_jesd_rx_data_tdata [get_bd_pins axi_ad9680_jesd/rx_data_tdata] [get_bd_pins axi_ad9680_tpl/link_data]
  connect_bd_net -net axi_ad9680_jesd_rx_data_tvalid [get_bd_pins axi_ad9680_jesd/rx_data_tvalid] [get_bd_pins axi_ad9680_tpl/link_valid]
  connect_bd_net -net axi_ad9680_jesd_rx_sof [get_bd_pins axi_ad9680_jesd/rx_sof] [get_bd_pins axi_ad9680_tpl/link_sof]
  connect_bd_net -net axi_ad9680_jesd_sync [get_bd_pins rx_sync_0] [get_bd_pins axi_ad9680_jesd/sync]
  connect_bd_net -net axi_ad9680_tpl_adc_data_0 [get_bd_pins axi_ad9680_cpack/fifo_wr_data_0] [get_bd_pins axi_ad9680_tpl/adc_data_0]
  connect_bd_net -net axi_ad9680_tpl_adc_data_1 [get_bd_pins axi_ad9680_cpack/fifo_wr_data_1] [get_bd_pins axi_ad9680_tpl/adc_data_1]
  connect_bd_net -net axi_ad9680_tpl_adc_enable_0 [get_bd_pins axi_ad9680_cpack/enable_0] [get_bd_pins axi_ad9680_tpl/adc_enable_0]
  connect_bd_net -net axi_ad9680_tpl_adc_enable_1 [get_bd_pins axi_ad9680_cpack/enable_1] [get_bd_pins axi_ad9680_tpl/adc_enable_1]
  connect_bd_net -net axi_ad9680_tpl_adc_valid_0 [get_bd_pins axi_ad9680_cpack/fifo_wr_en] [get_bd_pins axi_ad9680_tpl/adc_valid_0]
  connect_bd_net -net axi_ddr_cntrl_init_calib_complete [get_bd_pins ddr_calib_done] [get_bd_pins axi_ad9680_offload/ddr_calib_done]
  connect_bd_net -net axi_ddr_cntrl_ui_clk [get_bd_pins m_axi_aclk] [get_bd_pins axi_ad9680_offload/m_axi_aclk]
  connect_bd_net -net axi_rstgen_peripheral_aresetn [get_bd_pins m_axi_aresetn] [get_bd_pins axi_ad9680_offload/m_axi_aresetn]
  connect_bd_net -net dac_data_0_1 [get_bd_pins axi_ad9144_tpl/dac_data_0] [get_bd_pins axi_ad9144_upack/fifo_rd_data_0]
  connect_bd_net -net dac_data_1_1 [get_bd_pins axi_ad9144_tpl/dac_data_1] [get_bd_pins axi_ad9144_upack/fifo_rd_data_1]
  connect_bd_net -net dac_dunf_1 [get_bd_pins axi_ad9144_tpl/dac_dunf] [get_bd_pins axi_ad9144_upack/fifo_rd_underflow]
  connect_bd_net -net init_req_1 [get_bd_pins init_req1] [get_bd_pins axi_ad9144_offload/init_req]
  connect_bd_net -net init_req_2 [get_bd_pins init_req] [get_bd_pins axi_ad9680_offload/init_req]
  connect_bd_net -net rx_data_0_n_1 [get_bd_pins rx_data_0_n] [get_bd_pins xcvr_hier_0/rx_data_0_n]
  connect_bd_net -net rx_data_0_p_1 [get_bd_pins rx_data_0_p] [get_bd_pins xcvr_hier_0/rx_data_0_p]
  connect_bd_net -net rx_data_1_n_1 [get_bd_pins rx_data_1_n] [get_bd_pins xcvr_hier_0/rx_data_1_n]
  connect_bd_net -net rx_data_1_p_1 [get_bd_pins rx_data_1_p] [get_bd_pins xcvr_hier_0/rx_data_1_p]
  connect_bd_net -net rx_data_2_n_1 [get_bd_pins rx_data_2_n] [get_bd_pins xcvr_hier_0/rx_data_2_n]
  connect_bd_net -net rx_data_2_p_1 [get_bd_pins rx_data_2_p] [get_bd_pins xcvr_hier_0/rx_data_2_p]
  connect_bd_net -net rx_data_3_n_1 [get_bd_pins rx_data_3_n] [get_bd_pins xcvr_hier_0/rx_data_3_n]
  connect_bd_net -net rx_data_3_p_1 [get_bd_pins rx_data_3_p] [get_bd_pins xcvr_hier_0/rx_data_3_p]
  connect_bd_net -net rx_ref_clk_0_1 [get_bd_pins rx_ref_clk_0] [get_bd_pins xcvr_hier_0/rx_ref_clk_0]
  connect_bd_net -net sync_1 [get_bd_pins tx_sync_0] [get_bd_pins axi_ad9144_jesd/sync]
  connect_bd_net -net sys_cpu_clk [get_bd_pins up_clk] [get_bd_pins axi_ad9144_jesd/s_axi_aclk] [get_bd_pins axi_ad9144_offload/s_axi_aclk] [get_bd_pins axi_ad9144_offload/s_axis_aclk] [get_bd_pins axi_ad9144_tpl/s_axi_aclk] [get_bd_pins axi_ad9680_jesd/s_axi_aclk] [get_bd_pins axi_ad9680_offload/m_axis_aclk] [get_bd_pins axi_ad9680_offload/s_axi_aclk] [get_bd_pins axi_ad9680_tpl/s_axi_aclk] [get_bd_pins xcvr_hier_0/up_clk]
  connect_bd_net -net sys_cpu_resetn [get_bd_pins up_rstn] [get_bd_pins axi_ad9144_jesd/s_axi_aresetn] [get_bd_pins axi_ad9144_jesd_rstgen/ext_reset_in] [get_bd_pins axi_ad9144_offload/s_axi_aresetn] [get_bd_pins axi_ad9144_offload/s_axis_aresetn] [get_bd_pins axi_ad9144_tpl/s_axi_aresetn] [get_bd_pins axi_ad9680_jesd/s_axi_aresetn] [get_bd_pins axi_ad9680_jesd_rstgen/ext_reset_in] [get_bd_pins axi_ad9680_offload/m_axis_aresetn] [get_bd_pins axi_ad9680_offload/s_axi_aresetn] [get_bd_pins axi_ad9680_tpl/s_axi_aresetn] [get_bd_pins xcvr_hier_0/up_rstn]
  connect_bd_net -net sysref_1 [get_bd_pins tx_sysref_0] [get_bd_pins axi_ad9144_jesd/sysref]
  connect_bd_net -net sysref_2 [get_bd_pins rx_sysref_0] [get_bd_pins axi_ad9680_jesd/sysref]
  connect_bd_net -net tx_ref_clk_0_1 [get_bd_pins tx_ref_clk_0] [get_bd_pins xcvr_hier_0/tx_ref_clk_0]
  connect_bd_net -net util_daq2_xcvr_rx_out_clk_0 [get_bd_pins axi_ad9680_cpack/clk] [get_bd_pins axi_ad9680_jesd/device_clk] [get_bd_pins axi_ad9680_jesd/link_clk] [get_bd_pins axi_ad9680_jesd_rstgen/slowest_sync_clk] [get_bd_pins axi_ad9680_offload/s_axis_aclk] [get_bd_pins axi_ad9680_tpl/link_clk] [get_bd_pins xcvr_hier_0/rx_clk_0]
  connect_bd_net -net util_daq2_xcvr_tx_0_n [get_bd_pins tx_data_0_n] [get_bd_pins xcvr_hier_0/tx_data_0_n]
  connect_bd_net -net util_daq2_xcvr_tx_0_p [get_bd_pins tx_data_0_p] [get_bd_pins xcvr_hier_0/tx_data_0_p]
  connect_bd_net -net util_daq2_xcvr_tx_1_n [get_bd_pins tx_data_1_n] [get_bd_pins xcvr_hier_0/tx_data_1_n]
  connect_bd_net -net util_daq2_xcvr_tx_1_p [get_bd_pins tx_data_1_p] [get_bd_pins xcvr_hier_0/tx_data_1_p]
  connect_bd_net -net util_daq2_xcvr_tx_2_n [get_bd_pins tx_data_2_n] [get_bd_pins xcvr_hier_0/tx_data_2_n]
  connect_bd_net -net util_daq2_xcvr_tx_2_p [get_bd_pins tx_data_2_p] [get_bd_pins xcvr_hier_0/tx_data_2_p]
  connect_bd_net -net util_daq2_xcvr_tx_3_n [get_bd_pins tx_data_3_n] [get_bd_pins xcvr_hier_0/tx_data_3_n]
  connect_bd_net -net util_daq2_xcvr_tx_3_p [get_bd_pins tx_data_3_p] [get_bd_pins xcvr_hier_0/tx_data_3_p]
  connect_bd_net -net util_daq2_xcvr_tx_out_clk_0 [get_bd_pins slowest_sync_clk] [get_bd_pins axi_ad9144_jesd/device_clk] [get_bd_pins axi_ad9144_jesd/link_clk] [get_bd_pins axi_ad9144_jesd_rstgen/slowest_sync_clk] [get_bd_pins axi_ad9144_offload/m_axis_aclk] [get_bd_pins axi_ad9144_tpl/link_clk] [get_bd_pins axi_ad9144_upack/clk] [get_bd_pins xcvr_hier_0/slowest_sync_clk]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /jesd_hier_0] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.228891",
   "Default View_TopLeft":"-664,-773",
   "ExpandedHierarchyInLayout":"/jesd_hier_0/axi_ad9680_offload",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x -120 -y 970 -defaultsOSRD
preplace port m_axi -pg 1 -lvl 8 -x 3970 -y 1360 -defaultsOSRD
preplace port s_axi1 -pg 1 -lvl 0 -x -120 -y 1470 -defaultsOSRD
preplace port up_cm_0 -pg 1 -lvl 8 -x 3970 -y 1380 -defaultsOSRD
preplace port up_tx_0 -pg 1 -lvl 8 -x 3970 -y 1400 -defaultsOSRD
preplace port up_tx_2 -pg 1 -lvl 8 -x 3970 -y 1480 -defaultsOSRD
preplace port up_tx_3 -pg 1 -lvl 8 -x 3970 -y 1520 -defaultsOSRD
preplace port up_tx_1 -pg 1 -lvl 8 -x 3970 -y 1440 -defaultsOSRD
preplace port tx_phy0 -pg 1 -lvl 8 -x 3970 -y 1800 -defaultsOSRD
preplace port tx_phy3 -pg 1 -lvl 8 -x 3970 -y 1860 -defaultsOSRD
preplace port tx_phy1 -pg 1 -lvl 8 -x 3970 -y 1820 -defaultsOSRD
preplace port tx_phy2 -pg 1 -lvl 8 -x 3970 -y 1840 -defaultsOSRD
preplace port s_axi2 -pg 1 -lvl 0 -x -120 -y 770 -defaultsOSRD
preplace port s_axi3 -pg 1 -lvl 0 -x -120 -y 1820 -defaultsOSRD
preplace port tx_ilas_config -pg 1 -lvl 8 -x 3970 -y 1880 -defaultsOSRD
preplace port tx_cfg -pg 1 -lvl 8 -x 3970 -y 1900 -defaultsOSRD
preplace port tx_ctrl -pg 1 -lvl 8 -x 3970 -y 1920 -defaultsOSRD
preplace port tx_event -pg 1 -lvl 8 -x 3970 -y 1940 -defaultsOSRD
preplace port tx_status -pg 1 -lvl 8 -x 3970 -y 1960 -defaultsOSRD
preplace port s_axi4 -pg 1 -lvl 0 -x -120 -y 230 -defaultsOSRD
preplace port s_axi5 -pg 1 -lvl 0 -x -120 -y 1030 -defaultsOSRD
preplace port s_axi6 -pg 1 -lvl 0 -x -120 -y 420 -defaultsOSRD
preplace port m_axis -pg 1 -lvl 8 -x 3970 -y 550 -defaultsOSRD
preplace port MAXI_0 -pg 1 -lvl 8 -x 3970 -y 570 -defaultsOSRD
preplace port s_axi7 -pg 1 -lvl 0 -x -120 -y 460 -defaultsOSRD
preplace port s_axis -pg 1 -lvl 0 -x -120 -y 750 -defaultsOSRD
preplace port port-id_up_clk -pg 1 -lvl 0 -x -120 -y 730 -defaultsOSRD
preplace port port-id_up_rstn -pg 1 -lvl 0 -x -120 -y 530 -defaultsOSRD
preplace port port-id_tx_ref_clk_0 -pg 1 -lvl 0 -x -120 -y 1530 -defaultsOSRD
preplace port port-id_rx_ref_clk_0 -pg 1 -lvl 0 -x -120 -y 1550 -defaultsOSRD
preplace port port-id_rx_data_0_p -pg 1 -lvl 0 -x -120 -y 1570 -defaultsOSRD
preplace port port-id_rx_data_0_n -pg 1 -lvl 0 -x -120 -y 1590 -defaultsOSRD
preplace port port-id_tx_data_0_p -pg 1 -lvl 8 -x 3970 -y 1580 -defaultsOSRD
preplace port port-id_tx_data_0_n -pg 1 -lvl 8 -x 3970 -y 1600 -defaultsOSRD
preplace port port-id_slowest_sync_clk -pg 1 -lvl 8 -x 3970 -y 1620 -defaultsOSRD
preplace port port-id_rx_data_1_p -pg 1 -lvl 0 -x -120 -y 1630 -defaultsOSRD
preplace port port-id_rx_data_1_n -pg 1 -lvl 0 -x -120 -y 1650 -defaultsOSRD
preplace port port-id_tx_data_1_p -pg 1 -lvl 8 -x 3970 -y 1640 -defaultsOSRD
preplace port port-id_tx_data_1_n -pg 1 -lvl 8 -x 3970 -y 1660 -defaultsOSRD
preplace port port-id_rx_data_2_p -pg 1 -lvl 0 -x -120 -y 1670 -defaultsOSRD
preplace port port-id_rx_data_2_n -pg 1 -lvl 0 -x -120 -y 1690 -defaultsOSRD
preplace port port-id_tx_data_2_p -pg 1 -lvl 8 -x 3970 -y 1680 -defaultsOSRD
preplace port port-id_tx_data_2_n -pg 1 -lvl 8 -x 3970 -y 1700 -defaultsOSRD
preplace port port-id_rx_data_3_p -pg 1 -lvl 0 -x -120 -y 1710 -defaultsOSRD
preplace port port-id_rx_data_3_n -pg 1 -lvl 0 -x -120 -y 1730 -defaultsOSRD
preplace port port-id_tx_data_3_p -pg 1 -lvl 8 -x 3970 -y 1720 -defaultsOSRD
preplace port port-id_tx_data_3_n -pg 1 -lvl 8 -x 3970 -y 1740 -defaultsOSRD
preplace port port-id_irq -pg 1 -lvl 8 -x 3970 -y 1980 -defaultsOSRD
preplace port port-id_tx_sysref_0 -pg 1 -lvl 0 -x -120 -y 1960 -defaultsOSRD
preplace port port-id_irq1 -pg 1 -lvl 8 -x 3970 -y 1060 -defaultsOSRD
preplace port port-id_rx_sysref_0 -pg 1 -lvl 0 -x -120 -y 1210 -defaultsOSRD
preplace port port-id_init_req -pg 1 -lvl 0 -x -120 -y 650 -defaultsOSRD
preplace port port-id_sync_ext -pg 1 -lvl 0 -x -120 -y 710 -defaultsOSRD
preplace port port-id_m_axi_aclk -pg 1 -lvl 0 -x -120 -y 670 -defaultsOSRD
preplace port port-id_m_axi_aresetn -pg 1 -lvl 0 -x -120 -y 690 -defaultsOSRD
preplace port port-id_ddr_calib_done -pg 1 -lvl 0 -x -120 -y 510 -defaultsOSRD
preplace port port-id_init_req1 -pg 1 -lvl 0 -x -120 -y 490 -defaultsOSRD
preplace portBus tx_sync_0 -pg 1 -lvl 0 -x -120 -y 1940 -defaultsOSRD
preplace portBus rx_sync_0 -pg 1 -lvl 8 -x 3970 -y 1780 -defaultsOSRD
preplace inst axi_ad9680_cpack -pg 1 -lvl 6 -x 2170 -y 580 -defaultsOSRD
preplace inst axi_ad9144_jesd_rstgen -pg 1 -lvl 1 -x 140 -y 600 -defaultsOSRD
preplace inst axi_ad9680_jesd_rstgen -pg 1 -lvl 4 -x 1340 -y 520 -defaultsOSRD
preplace inst axi_ad9144_upack -pg 1 -lvl 3 -x 860 -y 120 -defaultsOSRD
preplace inst axi_ad9680_tpl -pg 1 -lvl 4 -x 1340 -y 750 -defaultsOSRD
preplace inst axi_ad9144_jesd -pg 1 -lvl 5 -x 1720 -y 1890 -defaultsOSRD
preplace inst axi_ad9144_tpl -pg 1 -lvl 4 -x 1340 -y 290 -defaultsOSRD
preplace inst axi_ad9680_jesd -pg 1 -lvl 4 -x 1340 -y 1120 -defaultsOSRD
preplace inst axi_ad9680_offload -pg 1 -lvl 7 -x 2890 -y 562 -defaultsOSRD
preplace inst axi_ad9144_offload -pg 1 -lvl 2 -x 550 -y 570 -defaultsOSRD
preplace inst xcvr_hier_0 -pg 1 -lvl 7 -x 2890 -y 1720 -defaultsOSRD
preplace inst axi_ad9680_offload|i_data_offload -pg 1 -lvl 1 -x 3040 -y 612 -defaultsOSRD
preplace inst axi_ad9680_offload|storage_unit -pg 1 -lvl 2 -x 3410 -y 662 -defaultsOSRD
preplace netloc util_daq2_xcvr_rx_out_clk_0 1 3 5 1110 420 N 420 1890 460 2610 920 3690
preplace netloc axi_ad9680_jesd_rstgen_peripheral_reset 1 4 2 N 520 1880
preplace netloc axi_ad9680_tpl_adc_enable_0 1 4 2 1520 570 1900
preplace netloc axi_ad9680_tpl_adc_enable_1 1 4 2 1540 590 1880
preplace netloc axi_ad9680_tpl_adc_valid_0 1 4 2 1530 600 N
preplace netloc adc_dovf_1 1 3 4 1160 900 NJ 900 N 900 2440
preplace netloc axi_ad9680_tpl_adc_data_0 1 4 2 1560 620 N
preplace netloc axi_ad9680_tpl_adc_data_1 1 4 2 1580 650 1900
preplace netloc axi_ad9680_cpack_packed_fifo_wr_en 1 6 1 2620 570n
preplace netloc axi_ad9680_cpack_packed_fifo_wr_data 1 6 1 2580 590n
preplace netloc axi_ad9680_jesd_phy_en_char_align 1 4 3 NJ 1100 N 1100 2580
preplace netloc axi_ad9144_jesd_rstgen_peripheral_reset 1 1 2 320 110 NJ
preplace netloc axi_ad9144_jesd_rstgen_peripheral_aresetn 1 1 1 330 620n
preplace netloc axi_ad9680_jesd_rstgen_peripheral_aresetn 1 4 3 NJ 560 1890 700 2450
preplace netloc axi_ad9144_tpl_dac_enable_0 1 2 3 700 400 NJ 400 1520
preplace netloc axi_ad9144_tpl_dac_enable_1 1 2 3 710 250 1070J 170 1530
preplace netloc axi_ad9144_tpl_dac_valid_0 1 2 3 720 240 1050J 150 1540
preplace netloc dac_dunf_1 1 3 1 1110 110n
preplace netloc dac_data_0_1 1 3 1 1080 130n
preplace netloc dac_data_1_1 1 3 1 1040 150n
preplace netloc axi_ad9680_jesd_rx_sof 1 3 2 1130 930 1520
preplace netloc axi_ad9680_jesd_rx_data_tvalid 1 3 2 1140 920 1530
preplace netloc axi_ad9680_jesd_rx_data_tdata 1 3 2 1150 910 1550
preplace netloc sys_cpu_clk 1 0 7 NJ 730 360 420 NJ 420 1090 1260 1550 1640 N 1640 2600
preplace netloc sys_cpu_resetn 1 0 7 -50 720 370 720 NJ 720 1100 1270 1530 1680 N 1680 2530
preplace netloc tx_ref_clk_0_1 1 0 7 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 2590
preplace netloc rx_ref_clk_0_1 1 0 7 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 2570
preplace netloc rx_data_0_p_1 1 0 7 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 2560
preplace netloc rx_data_0_n_1 1 0 7 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 2550
preplace netloc util_daq2_xcvr_tx_0_p 1 7 1 3760J 1580n
preplace netloc util_daq2_xcvr_tx_0_n 1 7 1 3770J 1600n
preplace netloc util_daq2_xcvr_tx_out_clk_0 1 0 8 -40 700 340 290 690 290 1030 1900 1550 2060 NJ 2060 N 2060 3860
preplace netloc rx_data_1_p_1 1 0 7 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 2540
preplace netloc rx_data_1_n_1 1 0 7 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 2510
preplace netloc util_daq2_xcvr_tx_1_p 1 7 1 3780J 1640n
preplace netloc util_daq2_xcvr_tx_1_n 1 7 1 3790J 1660n
preplace netloc rx_data_2_p_1 1 0 7 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 2500
preplace netloc rx_data_2_n_1 1 0 7 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 2480
preplace netloc util_daq2_xcvr_tx_2_p 1 7 1 3800J 1680n
preplace netloc util_daq2_xcvr_tx_2_n 1 7 1 3820J 1700n
preplace netloc rx_data_3_p_1 1 0 7 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 2450
preplace netloc rx_data_3_n_1 1 0 7 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 2440
preplace netloc util_daq2_xcvr_tx_3_p 1 7 1 3830J 1720n
preplace netloc util_daq2_xcvr_tx_3_n 1 7 1 3840J 1740n
preplace netloc axi_ad9144_jesd_irq 1 5 3 1890J 1970 2390 2050 3950J
preplace netloc sync_1 1 0 5 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ
preplace netloc sysref_1 1 0 5 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ
preplace netloc axi_ad9680_jesd_irq 1 4 4 NJ 1060 NJ 1060 N 1060 NJ
preplace netloc axi_ad9680_jesd_sync 1 4 4 NJ 1080 NJ 1080 2630 1470 3810J
preplace netloc sysref_2 1 0 4 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc init_req_2 1 0 7 -70J 760 NJ 760 700J 620 NJ 620 1550J 630 1880J 710 2460
preplace netloc GND_1_dout 1 0 7 -100J 740 380 740 NJ 740 1020J 870 NJ 870 N 870 2560
preplace netloc axi_ddr_cntrl_ui_clk 1 0 7 -80J 750 NJ 750 NJ 750 1000J 880 NJ 880 NJ 880 2570
preplace netloc axi_rstgen_peripheral_aresetn 1 0 7 -60J 710 NJ 710 NJ 710 1010J 890 NJ 890 NJ 890 2580
preplace netloc axi_ddr_cntrl_init_calib_complete 1 0 7 -100J 260 NJ 260 NJ 260 1060J 140 NJ 140 NJ 140 2630
preplace netloc init_req_1 1 0 2 NJ 490 350J
preplace netloc util_daq2_xcvr_rx_0 1 3 5 1150 950 NJ 950 NJ 950 N 950 3660
preplace netloc util_daq2_xcvr_rx_1 1 3 5 1160 960 NJ 960 NJ 960 N 960 3650
preplace netloc util_daq2_xcvr_rx_2 1 3 5 1120 160 NJ 160 NJ 160 N 160 3680
preplace netloc util_daq2_xcvr_rx_3 1 3 5 1140 970 NJ 970 NJ 970 N 970 3670
preplace netloc axi_ad9144_offload_m_axis 1 2 1 680 70n
preplace netloc tx_data_1 1 4 1 1570 250n
preplace netloc axi_cpu_interconnect_M11_AXI 1 0 7 -70J 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 2640
preplace netloc axi_ad9680_xcvr_m_axi 1 7 1 3700J 1360n
preplace netloc axi_cpu_interconnect_M06_AXI 1 0 7 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 2620
preplace netloc axi_ad9144_xcvr_up_cm_0 1 7 1 3710J 1380n
preplace netloc axi_ad9144_xcvr_up_ch_0 1 7 1 3720J 1400n
preplace netloc axi_ad9144_xcvr_up_ch_1 1 7 1 3740J 1480n
preplace netloc axi_ad9144_xcvr_up_ch_2 1 7 1 3750J 1520n
preplace netloc axi_ad9144_xcvr_up_ch_3 1 7 1 3730J 1440n
preplace netloc axi_ad9144_jesd_tx_phy0 1 5 3 N 1800 2520 1980 3850J
preplace netloc axi_ad9144_jesd_tx_phy3 1 5 3 N 1860 2460 2010 3910J
preplace netloc axi_ad9144_jesd_tx_phy1 1 5 3 N 1820 2470 1990 3870J
preplace netloc axi_ad9144_jesd_tx_phy2 1 5 3 N 1840 2490 2000 3890J
preplace netloc axi_cpu_interconnect_M12_AXI 1 0 4 NJ 770 NJ 770 NJ 770 1060J
preplace netloc axi_cpu_interconnect_M08_AXI 1 0 5 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ
preplace netloc Conn 1 5 3 NJ 1880 2430 1960 3880J
preplace netloc Conn1 1 5 3 NJ 1900 2420 1970 3900J
preplace netloc Conn2 1 5 3 1900J 1980 2380 2040 3920J
preplace netloc Conn3 1 5 3 NJ 1940 2410 2030 3930J
preplace netloc Conn4 1 5 3 NJ 1960 2400 2020 3940J
preplace netloc axi_cpu_interconnect_M07_AXI 1 0 4 NJ 230 NJ 230 NJ 230 NJ
preplace netloc axi_cpu_interconnect_M13_AXI 1 0 4 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_cpu_interconnect_M15_AXI 1 0 7 NJ 420 330J 410 NJ 410 NJ 410 NJ 410 NJ 410 2640
preplace netloc axi_ad9680_offload_m_axis 1 7 1 3690J 412n
preplace netloc axi_ad9680_offload_MAXI_0 1 7 1 3690J 570n
preplace netloc axi_cpu_interconnect_M10_AXI 1 0 2 NJ 460 350J
preplace netloc s_axis_1 1 0 2 -90J 500 NJ
preplace netloc axi_ad9680_offload|ddr_calib_done_1 1 0 1 2850 742n
preplace netloc axi_ad9680_offload|init_req_1 1 0 1 N 702
preplace netloc axi_ad9680_offload|m_axi_aclk_1 1 0 2 NJ 842 3270
preplace netloc axi_ad9680_offload|m_axi_aresetn_1 1 0 2 NJ 862 3280
preplace netloc axi_ad9680_offload|m_axis_aclk_1 1 0 2 2820 832 3250
preplace netloc axi_ad9680_offload|m_axis_aresetn_1 1 0 2 2800 852 3260
preplace netloc axi_ad9680_offload|s_axi_aclk_1 1 0 1 N 582
preplace netloc axi_ad9680_offload|s_axi_aresetn_1 1 0 1 N 602
preplace netloc axi_ad9680_offload|s_axis_aclk_1 1 0 2 2860 812 3230
preplace netloc axi_ad9680_offload|s_axis_aresetn_1 1 0 2 2840 822 3240
preplace netloc axi_ad9680_offload|s_axis_data_1 1 0 1 2830 542n
preplace netloc axi_ad9680_offload|s_axis_valid_1 1 0 1 2810 522n
preplace netloc axi_ad9680_offload|sync_ext_1 1 0 1 N 722
preplace netloc axi_ad9680_offload|Conn1 1 2 1 N 672
preplace netloc axi_ad9680_offload|i_data_offload_m_axis 1 1 2 3210 412 NJ
preplace netloc axi_ad9680_offload|i_data_offload_m_storage_axis 1 1 1 3220 582n
preplace netloc axi_ad9680_offload|i_data_offload_rd_ctrl 1 1 1 N 622
preplace netloc axi_ad9680_offload|i_data_offload_wr_ctrl 1 1 1 N 602
preplace netloc axi_ad9680_offload|s_axi_1 1 0 1 N 482
preplace netloc axi_ad9680_offload|s_axis_1 1 0 1 N 502
preplace netloc axi_ad9680_offload|storage_unit_m_axis 1 0 3 2870 802 NJ 802 3540
levelinfo -pg 1 -120 140 550 860 1340 1720 2170 2890 3970
levelinfo -hier axi_ad9680_offload * 3040 3410 *
pagesize -pg 1 -db -bbox -sgen -280 0 4140 2160
pagesize -hier axi_ad9680_offload -db -bbox -sgen 2770 392 3570 892
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dma_hier_0
proc create_hier_cell_dma_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dma_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_dest_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_src_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_src_axi1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis


  # Create pins
  create_bd_pin -dir O -type intr irq
  create_bd_pin -dir O -type intr irq1
  create_bd_pin -dir O -type intr irq2
  create_bd_pin -dir O m_axis_xfer_req
  create_bd_pin -dir I -type clk m_src_axi_aclk
  create_bd_pin -dir I -type rst m_src_axi_aresetn
  create_bd_pin -dir O s_axis_xfer_req

  # Create instance: axi_ad9144_dma, and set properties
  set axi_ad9144_dma [ create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9144_dma ]
  set_property -dict [list \
    CONFIG.AXI_SLICE_DEST {false} \
    CONFIG.AXI_SLICE_SRC {false} \
    CONFIG.CYCLIC {false} \
    CONFIG.DMA_2D_TRANSFER {false} \
    CONFIG.DMA_DATA_WIDTH_DEST {128} \
    CONFIG.DMA_DATA_WIDTH_SRC {128} \
    CONFIG.DMA_LENGTH_WIDTH {24} \
    CONFIG.DMA_TYPE_DEST {1} \
    CONFIG.DMA_TYPE_SRC {0} \
    CONFIG.ID {1} \
  ] $axi_ad9144_dma


  # Create instance: axi_ad9680_dma, and set properties
  set axi_ad9680_dma [ create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9680_dma ]
  set_property -dict [list \
    CONFIG.AXI_SLICE_DEST {false} \
    CONFIG.AXI_SLICE_SRC {false} \
    CONFIG.CYCLIC {false} \
    CONFIG.DMA_2D_TRANSFER {false} \
    CONFIG.DMA_DATA_WIDTH_DEST {64} \
    CONFIG.DMA_DATA_WIDTH_SRC {128} \
    CONFIG.DMA_LENGTH_WIDTH {24} \
    CONFIG.DMA_TYPE_DEST {0} \
    CONFIG.DMA_TYPE_SRC {1} \
    CONFIG.ID {0} \
    CONFIG.SYNC_TRANSFER_START {false} \
  ] $axi_ad9680_dma


  # Create instance: axi_hdmi_dma, and set properties
  set axi_hdmi_dma [ create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_hdmi_dma ]
  set_property -dict [list \
    CONFIG.AXI_SLICE_DEST {false} \
    CONFIG.AXI_SLICE_SRC {false} \
    CONFIG.CYCLIC {true} \
    CONFIG.DMA_2D_TRANSFER {true} \
    CONFIG.DMA_DATA_WIDTH_SRC {64} \
    CONFIG.DMA_TYPE_DEST {1} \
    CONFIG.DMA_TYPE_SRC {0} \
  ] $axi_hdmi_dma


  # Create interface connections
  connect_bd_intf_net -intf_net axi_ad9144_dma_m_src_axi [get_bd_intf_pins m_src_axi1] [get_bd_intf_pins axi_ad9144_dma/m_src_axi]
  connect_bd_intf_net -intf_net axi_ad9680_dma_m_dest_axi [get_bd_intf_pins m_dest_axi] [get_bd_intf_pins axi_ad9680_dma/m_dest_axi]
  connect_bd_intf_net -intf_net axi_ad9680_offload_m_axis [get_bd_intf_pins s_axis] [get_bd_intf_pins axi_ad9680_dma/s_axis]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M03_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins axi_hdmi_dma/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M09_AXI [get_bd_intf_pins s_axi2] [get_bd_intf_pins axi_ad9144_dma/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M14_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins axi_ad9680_dma/s_axi]
  connect_bd_intf_net -intf_net axi_hdmi_dma_m_axis [get_bd_intf_pins m_axis] [get_bd_intf_pins axi_hdmi_dma/m_axis]
  connect_bd_intf_net -intf_net axi_hdmi_dma_m_src_axi [get_bd_intf_pins m_src_axi] [get_bd_intf_pins axi_hdmi_dma/m_src_axi]
  connect_bd_intf_net -intf_net s_axis_1 [get_bd_intf_pins m_axis1] [get_bd_intf_pins axi_ad9144_dma/m_axis]

  # Create port connections
  connect_bd_net -net axi_ad9144_dma_irq [get_bd_pins irq2] [get_bd_pins axi_ad9144_dma/irq]
  connect_bd_net -net axi_ad9680_dma_irq [get_bd_pins irq1] [get_bd_pins axi_ad9680_dma/irq]
  connect_bd_net -net axi_hdmi_dma_irq [get_bd_pins irq] [get_bd_pins axi_hdmi_dma/irq]
  connect_bd_net -net init_req_1 [get_bd_pins m_axis_xfer_req] [get_bd_pins axi_ad9144_dma/m_axis_xfer_req]
  connect_bd_net -net init_req_2 [get_bd_pins s_axis_xfer_req] [get_bd_pins axi_ad9680_dma/s_axis_xfer_req]
  connect_bd_net -net sys_cpu_clk [get_bd_pins m_src_axi_aclk] [get_bd_pins axi_ad9144_dma/m_axis_aclk] [get_bd_pins axi_ad9144_dma/m_src_axi_aclk] [get_bd_pins axi_ad9144_dma/s_axi_aclk] [get_bd_pins axi_ad9680_dma/m_dest_axi_aclk] [get_bd_pins axi_ad9680_dma/s_axi_aclk] [get_bd_pins axi_ad9680_dma/s_axis_aclk] [get_bd_pins axi_hdmi_dma/m_axis_aclk] [get_bd_pins axi_hdmi_dma/m_src_axi_aclk] [get_bd_pins axi_hdmi_dma/s_axi_aclk]
  connect_bd_net -net sys_cpu_resetn [get_bd_pins m_src_axi_aresetn] [get_bd_pins axi_ad9144_dma/m_src_axi_aresetn] [get_bd_pins axi_ad9144_dma/s_axi_aresetn] [get_bd_pins axi_ad9680_dma/m_dest_axi_aresetn] [get_bd_pins axi_ad9680_dma/s_axi_aresetn] [get_bd_pins axi_hdmi_dma/m_src_axi_aresetn] [get_bd_pins axi_hdmi_dma/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: aux_hier_0
proc create_hier_cell_aux_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_aux_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 dma_ack

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 dma_req

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk


  # Create pins
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -type clk clk_in1
  create_bd_pin -dir I -from 11 -to 0 device_temp_i
  create_bd_pin -dir I -type rst dma_req_rstn
  create_bd_pin -dir O -from 23 -to 0 hdmi_data
  create_bd_pin -dir O hdmi_data_e
  create_bd_pin -dir O hdmi_hsync
  create_bd_pin -dir O -type clk hdmi_out_clk
  create_bd_pin -dir O hdmi_vsync
  create_bd_pin -dir O -type intr iic2intc_irpt
  create_bd_pin -dir O init_calib_complete
  create_bd_pin -dir O spdif
  create_bd_pin -dir I -type rst sys_rst
  create_bd_pin -dir O -type clk ui_clk
  create_bd_pin -dir I -type clk vdma_clk

  # Create instance: axi_ddr_cntrl, and set properties
  set axi_ddr_cntrl [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 axi_ddr_cntrl ]

  # Generate the PRJ File for MIG
  set str_mig_folder [get_property IP_DIR [ get_ips [ get_property CONFIG.Component_Name $axi_ddr_cntrl ] ] ]
  set str_mig_file_name zc706_plddr3_mig.prj
  set str_mig_file_path ${str_mig_folder}/${str_mig_file_name}
  write_mig_file_system_axi_ddr_cntrl_0 $str_mig_file_path

  set_property CONFIG.XML_INPUT_FILE {zc706_plddr3_mig.prj} $axi_ddr_cntrl


  # Create instance: axi_hdmi_clkgen, and set properties
  set axi_hdmi_clkgen [ create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen ]

  # Create instance: axi_hdmi_core, and set properties
  set axi_hdmi_core [ create_bd_cell -type ip -vlnv analog.com:user:axi_hdmi_tx:1.0 axi_hdmi_core ]
  set_property CONFIG.INTERFACE {24_BIT} $axi_hdmi_core


  # Create instance: axi_iic_main, and set properties
  set axi_iic_main [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_main ]
  set_property -dict [list \
    CONFIG.IIC_BOARD_INTERFACE {Custom} \
    CONFIG.USE_BOARD_FLOW {true} \
  ] $axi_iic_main


  # Create instance: axi_spdif_tx_core, and set properties
  set axi_spdif_tx_core [ create_bd_cell -type ip -vlnv analog.com:user:axi_spdif_tx:1.0 axi_spdif_tx_core ]
  set_property -dict [list \
    CONFIG.DMA_TYPE {1} \
    CONFIG.S_AXI_ADDRESS_WIDTH {16} \
  ] $axi_spdif_tx_core


  # Create instance: axi_sysid_0, and set properties
  set axi_sysid_0 [ create_bd_cell -type ip -vlnv analog.com:user:axi_sysid:1.0 axi_sysid_0 ]
  set_property CONFIG.ROM_ADDR_BITS {9} $axi_sysid_0


  # Create instance: rom_sys_0, and set properties
  set rom_sys_0 [ create_bd_cell -type ip -vlnv analog.com:user:sysid_rom:1.0 rom_sys_0 ]
  set_property -dict [list \
    CONFIG.PATH_TO_FILE {/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/mem_init_sys.txt} \
    CONFIG.ROM_ADDR_BITS {9} \
  ] $rom_sys_0


  # Create instance: sys_audio_clkgen, and set properties
  set sys_audio_clkgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 sys_audio_clkgen ]
  set_property -dict [list \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} \
    CONFIG.PRIM_SOURCE {No_buffer} \
    CONFIG.RESET_TYPE {ACTIVE_LOW} \
    CONFIG.USE_LOCKED {false} \
    CONFIG.USE_PHASE_ALIGNMENT {false} \
    CONFIG.USE_RESET {true} \
  ] $sys_audio_clkgen


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins s_axis] [get_bd_intf_pins axi_hdmi_core/s_axis]
  connect_bd_intf_net -intf_net axi_ad9680_offload_MAXI_0 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_ddr_cntrl/S_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M00_AXI [get_bd_intf_pins S_AXI3] [get_bd_intf_pins axi_iic_main/S_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M01_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins axi_sysid_0/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M02_AXI [get_bd_intf_pins s_axi5] [get_bd_intf_pins axi_hdmi_clkgen/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M04_AXI [get_bd_intf_pins s_axi2] [get_bd_intf_pins axi_hdmi_core/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M05_AXI [get_bd_intf_pins s_axi4] [get_bd_intf_pins axi_spdif_tx_core/s_axi]
  connect_bd_intf_net -intf_net axi_ddr_cntrl_DDR3 [get_bd_intf_pins ddr3] [get_bd_intf_pins axi_ddr_cntrl/DDR3]
  connect_bd_intf_net -intf_net axi_iic_main_IIC [get_bd_intf_pins iic_main] [get_bd_intf_pins axi_iic_main/IIC]
  connect_bd_intf_net -intf_net axi_spdif_tx_core_dma_req [get_bd_intf_pins dma_req] [get_bd_intf_pins axi_spdif_tx_core/dma_req]
  connect_bd_intf_net -intf_net sys_clk_1 [get_bd_intf_pins sys_clk] [get_bd_intf_pins axi_ddr_cntrl/SYS_CLK]
  connect_bd_intf_net -intf_net sys_ps7_DMA0_ACK [get_bd_intf_pins dma_ack] [get_bd_intf_pins axi_spdif_tx_core/dma_ack]

  # Create port connections
  connect_bd_net -net GND_12_dout [get_bd_pins device_temp_i] [get_bd_pins axi_ddr_cntrl/device_temp_i]
  connect_bd_net -net axi_ddr_cntrl_init_calib_complete [get_bd_pins init_calib_complete] [get_bd_pins axi_ddr_cntrl/init_calib_complete]
  connect_bd_net -net axi_ddr_cntrl_ui_clk [get_bd_pins ui_clk] [get_bd_pins axi_ddr_cntrl/ui_clk]
  connect_bd_net -net axi_hdmi_clkgen_clk_0 [get_bd_pins axi_hdmi_clkgen/clk_0] [get_bd_pins axi_hdmi_core/reference_clk]
  connect_bd_net -net axi_hdmi_core_hdmi_24_data [get_bd_pins hdmi_data] [get_bd_pins axi_hdmi_core/hdmi_24_data]
  connect_bd_net -net axi_hdmi_core_hdmi_24_data_e [get_bd_pins hdmi_data_e] [get_bd_pins axi_hdmi_core/hdmi_24_data_e]
  connect_bd_net -net axi_hdmi_core_hdmi_24_hsync [get_bd_pins hdmi_hsync] [get_bd_pins axi_hdmi_core/hdmi_24_hsync]
  connect_bd_net -net axi_hdmi_core_hdmi_24_vsync [get_bd_pins hdmi_vsync] [get_bd_pins axi_hdmi_core/hdmi_24_vsync]
  connect_bd_net -net axi_hdmi_core_hdmi_out_clk [get_bd_pins hdmi_out_clk] [get_bd_pins axi_hdmi_core/hdmi_out_clk]
  connect_bd_net -net axi_iic_main_iic2intc_irpt [get_bd_pins iic2intc_irpt] [get_bd_pins axi_iic_main/iic2intc_irpt]
  connect_bd_net -net axi_rstgen_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axi_ddr_cntrl/aresetn]
  connect_bd_net -net axi_spdif_tx_core_spdif_tx_o [get_bd_pins spdif] [get_bd_pins axi_spdif_tx_core/spdif_tx_o]
  connect_bd_net -net axi_sysid_0_rom_addr [get_bd_pins axi_sysid_0/rom_addr] [get_bd_pins rom_sys_0/rom_addr]
  connect_bd_net -net rom_sys_0_rom_data [get_bd_pins axi_sysid_0/sys_rom_data] [get_bd_pins rom_sys_0/rom_data]
  connect_bd_net -net sys_200m_clk [get_bd_pins clk_in1] [get_bd_pins axi_hdmi_clkgen/clk] [get_bd_pins sys_audio_clkgen/clk_in1]
  connect_bd_net -net sys_audio_clkgen_clk_out1 [get_bd_pins axi_spdif_tx_core/spdif_data_clk] [get_bd_pins sys_audio_clkgen/clk_out1]
  connect_bd_net -net sys_cpu_clk [get_bd_pins vdma_clk] [get_bd_pins axi_hdmi_clkgen/s_axi_aclk] [get_bd_pins axi_hdmi_core/s_axi_aclk] [get_bd_pins axi_hdmi_core/vdma_clk] [get_bd_pins axi_iic_main/s_axi_aclk] [get_bd_pins axi_spdif_tx_core/dma_req_aclk] [get_bd_pins axi_spdif_tx_core/s_axi_aclk] [get_bd_pins axi_sysid_0/s_axi_aclk] [get_bd_pins rom_sys_0/clk]
  connect_bd_net -net sys_cpu_resetn [get_bd_pins dma_req_rstn] [get_bd_pins axi_hdmi_clkgen/s_axi_aresetn] [get_bd_pins axi_hdmi_core/s_axi_aresetn] [get_bd_pins axi_iic_main/s_axi_aresetn] [get_bd_pins axi_spdif_tx_core/dma_req_rstn] [get_bd_pins axi_spdif_tx_core/s_axi_aresetn] [get_bd_pins axi_sysid_0/s_axi_aresetn] [get_bd_pins sys_audio_clkgen/resetn]
  connect_bd_net -net sys_rst_1 [get_bd_pins sys_rst] [get_bd_pins axi_ddr_cntrl/sys_rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Debug_hier_0
proc create_hier_cell_Debug_hier_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Debug_hier_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 SLOT_0_JESD204_TX_BUS

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 SLOT_0_JESD204_TX_BUS1

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 SLOT_0_JESD204_TX_BUS2

  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 SLOT_0_JESD204_TX_BUS3

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ilas_config_rtl:1.0 SLOT_0_JESD204_TX_ILAS_CONFIG

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 SLOT_1_IF_XCVR_CH

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_cfg_rtl:1.0 SLOT_1_JESD204_TX_CFG

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 SLOT_2_IF_XCVR_CH

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_ctrl_rtl:1.0 SLOT_2_JESD204_TX_CTRL

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 SLOT_3_IF_XCVR_CH

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_event_rtl:1.0 SLOT_3_JESD204_TX_EVENT

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_ch_rtl:1.0 SLOT_4_IF_XCVR_CH

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:jesd204_tx_status_rtl:1.0 SLOT_4_JESD204_TX_STATUS

  create_bd_intf_pin -mode Monitor -vlnv analog.com:interface:if_xcvr_cm_rtl:1.0 SLOT_5_IF_XCVR_CM


  # Create pins
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type clk clk1

  # Create instance: system_ila_0, and set properties
  set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {INTERFACE} \
    CONFIG.C_NUM_MONITOR_SLOTS {5} \
    CONFIG.C_SLOT_0_INTF_TYPE {analog.com:interface:jesd204_tx_ilas_config_rtl:1.0} \
    CONFIG.C_SLOT_0_TYPE {0} \
    CONFIG.C_SLOT_1_INTF_TYPE {analog.com:interface:jesd204_tx_cfg_rtl:1.0} \
    CONFIG.C_SLOT_1_TYPE {0} \
    CONFIG.C_SLOT_2_INTF_TYPE {analog.com:interface:jesd204_tx_ctrl_rtl:1.0} \
    CONFIG.C_SLOT_2_TYPE {0} \
    CONFIG.C_SLOT_3_INTF_TYPE {analog.com:interface:jesd204_tx_event_rtl:1.0} \
    CONFIG.C_SLOT_3_TYPE {0} \
    CONFIG.C_SLOT_4_INTF_TYPE {analog.com:interface:jesd204_tx_status_rtl:1.0} \
    CONFIG.C_SLOT_4_TYPE {0} \
  ] $system_ila_0


  # Create instance: system_ila_1, and set properties
  set system_ila_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_1 ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {INTERFACE} \
    CONFIG.C_NUM_MONITOR_SLOTS {6} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0} \
    CONFIG.C_SLOT_0_TYPE {0} \
    CONFIG.C_SLOT_1_INTF_TYPE {analog.com:interface:if_xcvr_ch_rtl:1.0} \
    CONFIG.C_SLOT_1_TYPE {0} \
    CONFIG.C_SLOT_2_INTF_TYPE {analog.com:interface:if_xcvr_ch_rtl:1.0} \
    CONFIG.C_SLOT_2_TYPE {0} \
    CONFIG.C_SLOT_3_INTF_TYPE {analog.com:interface:if_xcvr_ch_rtl:1.0} \
    CONFIG.C_SLOT_3_TYPE {0} \
    CONFIG.C_SLOT_4_INTF_TYPE {analog.com:interface:if_xcvr_ch_rtl:1.0} \
    CONFIG.C_SLOT_4_TYPE {0} \
    CONFIG.C_SLOT_5_INTF_TYPE {analog.com:interface:if_xcvr_cm_rtl:1.0} \
    CONFIG.C_SLOT_5_TYPE {0} \
  ] $system_ila_1


  # Create instance: system_ila_2, and set properties
  set system_ila_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_2 ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {INTERFACE} \
    CONFIG.C_NUM_MONITOR_SLOTS {1} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0} \
    CONFIG.C_SLOT_0_TYPE {0} \
  ] $system_ila_2


  # Create instance: system_ila_3, and set properties
  set system_ila_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_3 ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {INTERFACE} \
    CONFIG.C_NUM_MONITOR_SLOTS {1} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0} \
    CONFIG.C_SLOT_0_TYPE {0} \
  ] $system_ila_3


  # Create instance: system_ila_4, and set properties
  set system_ila_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_4 ]
  set_property -dict [list \
    CONFIG.C_MON_TYPE {INTERFACE} \
    CONFIG.C_NUM_MONITOR_SLOTS {1} \
    CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0} \
    CONFIG.C_SLOT_0_TYPE {0} \
  ] $system_ila_4


  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins SLOT_0_JESD204_TX_ILAS_CONFIG] [get_bd_intf_pins system_ila_0/SLOT_0_JESD204_TX_ILAS_CONFIG]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins SLOT_1_JESD204_TX_CFG] [get_bd_intf_pins system_ila_0/SLOT_1_JESD204_TX_CFG]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins SLOT_2_JESD204_TX_CTRL] [get_bd_intf_pins system_ila_0/SLOT_2_JESD204_TX_CTRL]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins SLOT_3_JESD204_TX_EVENT] [get_bd_intf_pins system_ila_0/SLOT_3_JESD204_TX_EVENT]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins SLOT_4_JESD204_TX_STATUS] [get_bd_intf_pins system_ila_0/SLOT_4_JESD204_TX_STATUS]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy0 [get_bd_intf_pins SLOT_0_JESD204_TX_BUS] [get_bd_intf_pins system_ila_1/SLOT_0_JESD204_TX_BUS]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy1 [get_bd_intf_pins SLOT_0_JESD204_TX_BUS1] [get_bd_intf_pins system_ila_2/SLOT_0_JESD204_TX_BUS]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy2 [get_bd_intf_pins SLOT_0_JESD204_TX_BUS2] [get_bd_intf_pins system_ila_3/SLOT_0_JESD204_TX_BUS]
  connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy3 [get_bd_intf_pins SLOT_0_JESD204_TX_BUS3] [get_bd_intf_pins system_ila_4/SLOT_0_JESD204_TX_BUS]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_0 [get_bd_intf_pins SLOT_1_IF_XCVR_CH] [get_bd_intf_pins system_ila_1/SLOT_1_IF_XCVR_CH]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_1 [get_bd_intf_pins SLOT_2_IF_XCVR_CH] [get_bd_intf_pins system_ila_1/SLOT_2_IF_XCVR_CH]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_2 [get_bd_intf_pins SLOT_3_IF_XCVR_CH] [get_bd_intf_pins system_ila_1/SLOT_3_IF_XCVR_CH]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_3 [get_bd_intf_pins SLOT_4_IF_XCVR_CH] [get_bd_intf_pins system_ila_1/SLOT_4_IF_XCVR_CH]
  connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_cm_0 [get_bd_intf_pins SLOT_5_IF_XCVR_CM] [get_bd_intf_pins system_ila_1/SLOT_5_IF_XCVR_CM]

  # Create port connections
  connect_bd_net -net sys_cpu_clk [get_bd_pins clk] [get_bd_pins system_ila_1/clk] [get_bd_pins system_ila_2/clk] [get_bd_pins system_ila_3/clk] [get_bd_pins system_ila_4/clk]
  connect_bd_net -net util_daq2_xcvr_tx_out_clk_0 [get_bd_pins clk1] [get_bd_pins system_ila_0/clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set ddr [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr ]

  set ddr3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3 ]

  set fixed_io [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io ]

  set iic_main [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main ]

  set sys_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk ]


  # Create ports
  set gpio_i [ create_bd_port -dir I -from 63 -to 0 gpio_i ]
  set gpio_o [ create_bd_port -dir O -from 63 -to 0 gpio_o ]
  set gpio_t [ create_bd_port -dir O -from 63 -to 0 gpio_t ]
  set hdmi_data [ create_bd_port -dir O -from 23 -to 0 hdmi_data ]
  set hdmi_data_e [ create_bd_port -dir O hdmi_data_e ]
  set hdmi_hsync [ create_bd_port -dir O hdmi_hsync ]
  set hdmi_out_clk [ create_bd_port -dir O hdmi_out_clk ]
  set hdmi_vsync [ create_bd_port -dir O hdmi_vsync ]
  set rx_data_0_n [ create_bd_port -dir I rx_data_0_n ]
  set rx_data_0_p [ create_bd_port -dir I rx_data_0_p ]
  set rx_data_1_n [ create_bd_port -dir I rx_data_1_n ]
  set rx_data_1_p [ create_bd_port -dir I rx_data_1_p ]
  set rx_data_2_n [ create_bd_port -dir I rx_data_2_n ]
  set rx_data_2_p [ create_bd_port -dir I rx_data_2_p ]
  set rx_data_3_n [ create_bd_port -dir I rx_data_3_n ]
  set rx_data_3_p [ create_bd_port -dir I rx_data_3_p ]
  set rx_ref_clk_0 [ create_bd_port -dir I rx_ref_clk_0 ]
  set rx_sync_0 [ create_bd_port -dir O -from 0 -to 0 rx_sync_0 ]
  set rx_sysref_0 [ create_bd_port -dir I rx_sysref_0 ]
  set spdif [ create_bd_port -dir O spdif ]
  set spi0_clk_i [ create_bd_port -dir I spi0_clk_i ]
  set spi0_clk_o [ create_bd_port -dir O spi0_clk_o ]
  set spi0_csn_0_o [ create_bd_port -dir O spi0_csn_0_o ]
  set spi0_csn_1_o [ create_bd_port -dir O spi0_csn_1_o ]
  set spi0_csn_2_o [ create_bd_port -dir O spi0_csn_2_o ]
  set spi0_csn_i [ create_bd_port -dir I spi0_csn_i ]
  set spi0_sdi_i [ create_bd_port -dir I spi0_sdi_i ]
  set spi0_sdo_i [ create_bd_port -dir I spi0_sdo_i ]
  set spi0_sdo_o [ create_bd_port -dir O spi0_sdo_o ]
  set spi1_clk_i [ create_bd_port -dir I spi1_clk_i ]
  set spi1_clk_o [ create_bd_port -dir O spi1_clk_o ]
  set spi1_csn_0_o [ create_bd_port -dir O spi1_csn_0_o ]
  set spi1_csn_1_o [ create_bd_port -dir O spi1_csn_1_o ]
  set spi1_csn_2_o [ create_bd_port -dir O spi1_csn_2_o ]
  set spi1_csn_i [ create_bd_port -dir I spi1_csn_i ]
  set spi1_sdi_i [ create_bd_port -dir I spi1_sdi_i ]
  set spi1_sdo_i [ create_bd_port -dir I spi1_sdo_i ]
  set spi1_sdo_o [ create_bd_port -dir O spi1_sdo_o ]
  set sys_rst [ create_bd_port -dir I -type rst sys_rst ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $sys_rst
  set tx_data_0_n [ create_bd_port -dir O tx_data_0_n ]
  set tx_data_0_p [ create_bd_port -dir O tx_data_0_p ]
  set tx_data_1_n [ create_bd_port -dir O tx_data_1_n ]
  set tx_data_1_p [ create_bd_port -dir O tx_data_1_p ]
  set tx_data_2_n [ create_bd_port -dir O tx_data_2_n ]
  set tx_data_2_p [ create_bd_port -dir O tx_data_2_p ]
  set tx_data_3_n [ create_bd_port -dir O tx_data_3_n ]
  set tx_data_3_p [ create_bd_port -dir O tx_data_3_p ]
  set tx_ref_clk_0 [ create_bd_port -dir I tx_ref_clk_0 ]
  set tx_sync_0 [ create_bd_port -dir I -from 0 -to 0 tx_sync_0 ]
  set tx_sysref_0 [ create_bd_port -dir I tx_sysref_0 ]

  # Create instance: Debug_hier_0
  create_hier_cell_Debug_hier_0 [current_bd_instance .] Debug_hier_0

  # Create instance: GND_1, and set properties
  set GND_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 GND_1 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {1} \
  ] $GND_1


  # Create instance: GND_12, and set properties
  set GND_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 GND_12 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {12} \
  ] $GND_12


  # Create instance: aux_hier_0
  create_hier_cell_aux_hier_0 [current_bd_instance .] aux_hier_0

  # Create instance: axi_cpu_interconnect, and set properties
  set axi_cpu_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect ]
  set_property CONFIG.NUM_MI {16} $axi_cpu_interconnect


  # Create instance: axi_hp0_interconnect, and set properties
  set axi_hp0_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_hp0_interconnect ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_hp0_interconnect


  # Create instance: axi_hp1_interconnect, and set properties
  set axi_hp1_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_hp1_interconnect ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_hp1_interconnect


  # Create instance: axi_hp2_interconnect, and set properties
  set axi_hp2_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_hp2_interconnect ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_hp2_interconnect


  # Create instance: axi_hp3_interconnect, and set properties
  set axi_hp3_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_hp3_interconnect ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_hp3_interconnect


  # Create instance: axi_rstgen, and set properties
  set axi_rstgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 axi_rstgen ]

  # Create instance: dma_hier_0
  create_hier_cell_dma_hier_0 [current_bd_instance .] dma_hier_0

  # Create instance: jesd_hier_0
  create_hier_cell_jesd_hier_0 [current_bd_instance .] jesd_hier_0

  # Create instance: sys_200m_rstgen, and set properties
  set sys_200m_rstgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_200m_rstgen ]
  set_property CONFIG.C_EXT_RST_WIDTH {1} $sys_200m_rstgen


  # Create instance: sys_concat_intc, and set properties
  set sys_concat_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 sys_concat_intc ]
  set_property CONFIG.NUM_PORTS {16} $sys_concat_intc


  # Create instance: sys_ps7, and set properties
  set sys_ps7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 sys_ps7 ]
  set_property -dict [list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {25.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {667.000000} \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CLK0_FREQ {100000000} \
    CONFIG.PCW_CLK1_FREQ {200000000} \
    CONFIG.PCW_CLK2_FREQ {50000000} \
    CONFIG.PCW_CLK3_FREQ {10000000} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
    CONFIG.PCW_DUAL_PARALLEL_QSPI_DATA_MODE {x8} \
    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {100 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
    CONFIG.PCW_ENET0_RESET_IO {MIO 47} \
    CONFIG.PCW_ENET_RESET_ENABLE {1} \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_EN_CLK1_PORT {1} \
    CONFIG.PCW_EN_CLK2_PORT {1} \
    CONFIG.PCW_EN_EMIO_GPIO {1} \
    CONFIG.PCW_EN_EMIO_SPI0 {1} \
    CONFIG.PCW_EN_EMIO_SPI1 {1} \
    CONFIG.PCW_EN_EMIO_TTC0 {0} \
    CONFIG.PCW_EN_ENET0 {1} \
    CONFIG.PCW_EN_GPIO {1} \
    CONFIG.PCW_EN_I2C0 {1} \
    CONFIG.PCW_EN_QSPI {1} \
    CONFIG.PCW_EN_RST1_PORT {1} \
    CONFIG.PCW_EN_RST2_PORT {1} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_SPI0 {1} \
    CONFIG.PCW_EN_SPI1 {1} \
    CONFIG.PCW_EN_TTC0 {0} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {1} \
    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_EMIO_GPIO_IO {64} \
    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
    CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_I2C0_RESET_ENABLE {1} \
    CONFIG.PCW_I2C0_RESET_IO {MIO 46} \
    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_I2C_RESET_ENABLE {1} \
    CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_IRQ_F2P_INTR {1} \
    CONFIG.PCW_IRQ_F2P_MODE {REVERSE} \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_0_PULLUP {enabled} \
    CONFIG.PCW_MIO_0_SLEW {slow} \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_10_PULLUP {enabled} \
    CONFIG.PCW_MIO_10_SLEW {slow} \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_11_PULLUP {enabled} \
    CONFIG.PCW_MIO_11_SLEW {slow} \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_12_PULLUP {enabled} \
    CONFIG.PCW_MIO_12_SLEW {slow} \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_13_PULLUP {enabled} \
    CONFIG.PCW_MIO_13_SLEW {slow} \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_14_PULLUP {enabled} \
    CONFIG.PCW_MIO_14_SLEW {slow} \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_15_PULLUP {enabled} \
    CONFIG.PCW_MIO_15_SLEW {slow} \
    CONFIG.PCW_MIO_16_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_16_PULLUP {disabled} \
    CONFIG.PCW_MIO_16_SLEW {slow} \
    CONFIG.PCW_MIO_17_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_17_PULLUP {disabled} \
    CONFIG.PCW_MIO_17_SLEW {slow} \
    CONFIG.PCW_MIO_18_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_18_PULLUP {disabled} \
    CONFIG.PCW_MIO_18_SLEW {slow} \
    CONFIG.PCW_MIO_19_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_19_PULLUP {disabled} \
    CONFIG.PCW_MIO_19_SLEW {slow} \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_1_PULLUP {enabled} \
    CONFIG.PCW_MIO_1_SLEW {slow} \
    CONFIG.PCW_MIO_20_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_20_PULLUP {disabled} \
    CONFIG.PCW_MIO_20_SLEW {slow} \
    CONFIG.PCW_MIO_21_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_21_PULLUP {disabled} \
    CONFIG.PCW_MIO_21_SLEW {slow} \
    CONFIG.PCW_MIO_22_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_22_PULLUP {disabled} \
    CONFIG.PCW_MIO_22_SLEW {slow} \
    CONFIG.PCW_MIO_23_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_23_PULLUP {disabled} \
    CONFIG.PCW_MIO_23_SLEW {slow} \
    CONFIG.PCW_MIO_24_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_24_PULLUP {disabled} \
    CONFIG.PCW_MIO_24_SLEW {slow} \
    CONFIG.PCW_MIO_25_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_25_PULLUP {disabled} \
    CONFIG.PCW_MIO_25_SLEW {slow} \
    CONFIG.PCW_MIO_26_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_26_PULLUP {disabled} \
    CONFIG.PCW_MIO_26_SLEW {slow} \
    CONFIG.PCW_MIO_27_IOTYPE {HSTL 1.8V} \
    CONFIG.PCW_MIO_27_PULLUP {disabled} \
    CONFIG.PCW_MIO_27_SLEW {slow} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_28_PULLUP {disabled} \
    CONFIG.PCW_MIO_28_SLEW {slow} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_29_PULLUP {disabled} \
    CONFIG.PCW_MIO_29_SLEW {slow} \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_2_SLEW {slow} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_30_PULLUP {disabled} \
    CONFIG.PCW_MIO_30_SLEW {slow} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_31_PULLUP {disabled} \
    CONFIG.PCW_MIO_31_SLEW {slow} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_32_PULLUP {disabled} \
    CONFIG.PCW_MIO_32_SLEW {slow} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_33_PULLUP {disabled} \
    CONFIG.PCW_MIO_33_SLEW {slow} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_34_PULLUP {disabled} \
    CONFIG.PCW_MIO_34_SLEW {slow} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_35_PULLUP {disabled} \
    CONFIG.PCW_MIO_35_SLEW {slow} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_36_PULLUP {disabled} \
    CONFIG.PCW_MIO_36_SLEW {slow} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_37_PULLUP {disabled} \
    CONFIG.PCW_MIO_37_SLEW {slow} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_38_PULLUP {disabled} \
    CONFIG.PCW_MIO_38_SLEW {slow} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_39_PULLUP {disabled} \
    CONFIG.PCW_MIO_39_SLEW {slow} \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_3_SLEW {slow} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_40_PULLUP {disabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_41_PULLUP {disabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_42_PULLUP {disabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_43_PULLUP {disabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_44_PULLUP {disabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_45_PULLUP {disabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_46_PULLUP {enabled} \
    CONFIG.PCW_MIO_46_SLEW {slow} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_48_PULLUP {disabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_49_PULLUP {disabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_4_SLEW {slow} \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_50_PULLUP {enabled} \
    CONFIG.PCW_MIO_50_SLEW {slow} \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_51_PULLUP {enabled} \
    CONFIG.PCW_MIO_51_SLEW {slow} \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_52_PULLUP {disabled} \
    CONFIG.PCW_MIO_52_SLEW {slow} \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_53_PULLUP {disabled} \
    CONFIG.PCW_MIO_53_SLEW {slow} \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_5_SLEW {slow} \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_6_SLEW {slow} \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_7_SLEW {slow} \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_8_SLEW {slow} \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_9_PULLUP {enabled} \
    CONFIG.PCW_MIO_9_SLEW {slow} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\
SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB\
0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0} \
    CONFIG.PCW_MIO_TREE_SIGNALS {qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio}\
\
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {1} \
    CONFIG.PCW_QSPI_GRP_IO1_IO {MIO 0 9 .. 13} \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFDFFFFFF} \
    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 14} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_WP_IO {MIO 15} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SPI1_SPI1_IO {EMIO} \
    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.521} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.636} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.54} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.621} \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
    CONFIG.PCW_UIPARAM_DDR_CL {7} \
    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.226} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.278} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.184} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.309} \
    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {8 Bits} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} \
    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
    CONFIG.PCW_UIPARAM_DDR_T_FAW {30.0} \
    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
    CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_USB0_RESET_ENABLE {1} \
    CONFIG.PCW_USB0_RESET_IO {MIO 7} \
    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
    CONFIG.PCW_USB_RESET_ENABLE {1} \
    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_USE_DMA0 {1} \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {1} \
    CONFIG.PCW_USE_S_AXI_HP2 {1} \
    CONFIG.PCW_USE_S_AXI_HP3 {1} \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
    CONFIG.preset {ZC706} \
  ] $sys_ps7


  # Create instance: sys_rstgen, and set properties
  set sys_rstgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen ]
  set_property CONFIG.C_EXT_RST_WIDTH {1} $sys_rstgen


  # Create interface connections
connect_bd_intf_net -intf_net Conn [get_bd_intf_pins Debug_hier_0/SLOT_0_JESD204_TX_ILAS_CONFIG] [get_bd_intf_pins jesd_hier_0/tx_ilas_config]
connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins Debug_hier_0/SLOT_1_JESD204_TX_CFG] [get_bd_intf_pins jesd_hier_0/tx_cfg]
connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins Debug_hier_0/SLOT_2_JESD204_TX_CTRL] [get_bd_intf_pins jesd_hier_0/tx_ctrl]
connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins Debug_hier_0/SLOT_3_JESD204_TX_EVENT] [get_bd_intf_pins jesd_hier_0/tx_event]
connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins Debug_hier_0/SLOT_4_JESD204_TX_STATUS] [get_bd_intf_pins jesd_hier_0/tx_status]
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_cpu_interconnect/S00_AXI] [get_bd_intf_pins sys_ps7/M_AXI_GP0]
connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy0 [get_bd_intf_pins Debug_hier_0/SLOT_0_JESD204_TX_BUS] [get_bd_intf_pins jesd_hier_0/tx_phy0]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_jesd_tx_phy0]
connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy1 [get_bd_intf_pins Debug_hier_0/SLOT_0_JESD204_TX_BUS1] [get_bd_intf_pins jesd_hier_0/tx_phy1]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_jesd_tx_phy1]
connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy2 [get_bd_intf_pins Debug_hier_0/SLOT_0_JESD204_TX_BUS2] [get_bd_intf_pins jesd_hier_0/tx_phy2]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_jesd_tx_phy2]
connect_bd_intf_net -intf_net axi_ad9144_jesd_tx_phy3 [get_bd_intf_pins Debug_hier_0/SLOT_0_JESD204_TX_BUS3] [get_bd_intf_pins jesd_hier_0/tx_phy3]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_jesd_tx_phy3]
connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_0 [get_bd_intf_pins Debug_hier_0/SLOT_1_IF_XCVR_CH] [get_bd_intf_pins jesd_hier_0/up_tx_0]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_xcvr_up_ch_0]
connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_1 [get_bd_intf_pins Debug_hier_0/SLOT_2_IF_XCVR_CH] [get_bd_intf_pins jesd_hier_0/up_tx_2]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_xcvr_up_ch_1]
connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_2 [get_bd_intf_pins Debug_hier_0/SLOT_3_IF_XCVR_CH] [get_bd_intf_pins jesd_hier_0/up_tx_3]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_xcvr_up_ch_2]
connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_ch_3 [get_bd_intf_pins Debug_hier_0/SLOT_4_IF_XCVR_CH] [get_bd_intf_pins jesd_hier_0/up_tx_1]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_xcvr_up_ch_3]
connect_bd_intf_net -intf_net axi_ad9144_xcvr_up_cm_0 [get_bd_intf_pins Debug_hier_0/SLOT_5_IF_XCVR_CM] [get_bd_intf_pins jesd_hier_0/up_cm_0]
  set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets axi_ad9144_xcvr_up_cm_0]
  connect_bd_intf_net -intf_net axi_ad9680_offload_MAXI_0 [get_bd_intf_pins aux_hier_0/S_AXI] [get_bd_intf_pins jesd_hier_0/MAXI_0]
  connect_bd_intf_net -intf_net axi_ad9680_xcvr_m_axi [get_bd_intf_pins axi_hp3_interconnect/S00_AXI] [get_bd_intf_pins jesd_hier_0/m_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M00_AXI [get_bd_intf_pins aux_hier_0/S_AXI3] [get_bd_intf_pins axi_cpu_interconnect/M00_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M01_AXI [get_bd_intf_pins aux_hier_0/s_axi1] [get_bd_intf_pins axi_cpu_interconnect/M01_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M02_AXI [get_bd_intf_pins aux_hier_0/s_axi5] [get_bd_intf_pins axi_cpu_interconnect/M02_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M03_AXI [get_bd_intf_pins axi_cpu_interconnect/M03_AXI] [get_bd_intf_pins dma_hier_0/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M04_AXI [get_bd_intf_pins aux_hier_0/s_axi2] [get_bd_intf_pins axi_cpu_interconnect/M04_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M05_AXI [get_bd_intf_pins aux_hier_0/s_axi4] [get_bd_intf_pins axi_cpu_interconnect/M05_AXI]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M06_AXI [get_bd_intf_pins axi_cpu_interconnect/M06_AXI] [get_bd_intf_pins jesd_hier_0/s_axi1]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M07_AXI [get_bd_intf_pins axi_cpu_interconnect/M07_AXI] [get_bd_intf_pins jesd_hier_0/s_axi4]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M08_AXI [get_bd_intf_pins axi_cpu_interconnect/M08_AXI] [get_bd_intf_pins jesd_hier_0/s_axi3]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M09_AXI [get_bd_intf_pins axi_cpu_interconnect/M09_AXI] [get_bd_intf_pins dma_hier_0/s_axi2]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M10_AXI [get_bd_intf_pins axi_cpu_interconnect/M10_AXI] [get_bd_intf_pins jesd_hier_0/s_axi7]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M11_AXI [get_bd_intf_pins axi_cpu_interconnect/M11_AXI] [get_bd_intf_pins jesd_hier_0/s_axi]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M12_AXI [get_bd_intf_pins axi_cpu_interconnect/M12_AXI] [get_bd_intf_pins jesd_hier_0/s_axi2]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M13_AXI [get_bd_intf_pins axi_cpu_interconnect/M13_AXI] [get_bd_intf_pins jesd_hier_0/s_axi5]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M14_AXI [get_bd_intf_pins axi_cpu_interconnect/M14_AXI] [get_bd_intf_pins dma_hier_0/s_axi1]
  connect_bd_intf_net -intf_net axi_cpu_interconnect_M15_AXI [get_bd_intf_pins axi_cpu_interconnect/M15_AXI] [get_bd_intf_pins jesd_hier_0/s_axi6]
  connect_bd_intf_net -intf_net axi_ddr_cntrl_DDR3 [get_bd_intf_ports ddr3] [get_bd_intf_pins aux_hier_0/ddr3]
  connect_bd_intf_net -intf_net axi_hp0_interconnect_M00_AXI [get_bd_intf_pins axi_hp0_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP0]
  connect_bd_intf_net -intf_net axi_hp1_interconnect_M00_AXI [get_bd_intf_pins axi_hp1_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP1]
  connect_bd_intf_net -intf_net axi_hp2_interconnect_M00_AXI [get_bd_intf_pins axi_hp2_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP2]
  connect_bd_intf_net -intf_net axi_hp3_interconnect_M00_AXI [get_bd_intf_pins axi_hp3_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP3]
  connect_bd_intf_net -intf_net axi_iic_main_IIC [get_bd_intf_ports iic_main] [get_bd_intf_pins aux_hier_0/iic_main]
  connect_bd_intf_net -intf_net axi_spdif_tx_core_dma_req [get_bd_intf_pins aux_hier_0/dma_req] [get_bd_intf_pins sys_ps7/DMA0_REQ]
  connect_bd_intf_net -intf_net dma_hier_0_m_axis [get_bd_intf_pins aux_hier_0/s_axis] [get_bd_intf_pins dma_hier_0/m_axis]
  connect_bd_intf_net -intf_net dma_hier_0_m_dest_axi [get_bd_intf_pins axi_hp2_interconnect/S00_AXI] [get_bd_intf_pins dma_hier_0/m_dest_axi]
  connect_bd_intf_net -intf_net dma_hier_0_m_src_axi [get_bd_intf_pins axi_hp0_interconnect/S00_AXI] [get_bd_intf_pins dma_hier_0/m_src_axi]
  connect_bd_intf_net -intf_net dma_hier_0_m_src_axi1 [get_bd_intf_pins axi_hp1_interconnect/S00_AXI] [get_bd_intf_pins dma_hier_0/m_src_axi1]
  connect_bd_intf_net -intf_net jesd_hier_0_m_axis [get_bd_intf_pins dma_hier_0/s_axis] [get_bd_intf_pins jesd_hier_0/m_axis]
  connect_bd_intf_net -intf_net s_axis_1 [get_bd_intf_pins dma_hier_0/m_axis1] [get_bd_intf_pins jesd_hier_0/s_axis]
  connect_bd_intf_net -intf_net sys_clk_1 [get_bd_intf_ports sys_clk] [get_bd_intf_pins aux_hier_0/sys_clk]
  connect_bd_intf_net -intf_net sys_ps7_DDR [get_bd_intf_ports ddr] [get_bd_intf_pins sys_ps7/DDR]
  connect_bd_intf_net -intf_net sys_ps7_DMA0_ACK [get_bd_intf_pins aux_hier_0/dma_ack] [get_bd_intf_pins sys_ps7/DMA0_ACK]
  connect_bd_intf_net -intf_net sys_ps7_FIXED_IO [get_bd_intf_ports fixed_io] [get_bd_intf_pins sys_ps7/FIXED_IO]

  # Create port connections
  connect_bd_net -net GND_12_dout [get_bd_pins GND_12/dout] [get_bd_pins aux_hier_0/device_temp_i]
  connect_bd_net -net GND_1_dout [get_bd_pins GND_1/dout] [get_bd_pins jesd_hier_0/sync_ext] [get_bd_pins sys_concat_intc/In0] [get_bd_pins sys_concat_intc/In1] [get_bd_pins sys_concat_intc/In2] [get_bd_pins sys_concat_intc/In3] [get_bd_pins sys_concat_intc/In4] [get_bd_pins sys_concat_intc/In5] [get_bd_pins sys_concat_intc/In6] [get_bd_pins sys_concat_intc/In7] [get_bd_pins sys_concat_intc/In8] [get_bd_pins sys_concat_intc/In9]
  connect_bd_net -net axi_ad9144_jesd_irq [get_bd_pins jesd_hier_0/irq] [get_bd_pins sys_concat_intc/In10]
  connect_bd_net -net axi_ad9680_jesd_irq [get_bd_pins jesd_hier_0/irq1] [get_bd_pins sys_concat_intc/In11]
  connect_bd_net -net axi_ad9680_jesd_sync [get_bd_ports rx_sync_0] [get_bd_pins jesd_hier_0/rx_sync_0]
  connect_bd_net -net axi_ddr_cntrl_init_calib_complete [get_bd_pins aux_hier_0/init_calib_complete] [get_bd_pins jesd_hier_0/ddr_calib_done]
  connect_bd_net -net axi_ddr_cntrl_ui_clk [get_bd_pins aux_hier_0/ui_clk] [get_bd_pins axi_rstgen/slowest_sync_clk] [get_bd_pins jesd_hier_0/m_axi_aclk]
  connect_bd_net -net axi_hdmi_core_hdmi_24_data [get_bd_ports hdmi_data] [get_bd_pins aux_hier_0/hdmi_data]
  connect_bd_net -net axi_hdmi_core_hdmi_24_data_e [get_bd_ports hdmi_data_e] [get_bd_pins aux_hier_0/hdmi_data_e]
  connect_bd_net -net axi_hdmi_core_hdmi_24_hsync [get_bd_ports hdmi_hsync] [get_bd_pins aux_hier_0/hdmi_hsync]
  connect_bd_net -net axi_hdmi_core_hdmi_24_vsync [get_bd_ports hdmi_vsync] [get_bd_pins aux_hier_0/hdmi_vsync]
  connect_bd_net -net axi_hdmi_core_hdmi_out_clk [get_bd_ports hdmi_out_clk] [get_bd_pins aux_hier_0/hdmi_out_clk]
  connect_bd_net -net axi_iic_main_iic2intc_irpt [get_bd_pins aux_hier_0/iic2intc_irpt] [get_bd_pins sys_concat_intc/In14]
  connect_bd_net -net axi_rstgen_peripheral_aresetn [get_bd_pins aux_hier_0/aresetn] [get_bd_pins axi_rstgen/peripheral_aresetn] [get_bd_pins jesd_hier_0/m_axi_aresetn]
  connect_bd_net -net axi_spdif_tx_core_spdif_tx_o [get_bd_ports spdif] [get_bd_pins aux_hier_0/spdif]
  connect_bd_net -net dma_hier_0_irq [get_bd_pins dma_hier_0/irq] [get_bd_pins sys_concat_intc/In15]
  connect_bd_net -net dma_hier_0_irq1 [get_bd_pins dma_hier_0/irq1] [get_bd_pins sys_concat_intc/In13]
  connect_bd_net -net dma_hier_0_irq2 [get_bd_pins dma_hier_0/irq2] [get_bd_pins sys_concat_intc/In12]
  connect_bd_net -net gpio_i_1 [get_bd_ports gpio_i] [get_bd_pins sys_ps7/GPIO_I]
  connect_bd_net -net init_req1_1 [get_bd_pins dma_hier_0/m_axis_xfer_req] [get_bd_pins jesd_hier_0/init_req1]
  connect_bd_net -net init_req_1 [get_bd_pins dma_hier_0/s_axis_xfer_req] [get_bd_pins jesd_hier_0/init_req]
  connect_bd_net -net rx_data_0_n_1 [get_bd_ports rx_data_0_n] [get_bd_pins jesd_hier_0/rx_data_0_n]
  connect_bd_net -net rx_data_0_p_1 [get_bd_ports rx_data_0_p] [get_bd_pins jesd_hier_0/rx_data_0_p]
  connect_bd_net -net rx_data_1_n_1 [get_bd_ports rx_data_1_n] [get_bd_pins jesd_hier_0/rx_data_1_n]
  connect_bd_net -net rx_data_1_p_1 [get_bd_ports rx_data_1_p] [get_bd_pins jesd_hier_0/rx_data_1_p]
  connect_bd_net -net rx_data_2_n_1 [get_bd_ports rx_data_2_n] [get_bd_pins jesd_hier_0/rx_data_2_n]
  connect_bd_net -net rx_data_2_p_1 [get_bd_ports rx_data_2_p] [get_bd_pins jesd_hier_0/rx_data_2_p]
  connect_bd_net -net rx_data_3_n_1 [get_bd_ports rx_data_3_n] [get_bd_pins jesd_hier_0/rx_data_3_n]
  connect_bd_net -net rx_data_3_p_1 [get_bd_ports rx_data_3_p] [get_bd_pins jesd_hier_0/rx_data_3_p]
  connect_bd_net -net rx_ref_clk_0_1 [get_bd_ports rx_ref_clk_0] [get_bd_pins jesd_hier_0/rx_ref_clk_0]
  connect_bd_net -net spi0_clk_i_1 [get_bd_ports spi0_clk_i] [get_bd_pins sys_ps7/SPI0_SCLK_I]
  connect_bd_net -net spi0_csn_i_1 [get_bd_ports spi0_csn_i] [get_bd_pins sys_ps7/SPI0_SS_I]
  connect_bd_net -net spi0_sdi_i_1 [get_bd_ports spi0_sdi_i] [get_bd_pins sys_ps7/SPI0_MISO_I]
  connect_bd_net -net spi0_sdo_i_1 [get_bd_ports spi0_sdo_i] [get_bd_pins sys_ps7/SPI0_MOSI_I]
  connect_bd_net -net spi1_clk_i_1 [get_bd_ports spi1_clk_i] [get_bd_pins sys_ps7/SPI1_SCLK_I]
  connect_bd_net -net spi1_csn_i_1 [get_bd_ports spi1_csn_i] [get_bd_pins sys_ps7/SPI1_SS_I]
  connect_bd_net -net spi1_sdi_i_1 [get_bd_ports spi1_sdi_i] [get_bd_pins sys_ps7/SPI1_MISO_I]
  connect_bd_net -net spi1_sdo_i_1 [get_bd_ports spi1_sdo_i] [get_bd_pins sys_ps7/SPI1_MOSI_I]
  connect_bd_net -net sync_1 [get_bd_ports tx_sync_0] [get_bd_pins jesd_hier_0/tx_sync_0]
  connect_bd_net -net sys_200m_clk [get_bd_pins aux_hier_0/clk_in1] [get_bd_pins sys_200m_rstgen/slowest_sync_clk] [get_bd_pins sys_ps7/FCLK_CLK1]
  connect_bd_net -net sys_200m_reset [get_bd_pins sys_200m_rstgen/peripheral_reset]
  connect_bd_net -net sys_200m_resetn [get_bd_pins sys_200m_rstgen/peripheral_aresetn]
  connect_bd_net -net sys_concat_intc_dout [get_bd_pins sys_concat_intc/dout] [get_bd_pins sys_ps7/IRQ_F2P]
  connect_bd_net -net sys_cpu_clk [get_bd_pins Debug_hier_0/clk] [get_bd_pins aux_hier_0/vdma_clk] [get_bd_pins axi_cpu_interconnect/ACLK] [get_bd_pins axi_cpu_interconnect/M00_ACLK] [get_bd_pins axi_cpu_interconnect/M01_ACLK] [get_bd_pins axi_cpu_interconnect/M02_ACLK] [get_bd_pins axi_cpu_interconnect/M03_ACLK] [get_bd_pins axi_cpu_interconnect/M04_ACLK] [get_bd_pins axi_cpu_interconnect/M05_ACLK] [get_bd_pins axi_cpu_interconnect/M06_ACLK] [get_bd_pins axi_cpu_interconnect/M07_ACLK] [get_bd_pins axi_cpu_interconnect/M08_ACLK] [get_bd_pins axi_cpu_interconnect/M09_ACLK] [get_bd_pins axi_cpu_interconnect/M10_ACLK] [get_bd_pins axi_cpu_interconnect/M11_ACLK] [get_bd_pins axi_cpu_interconnect/M12_ACLK] [get_bd_pins axi_cpu_interconnect/M13_ACLK] [get_bd_pins axi_cpu_interconnect/M14_ACLK] [get_bd_pins axi_cpu_interconnect/M15_ACLK] [get_bd_pins axi_cpu_interconnect/S00_ACLK] [get_bd_pins axi_hp0_interconnect/aclk] [get_bd_pins axi_hp1_interconnect/aclk] [get_bd_pins axi_hp2_interconnect/aclk] [get_bd_pins axi_hp3_interconnect/aclk] [get_bd_pins dma_hier_0/m_src_axi_aclk] [get_bd_pins jesd_hier_0/up_clk] [get_bd_pins sys_ps7/DMA0_ACLK] [get_bd_pins sys_ps7/FCLK_CLK0] [get_bd_pins sys_ps7/M_AXI_GP0_ACLK] [get_bd_pins sys_ps7/S_AXI_HP0_ACLK] [get_bd_pins sys_ps7/S_AXI_HP1_ACLK] [get_bd_pins sys_ps7/S_AXI_HP2_ACLK] [get_bd_pins sys_ps7/S_AXI_HP3_ACLK] [get_bd_pins sys_rstgen/slowest_sync_clk]
  connect_bd_net -net sys_cpu_reset [get_bd_pins sys_rstgen/peripheral_reset]
  connect_bd_net -net sys_cpu_resetn [get_bd_pins aux_hier_0/dma_req_rstn] [get_bd_pins axi_cpu_interconnect/ARESETN] [get_bd_pins axi_cpu_interconnect/M00_ARESETN] [get_bd_pins axi_cpu_interconnect/M01_ARESETN] [get_bd_pins axi_cpu_interconnect/M02_ARESETN] [get_bd_pins axi_cpu_interconnect/M03_ARESETN] [get_bd_pins axi_cpu_interconnect/M04_ARESETN] [get_bd_pins axi_cpu_interconnect/M05_ARESETN] [get_bd_pins axi_cpu_interconnect/M06_ARESETN] [get_bd_pins axi_cpu_interconnect/M07_ARESETN] [get_bd_pins axi_cpu_interconnect/M08_ARESETN] [get_bd_pins axi_cpu_interconnect/M09_ARESETN] [get_bd_pins axi_cpu_interconnect/M10_ARESETN] [get_bd_pins axi_cpu_interconnect/M11_ARESETN] [get_bd_pins axi_cpu_interconnect/M12_ARESETN] [get_bd_pins axi_cpu_interconnect/M13_ARESETN] [get_bd_pins axi_cpu_interconnect/M14_ARESETN] [get_bd_pins axi_cpu_interconnect/M15_ARESETN] [get_bd_pins axi_cpu_interconnect/S00_ARESETN] [get_bd_pins axi_hp0_interconnect/aresetn] [get_bd_pins axi_hp1_interconnect/aresetn] [get_bd_pins axi_hp2_interconnect/aresetn] [get_bd_pins axi_hp3_interconnect/aresetn] [get_bd_pins axi_rstgen/ext_reset_in] [get_bd_pins dma_hier_0/m_src_axi_aresetn] [get_bd_pins jesd_hier_0/up_rstn] [get_bd_pins sys_rstgen/peripheral_aresetn]
  connect_bd_net -net sys_ps7_FCLK_RESET0_N [get_bd_pins sys_ps7/FCLK_RESET0_N] [get_bd_pins sys_rstgen/ext_reset_in]
  connect_bd_net -net sys_ps7_FCLK_RESET1_N [get_bd_pins sys_200m_rstgen/ext_reset_in] [get_bd_pins sys_ps7/FCLK_RESET1_N]
  connect_bd_net -net sys_ps7_GPIO_O [get_bd_ports gpio_o] [get_bd_pins sys_ps7/GPIO_O]
  connect_bd_net -net sys_ps7_GPIO_T [get_bd_ports gpio_t] [get_bd_pins sys_ps7/GPIO_T]
  connect_bd_net -net sys_ps7_SPI0_MOSI_O [get_bd_ports spi0_sdo_o] [get_bd_pins sys_ps7/SPI0_MOSI_O]
  connect_bd_net -net sys_ps7_SPI0_SCLK_O [get_bd_ports spi0_clk_o] [get_bd_pins sys_ps7/SPI0_SCLK_O]
  connect_bd_net -net sys_ps7_SPI0_SS1_O [get_bd_ports spi0_csn_1_o] [get_bd_pins sys_ps7/SPI0_SS1_O]
  connect_bd_net -net sys_ps7_SPI0_SS2_O [get_bd_ports spi0_csn_2_o] [get_bd_pins sys_ps7/SPI0_SS2_O]
  connect_bd_net -net sys_ps7_SPI0_SS_O [get_bd_ports spi0_csn_0_o] [get_bd_pins sys_ps7/SPI0_SS_O]
  connect_bd_net -net sys_ps7_SPI1_MOSI_O [get_bd_ports spi1_sdo_o] [get_bd_pins sys_ps7/SPI1_MOSI_O]
  connect_bd_net -net sys_ps7_SPI1_SCLK_O [get_bd_ports spi1_clk_o] [get_bd_pins sys_ps7/SPI1_SCLK_O]
  connect_bd_net -net sys_ps7_SPI1_SS1_O [get_bd_ports spi1_csn_1_o] [get_bd_pins sys_ps7/SPI1_SS1_O]
  connect_bd_net -net sys_ps7_SPI1_SS2_O [get_bd_ports spi1_csn_2_o] [get_bd_pins sys_ps7/SPI1_SS2_O]
  connect_bd_net -net sys_ps7_SPI1_SS_O [get_bd_ports spi1_csn_0_o] [get_bd_pins sys_ps7/SPI1_SS_O]
  connect_bd_net -net sys_rst_1 [get_bd_ports sys_rst] [get_bd_pins aux_hier_0/sys_rst]
  connect_bd_net -net sysref_1 [get_bd_ports tx_sysref_0] [get_bd_pins jesd_hier_0/tx_sysref_0]
  connect_bd_net -net sysref_2 [get_bd_ports rx_sysref_0] [get_bd_pins jesd_hier_0/rx_sysref_0]
  connect_bd_net -net tx_ref_clk_0_1 [get_bd_ports tx_ref_clk_0] [get_bd_pins jesd_hier_0/tx_ref_clk_0]
  connect_bd_net -net util_daq2_xcvr_tx_0_n [get_bd_ports tx_data_0_n] [get_bd_pins jesd_hier_0/tx_data_0_n]
  connect_bd_net -net util_daq2_xcvr_tx_0_p [get_bd_ports tx_data_0_p] [get_bd_pins jesd_hier_0/tx_data_0_p]
  connect_bd_net -net util_daq2_xcvr_tx_1_n [get_bd_ports tx_data_1_n] [get_bd_pins jesd_hier_0/tx_data_1_n]
  connect_bd_net -net util_daq2_xcvr_tx_1_p [get_bd_ports tx_data_1_p] [get_bd_pins jesd_hier_0/tx_data_1_p]
  connect_bd_net -net util_daq2_xcvr_tx_2_n [get_bd_ports tx_data_2_n] [get_bd_pins jesd_hier_0/tx_data_2_n]
  connect_bd_net -net util_daq2_xcvr_tx_2_p [get_bd_ports tx_data_2_p] [get_bd_pins jesd_hier_0/tx_data_2_p]
  connect_bd_net -net util_daq2_xcvr_tx_3_n [get_bd_ports tx_data_3_n] [get_bd_pins jesd_hier_0/tx_data_3_n]
  connect_bd_net -net util_daq2_xcvr_tx_3_p [get_bd_ports tx_data_3_p] [get_bd_pins jesd_hier_0/tx_data_3_p]
  connect_bd_net -net util_daq2_xcvr_tx_out_clk_0 [get_bd_pins Debug_hier_0/clk1] [get_bd_pins jesd_hier_0/slowest_sync_clk]

  # Create address segments
  assign_bd_address -offset 0x43C80000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9680_tpl/adc_tpl_core/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs dma_hier_0/axi_ad9144_dma/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/xcvr_hier_0/axi_ad9144_xcvr/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs dma_hier_0/axi_ad9680_dma/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C90000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/xcvr_hier_0/axi_ad9680_xcvr/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43CA0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs aux_hier_0/axi_hdmi_clkgen/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43CB0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs aux_hier_0/axi_hdmi_core/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43CC0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs dma_hier_0/axi_hdmi_dma/s_axi/axi_lite] -force
  assign_bd_address -offset 0x41600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs aux_hier_0/axi_iic_main/S_AXI/Reg] -force
  assign_bd_address -offset 0x43CD0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs aux_hier_0/axi_spdif_tx_core/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43CE0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs aux_hier_0/axi_sysid_0/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9144_tpl/dac_tpl_core/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9144_offload/i_data_offload/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9680_offload/i_data_offload/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9680_jesd/rx_axi/s_axi/axi_lite] -force
  assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs jesd_hier_0/axi_ad9144_jesd/tx_axi/s_axi/axi_lite] -force
  assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces dma_hier_0/axi_ad9144_dma/m_src_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces dma_hier_0/axi_ad9680_dma/m_dest_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces dma_hier_0/axi_hdmi_dma/m_src_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces jesd_hier_0/axi_ad9680_offload/storage_unit/MAXI_0] [get_bd_addr_segs aux_hier_0/axi_ddr_cntrl/memmap/memaddr] -force
  assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces jesd_hier_0/xcvr_hier_0/axi_ad9680_xcvr/m_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.24951",
   "Default View_TopLeft":"-1190,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 8 -x 3710 -y 1100 -defaultsOSRD
preplace port iic_main -pg 1 -lvl 8 -x 3710 -y 1800 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 8 -x 3710 -y 1120 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace port ddr3 -pg 1 -lvl 8 -x 3710 -y 900 -defaultsOSRD
preplace port port-id_spi0_csn_2_o -pg 1 -lvl 8 -x 3710 -y 1320 -defaultsOSRD
preplace port port-id_spi0_csn_1_o -pg 1 -lvl 8 -x 3710 -y 1300 -defaultsOSRD
preplace port port-id_spi0_csn_0_o -pg 1 -lvl 8 -x 3710 -y 1280 -defaultsOSRD
preplace port port-id_spi0_csn_i -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port port-id_spi0_clk_i -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port port-id_spi0_clk_o -pg 1 -lvl 8 -x 3710 -y 1180 -defaultsOSRD
preplace port port-id_spi0_sdo_i -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace port port-id_spi0_sdo_o -pg 1 -lvl 8 -x 3710 -y 1220 -defaultsOSRD
preplace port port-id_spi0_sdi_i -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port port-id_spi1_csn_2_o -pg 1 -lvl 8 -x 3710 -y 1520 -defaultsOSRD
preplace port port-id_spi1_csn_1_o -pg 1 -lvl 8 -x 3710 -y 1500 -defaultsOSRD
preplace port port-id_spi1_csn_0_o -pg 1 -lvl 8 -x 3710 -y 1480 -defaultsOSRD
preplace port port-id_spi1_csn_i -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace port port-id_spi1_clk_i -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace port port-id_spi1_clk_o -pg 1 -lvl 8 -x 3710 -y 1380 -defaultsOSRD
preplace port port-id_spi1_sdo_i -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace port port-id_spi1_sdo_o -pg 1 -lvl 8 -x 3710 -y 1420 -defaultsOSRD
preplace port port-id_spi1_sdi_i -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace port port-id_hdmi_out_clk -pg 1 -lvl 8 -x 3710 -y 920 -defaultsOSRD
preplace port port-id_hdmi_hsync -pg 1 -lvl 8 -x 3710 -y 940 -defaultsOSRD
preplace port port-id_hdmi_vsync -pg 1 -lvl 8 -x 3710 -y 1820 -defaultsOSRD
preplace port port-id_hdmi_data_e -pg 1 -lvl 8 -x 3710 -y 960 -defaultsOSRD
preplace port port-id_spdif -pg 1 -lvl 8 -x 3710 -y 1840 -defaultsOSRD
preplace port port-id_tx_ref_clk_0 -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace port port-id_rx_ref_clk_0 -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace port port-id_tx_sysref_0 -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace port port-id_tx_data_0_p -pg 1 -lvl 8 -x 3710 -y 1880 -defaultsOSRD
preplace port port-id_tx_data_0_n -pg 1 -lvl 8 -x 3710 -y 1860 -defaultsOSRD
preplace port port-id_tx_data_1_p -pg 1 -lvl 8 -x 3710 -y 1940 -defaultsOSRD
preplace port port-id_tx_data_1_n -pg 1 -lvl 8 -x 3710 -y 1900 -defaultsOSRD
preplace port port-id_tx_data_2_p -pg 1 -lvl 8 -x 3710 -y 1980 -defaultsOSRD
preplace port port-id_tx_data_2_n -pg 1 -lvl 8 -x 3710 -y 1960 -defaultsOSRD
preplace port port-id_tx_data_3_p -pg 1 -lvl 8 -x 3710 -y 1920 -defaultsOSRD
preplace port port-id_tx_data_3_n -pg 1 -lvl 8 -x 3710 -y 2000 -defaultsOSRD
preplace port port-id_rx_sysref_0 -pg 1 -lvl 0 -x 0 -y 1630 -defaultsOSRD
preplace port port-id_rx_data_0_p -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_rx_data_0_n -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_rx_data_1_p -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace port port-id_rx_data_1_n -pg 1 -lvl 0 -x 0 -y 1330 -defaultsOSRD
preplace port port-id_rx_data_2_p -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace port port-id_rx_data_2_n -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_rx_data_3_p -pg 1 -lvl 0 -x 0 -y 1610 -defaultsOSRD
preplace port port-id_rx_data_3_n -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace portBus gpio_i -pg 1 -lvl 0 -x 0 -y 1590 -defaultsOSRD
preplace portBus gpio_o -pg 1 -lvl 8 -x 3710 -y 1060 -defaultsOSRD
preplace portBus gpio_t -pg 1 -lvl 8 -x 3710 -y 1080 -defaultsOSRD
preplace portBus hdmi_data -pg 1 -lvl 8 -x 3710 -y 980 -defaultsOSRD
preplace portBus tx_sync_0 -pg 1 -lvl 0 -x 0 -y 1650 -defaultsOSRD
preplace portBus rx_sync_0 -pg 1 -lvl 8 -x 3710 -y 1780 -defaultsOSRD
preplace inst sys_ps7 -pg 1 -lvl 6 -x 2900 -y 1360 -defaultsOSRD
preplace inst sys_concat_intc -pg 1 -lvl 5 -x 2370 -y 210 -defaultsOSRD
preplace inst sys_rstgen -pg 1 -lvl 1 -x 210 -y 1500 -defaultsOSRD
preplace inst sys_200m_rstgen -pg 1 -lvl 7 -x 3450 -y 1690 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 3 -x 930 -y 990 -defaultsOSRD
preplace inst axi_cpu_interconnect -pg 1 -lvl 2 -x 560 -y 560 -defaultsOSRD
preplace inst axi_hp0_interconnect -pg 1 -lvl 5 -x 2370 -y 1310 -defaultsOSRD
preplace inst axi_hp3_interconnect -pg 1 -lvl 5 -x 2370 -y 1450 -defaultsOSRD
preplace inst axi_hp1_interconnect -pg 1 -lvl 5 -x 2370 -y 1620 -defaultsOSRD
preplace inst axi_hp2_interconnect -pg 1 -lvl 5 -x 2370 -y 1780 -defaultsOSRD
preplace inst axi_rstgen -pg 1 -lvl 3 -x 930 -y 1470 -defaultsOSRD
preplace inst GND_12 -pg 1 -lvl 4 -x 1660 -y 1230 -defaultsOSRD
preplace inst Debug_hier_0 -pg 1 -lvl 5 -x 2370 -y 610 -defaultsOSRD
preplace inst jesd_hier_0 -pg 1 -lvl 4 -x 1660 -y 820 -defaultsOSRD
preplace inst aux_hier_0 -pg 1 -lvl 5 -x 2370 -y 1010 -defaultsOSRD
preplace inst dma_hier_0 -pg 1 -lvl 3 -x 930 -y 1200 -defaultsOSRD
preplace netloc GND_12_dout 1 4 1 2080J 1070n
preplace netloc GND_1_dout 1 3 2 1440 240 2170
preplace netloc axi_ad9144_jesd_irq 1 4 1 1940 260n
preplace netloc axi_ad9680_jesd_irq 1 4 1 1970 280n
preplace netloc axi_ad9680_jesd_sync 1 4 4 2030J 1700 2540J 1790 NJ 1790 3680J
preplace netloc axi_ddr_cntrl_init_calib_complete 1 3 3 1510 420 2150J 1200 2540
preplace netloc axi_ddr_cntrl_ui_clk 1 2 4 750 1370 1240 430 2130J 1210 2560
preplace netloc axi_hdmi_core_hdmi_24_data 1 5 3 2630J 950 NJ 950 3670J
preplace netloc axi_hdmi_core_hdmi_24_data_e 1 5 3 2610J 940 NJ 940 3680J
preplace netloc axi_hdmi_core_hdmi_24_hsync 1 5 3 2600J 930 NJ 930 3690J
preplace netloc axi_hdmi_core_hdmi_24_vsync 1 5 3 2620J 1820 NJ 1820 NJ
preplace netloc axi_hdmi_core_hdmi_out_clk 1 5 3 2590J 920 NJ 920 NJ
preplace netloc axi_iic_main_iic2intc_irpt 1 4 2 2190 810 2550
preplace netloc axi_rstgen_peripheral_aresetn 1 3 2 1460 1160 2090J
preplace netloc axi_spdif_tx_core_spdif_tx_o 1 5 3 2590J 1840 NJ 1840 NJ
preplace netloc gpio_i_1 1 0 7 20J 1600 NJ 1600 NJ 1600 1340J 1790 1920J 1940 NJ 1940 3200
preplace netloc rx_data_0_n_1 1 0 4 NJ 120 390J 130 730J 430 1110J
preplace netloc rx_data_0_p_1 1 0 4 NJ 140 NJ 140 720J 440 1420J
preplace netloc rx_data_1_n_1 1 0 4 NJ 1330 NJ 1330 710J 1340 1360J
preplace netloc rx_data_1_p_1 1 0 4 NJ 990 NJ 990 750J 930 1250J
preplace netloc rx_data_2_n_1 1 0 4 NJ 1370 NJ 1370 740J 1360 1390J
preplace netloc rx_data_2_p_1 1 0 4 NJ 1350 NJ 1350 NJ 1350 1380J
preplace netloc rx_data_3_n_1 1 0 4 NJ 1390 NJ 1390 710J 1570 1430J
preplace netloc rx_data_3_p_1 1 0 4 NJ 1610 NJ 1610 NJ 1610 1420J
preplace netloc rx_ref_clk_0_1 1 0 4 NJ 970 400J 980 740J 920 1230J
preplace netloc spi0_clk_i_1 1 0 7 NJ 1760 NJ 1760 NJ 1760 1290J 1840 1850J 1990 NJ 1990 3240
preplace netloc spi0_csn_i_1 1 0 7 NJ 1780 NJ 1780 NJ 1780 1280J 1850 1840J 2000 NJ 2000 3210
preplace netloc spi0_sdi_i_1 1 0 7 NJ 1800 NJ 1800 NJ 1800 1270J 1860 1830J 2010 NJ 2010 3230
preplace netloc spi0_sdo_i_1 1 0 7 NJ 1820 400J 1850 NJ 1850 1130J 1880 1820J 2020 NJ 2020 3250
preplace netloc spi1_clk_i_1 1 0 7 NJ 1880 NJ 1880 NJ 1880 1120J 1890 1810J 2030 NJ 2030 3220
preplace netloc spi1_csn_i_1 1 0 7 NJ 1700 NJ 1700 NJ 1700 1320J 1810 1890J 1960 NJ 1960 3160
preplace netloc spi1_sdi_i_1 1 0 7 NJ 1720 NJ 1720 NJ 1720 1310J 1820 1880J 1970 NJ 1970 3170
preplace netloc spi1_sdo_i_1 1 0 7 NJ 1740 NJ 1740 NJ 1740 1300J 1830 1870J 1980 NJ 1980 3180
preplace netloc sync_1 1 0 4 NJ 1650 NJ 1650 NJ 1650 1450J
preplace netloc sys_200m_clk 1 4 3 2200 1540 2600J 1780 3260
preplace netloc sys_200m_reset 1 7 1 N 1690
preplace netloc sys_200m_resetn 1 7 1 N 1730
preplace netloc sys_concat_intc_dout 1 5 1 2660 210n
preplace netloc sys_cpu_clk 1 0 7 30 1400 390 1310 720 1580 1490 1770 2180 1530 2670 1760 3130
preplace netloc sys_cpu_reset 1 1 1 N 1500
preplace netloc sys_cpu_resetn 1 1 4 410 1320 730 1590 1500 1780 2170
preplace netloc sys_ps7_FCLK_RESET0_N 1 0 7 30 1620 NJ 1620 NJ 1620 1330J 1800 1900J 1950 NJ 1950 3140
preplace netloc sys_ps7_FCLK_RESET1_N 1 6 1 3270 1670n
preplace netloc sys_ps7_GPIO_O 1 6 2 NJ 1060 NJ
preplace netloc sys_ps7_GPIO_T 1 6 2 NJ 1080 NJ
preplace netloc sys_ps7_SPI0_MOSI_O 1 6 2 NJ 1220 NJ
preplace netloc sys_ps7_SPI0_SCLK_O 1 6 2 NJ 1180 NJ
preplace netloc sys_ps7_SPI0_SS1_O 1 6 2 NJ 1300 NJ
preplace netloc sys_ps7_SPI0_SS2_O 1 6 2 NJ 1320 NJ
preplace netloc sys_ps7_SPI0_SS_O 1 6 2 NJ 1280 NJ
preplace netloc sys_ps7_SPI1_MOSI_O 1 6 2 NJ 1420 NJ
preplace netloc sys_ps7_SPI1_SCLK_O 1 6 2 NJ 1380 NJ
preplace netloc sys_ps7_SPI1_SS1_O 1 6 2 NJ 1500 NJ
preplace netloc sys_ps7_SPI1_SS2_O 1 6 2 NJ 1520 NJ
preplace netloc sys_ps7_SPI1_SS_O 1 6 2 NJ 1480 NJ
preplace netloc sys_rst_1 1 0 5 NJ 1840 NJ 1840 NJ 1840 1150J 1870 1910J
preplace netloc sysref_1 1 0 4 NJ 1920 NJ 1920 NJ 1920 1480J
preplace netloc sysref_2 1 0 4 NJ 1630 NJ 1630 NJ 1630 1470J
preplace netloc tx_ref_clk_0_1 1 0 4 NJ 1860 NJ 1860 NJ 1860 1260J
preplace netloc util_daq2_xcvr_tx_0_n 1 4 4 2050J 1860 NJ 1860 NJ 1860 NJ
preplace netloc util_daq2_xcvr_tx_0_p 1 4 4 2060J 1870 NJ 1870 NJ 1870 3690J
preplace netloc util_daq2_xcvr_tx_1_n 1 4 4 2040J 1880 NJ 1880 NJ 1880 3680J
preplace netloc util_daq2_xcvr_tx_1_p 1 4 4 2010J 1900 NJ 1900 NJ 1900 3660J
preplace netloc util_daq2_xcvr_tx_2_n 1 4 4 1980J 1910 NJ 1910 NJ 1910 3650J
preplace netloc util_daq2_xcvr_tx_2_p 1 4 4 1990J 1920 NJ 1920 NJ 1920 3640J
preplace netloc util_daq2_xcvr_tx_3_n 1 4 4 1930J 1930 NJ 1930 NJ 1930 3630J
preplace netloc util_daq2_xcvr_tx_3_p 1 4 4 2000J 1890 NJ 1890 NJ 1890 3670J
preplace netloc util_daq2_xcvr_tx_out_clk_0 1 4 1 2070 760n
preplace netloc dma_hier_0_irq1 1 3 2 1170 320 NJ
preplace netloc dma_hier_0_irq2 1 3 2 1190 300 NJ
preplace netloc init_req_1 1 3 1 1400 1010n
preplace netloc init_req1_1 1 3 1 1410 1110n
preplace netloc dma_hier_0_irq 1 3 2 1210 360 NJ
preplace netloc Conn 1 4 1 1990 640n
preplace netloc Conn1 1 4 1 2010 660n
preplace netloc Conn2 1 4 1 2040 680n
preplace netloc Conn3 1 4 1 2050 700n
preplace netloc Conn4 1 4 1 2060 720n
preplace netloc S00_AXI_1 1 1 6 410 120 750J 420 1490J 440 2100J 1220 2650J 960 3190
preplace netloc axi_ad9144_jesd_tx_phy0 1 4 1 1860 460n
preplace netloc axi_ad9144_jesd_tx_phy1 1 4 1 1930 580n
preplace netloc axi_ad9144_jesd_tx_phy2 1 4 1 1960 600n
preplace netloc axi_ad9144_jesd_tx_phy3 1 4 1 1950 620n
preplace netloc axi_ad9144_xcvr_up_ch_0 1 4 1 1820 480n
preplace netloc axi_ad9144_xcvr_up_ch_1 1 4 1 1830 500n
preplace netloc axi_ad9144_xcvr_up_ch_2 1 4 1 1900 520n
preplace netloc axi_ad9144_xcvr_up_ch_3 1 4 1 1910 540n
preplace netloc axi_ad9144_xcvr_up_cm_0 1 4 1 N 560
preplace netloc axi_ad9680_offload_MAXI_0 1 4 1 2140 860n
preplace netloc axi_ad9680_xcvr_m_axi 1 4 1 1850 540n
preplace netloc axi_cpu_interconnect_M00_AXI 1 2 3 N 410 NJ 410 2160J
preplace netloc axi_cpu_interconnect_M01_AXI 1 2 3 710 400 NJ 400 2170J
preplace netloc axi_cpu_interconnect_M02_AXI 1 2 3 NJ 450 NJ 450 2120
preplace netloc axi_cpu_interconnect_M04_AXI 1 2 3 720J 460 NJ 460 1840
preplace netloc axi_cpu_interconnect_M05_AXI 1 2 3 750J 470 NJ 470 2110
preplace netloc axi_cpu_interconnect_M06_AXI 1 2 2 NJ 530 1140
preplace netloc axi_cpu_interconnect_M07_AXI 1 2 2 NJ 550 1130
preplace netloc axi_cpu_interconnect_M08_AXI 1 2 2 NJ 570 1120
preplace netloc axi_cpu_interconnect_M10_AXI 1 2 2 NJ 610 1120
preplace netloc axi_cpu_interconnect_M11_AXI 1 2 2 NJ 630 1150
preplace netloc axi_cpu_interconnect_M12_AXI 1 2 2 NJ 650 1160
preplace netloc axi_cpu_interconnect_M13_AXI 1 2 2 NJ 670 1180
preplace netloc axi_cpu_interconnect_M15_AXI 1 2 2 NJ 710 1200
preplace netloc axi_ddr_cntrl_DDR3 1 5 3 NJ 900 NJ 900 NJ
preplace netloc axi_hp0_interconnect_M00_AXI 1 5 1 N 1310
preplace netloc axi_hp1_interconnect_M00_AXI 1 5 1 2640 1330n
preplace netloc axi_hp2_interconnect_M00_AXI 1 5 1 2580 1350n
preplace netloc axi_hp3_interconnect_M00_AXI 1 5 1 2650 1370n
preplace netloc axi_iic_main_IIC 1 5 3 2570J 1800 NJ 1800 NJ
preplace netloc axi_spdif_tx_core_dma_req 1 5 1 2580 940n
preplace netloc sys_clk_1 1 0 5 NJ 1900 NJ 1900 NJ 1900 NJ 1900 1860J
preplace netloc sys_ps7_DDR 1 6 2 NJ 1100 NJ
preplace netloc sys_ps7_DMA0_ACK 1 4 3 2190 1230 2630J 1770 3150
preplace netloc sys_ps7_FIXED_IO 1 6 2 NJ 1120 NJ
preplace netloc dma_hier_0_m_src_axi1 1 3 2 1250J 1310 2020
preplace netloc dma_hier_0_m_dest_axi 1 3 2 1350 1760 NJ
preplace netloc axi_cpu_interconnect_M09_AXI 1 2 1 720 590n
preplace netloc axi_cpu_interconnect_M14_AXI 1 2 1 710 690n
preplace netloc s_axis_1 1 3 1 1220 690n
preplace netloc jesd_hier_0_m_axis 1 2 3 750 1050 1110J 1300 1820
preplace netloc dma_hier_0_m_axis 1 3 2 N 1170 2070J
preplace netloc dma_hier_0_m_src_axi 1 3 2 1370 1290 NJ
preplace netloc axi_cpu_interconnect_M03_AXI 1 2 1 730 470n
levelinfo -pg 1 0 210 560 930 1660 2370 2900 3450 3710
pagesize -pg 1 -db -bbox -sgen -160 0 3880 2040
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_system()
cr_bd_system ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files system.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files system.bd ] 
set_property IS_ENABLED "1" [get_files system.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files system.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files system.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files system.bd ] 
set_property PFM_NAME "" [get_files system.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files system.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files system.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files system.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files system.bd ] 
set_property USED_IN_SIMULATION "1" [get_files system.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files system.bd ] 

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z045ffg900-2 -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/daq2_zc706.srcs/utils_1/imports/synth_1/system_top.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "auto_rqs.suggestion_run" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/daq2_zc706.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.incremental_mode" -value "default" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z045ffg900-2 -flow {Vivado Implementation 2022} -strategy "Performance_Retiming" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Performance_Retiming" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Combines retiming in phys_opt_design with extra placement optimization and higher router delay cost." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "dfx_mode" -value "STANDARD" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "ml_strategy_runs" -value "" -objects $obj
set_property -name "auto_rqs" -value "0" -objects $obj
set_property -name "auto_rqs.directory" -value "$proj_dir/daq2_zc706.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/daq2_zc706.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Performance_Retiming" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.init_design.args.more options" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "ExtraPostPlacementOpt" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "AlternateFlowWithRetiming" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.wbss" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
